<!DOCTYPE html>
<!--[if IE 8]>			<html class="ie ie8"> <![endif]-->
<!--[if IE 9]>			<html class="ie ie9"> <![endif]-->
<!--[if gt IE 9]><!-->
<html xmlns="http://www.w3.org/1999/html" xmlns="http://www.w3.org/1999/html" xmlns="http://www.w3.org/1999/html"
      xmlns="http://www.w3.org/1999/html"> <!--<![endif]-->
<head>
    <meta charset="utf-8" />
    <title>Chip Scale Review</title>
    <meta name="keywords" content="Chip Scale Review Magazine, Device test, Wafer-Level Test, wafer Assembly, wafer Packaging, High-density Interconnection, Microelectronic, IC, 3D packages, MEMS, MOEMS, RF/Wireless, Optoelectronic, semiconductor, wafer manufacturing, wafer fabrication" />
    <meta name="description" content="" />
    <meta name="Author" content="" />

    <!-- mobile settings -->
    <meta name="viewport" content="width=device-width, maximum-scale=1, initial-scale=1, user-scalable=0" />

    <!-- WEB FONTS -->
    <link href="https://fonts.googleapis.com/css?family=Open+Sans:300,400,700,800&amp;subset=latin,latin-ext" rel="stylesheet" type="text/css" />

    <%- data.css %>
</head>

<body class="smoothscroll boxed pattern11 printable">

<div id="wrapper">
    <%- data.header %>

    <div class="container">

        <div class="slider">

            <div class="layerslider" style="width:100%;height:400px;">
                <!-- SLIDE -->
                <div class="ls-slide" data-ls="slidedelay:0;transition2d:1;">

                    <img class="ls-bg" style="top:0px;left:0px; white-space: nowrap;"  src="assets/images/cover/cover-2015-09.jpg" alt="">



                    <h5 class="ls-l" style="top:30px;left:35px; font-weight: normal;font-size:28px;color:#bab19c;white-space: nowrap;" >
                        <a href="issue/1509/Chip-Scale-Review_Sept-Oct_interactive.pdf#page=20" style="color:#bab19c; " target="1509-20"> <span><strong>Packaging ICs to survive <br>the automotive environment</strong></span></a>
                    </h5>

                    <i class="ls-l-1 fa fa-circle" style="top:135px;left:35px;color:#bab19c;background:transparent;border-radius:0px;white-space: nowrap;"></i>
                    <h5 class="ls-l" style="top:125px;left:60px; font-weight: normal;font-size:21px;color:#bab19c;white-space: nowrap;" >
                        <a href="issue/1509/Chip-Scale-Review_Sept-Oct_interactive.pdf#page=27" style="color:#bab19c;" target="1509-27"> <span>Out of this world electronics packaging</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:175px;left:35px;color:#bab19c;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:165px;left:60px; font-weight: normal;font-size:21px;color:#bab19c;white-space: nowrap;" >
                        <a href="issue/1509/Chip-Scale-Review_Sept-Oct_interactive.pdf#page=12" style="color:#bab19c; " target="1509-12"> <span>Package-level integration of MEMS in IoT devices</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:215px;left:35px;color:#bab19c;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:205px;left:60px; font-weight: normal;font-size:21px;color:#bab19c;white-space: nowrap;" >
                        <a href="issue/1509/Chip-Scale-Review_Sept-Oct_interactive.pdf#page=32"style="color:#bab19c;" target="1509-32" > <span>Thermocompression bonding for flip-chip technology
 </span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:255px;left:35px;color:#bab19c;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:245px;left:60px; font-weight: normal;font-size:21px;color:#bab19c;white-space: nowrap;" >
                        <a href="issue/1509/Chip-Scale-Review_Sept-Oct_interactive.pdf#page=43" style="color:#bab19c;" target="1509-43" > <span>Bond tester study of CSP reliability through bump analysis</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:295px;left:35px;color:#bab19c;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:285px;left:60px; font-weight: normal;font-size:21px;color:#bab19c;white-space: nowrap">
                        <a href="issue/1509/Chip-Scale-Review_Sept-Oct_interactive.pdf#page=7" style="color:#bab19c;" target="1509-07" > <span>System scaling: the next frontier for a new era of electronic systems</span></a>

                   </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:335px;left:35px;color:#bab19c;background:transparent;border-radius:0px;white-space: nowrap;" ></i>
                    <h5 class="ls-l" style="top:325px;left:60px; font-weight: normal;font-size:21px;color:#bab19c;white-space: nowrap;" >
                        <a href="issue/1509/Chip-Scale-Review_Sept-Oct_interactive.pdf#page=51" style="color:#bab19c;" target="1509-51" > <span>Performance of optimized lithography tools in advanced packaging applications</span></a>
                    </h5>

                </div>
            </div>

            <script type="text/javascript">
                var layer_options = {
                    pauseOnHover:false,
                    animateFirstSlide:true,
                    twoWaySlideshow:true,
                    navStartStop:false,
                    navButtons:false,
                    showCircleTimer:false,
                    thumbnailNavigation:'disabled',
                    autoPlayVideos:false,
                    lazyLoad:false,
                    cbInit:function(element){},
                    cbStart:function(data){},
                    cbStop:function(data){},
                    cbPause:function(data){},
                    cbAnimStart:function(data){},
                    cbAnimStop:function(data){},
                    cbPrev:function(data){},
                    cbNext:function(data){},
                    responsive: 		false,
                    responsiveUnder: 	1031,
                    layersContainer: 	1031,
                    skin:'borderlessdark',
                    skinsPath: 			'assets/plugins/layerslider/skins/'
                }
            </script>

        </div>

    </div>

    <!-- POPULAR -->
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-9">
                    <h4><strong>Current </strong> Issue </h4>
                    <div class="row">
                        <div class="col-md-12">

                                    <h4>  September • October  2015; Volume 19, Number 5  </h4>

                                    <strong>   Cover  <a name="cover photo"></a>Photo</strong><br>        <br>

                            <img class="pull-left" src="assets/images/cover/cover-2015-09-s.jpg" width="120" alt="">



                                     <p style="text-indent:15px;">

                                         Electronics packaging is constantly evolving to meet the demands for automotive, medical and consumer products that require improved performance. Automotive electronics are among the most demanding in harsh environments and must meet higher standards in order to ensure reliability and safety. Progressive packaging technologies from leaded to surface mount to MEMS, 3D, and die-level packaging will continue to place even more stringent demands on IC packages in these automotive applications. Working with an experienced OSAT can mean the difference between survival and failure in today’s competitive market.
                              <p style="text-indent:0px;font-size: 10px;line-height: 16px;"> <i>Photo courtesy of Amkor Technology Inc.</i></p>



                                        <a href="http://www.fbs.advantageinc.com/chipscale/sept-oct_2015" target="1509-0"><i class="fa fa-book"></i>&nbsp;<span><strong>Read the issue</strong></span></a>&nbsp;&nbsp;&nbsp;&nbsp;<a href="issue/1509/Chip-Scale-Review_Sept-Oct_interactive.pdf" target="1509"><i class="fa fa-cloud-download"></i> <span><strong>Download PDF</strong></span></a>     &nbsp;&nbsp;&nbsp;&nbsp;<a href="subscription"><i class="fa fa-rss-square"></i> <span><strong>Subscribe</strong></span></a>

                        </div>
                    </div>


                    <div class="divider"><!-- divider 60px --></div>


                    <img class="pull-right" src="assets/images/ads/mentor-graphics_image_150x150.png" width="150" alt="">
                    <a href="http://www.mentor.com/products/mechanical/techpubs/download?id=90188&cmpid=10552 " target="Ad-1508-1"><strong><span>10 Key Challenges in Electronics Thermal Design</span> </strong> </a><br>
                    Miniaturization of electronics is continuing to increase power densities at all packaging levels. Miniaturization arises from cost reduction, being the key driver in many industry sectors, resulting in increasingly tighter design margins and less tolerance of over-design. This is particularly true in the physical design of the product, where over-design results in additional weight, volume, and in some cases manufacturing and assembly costs, increasing the cost of the final product.
                    <a href="http://www.mentor.com/products/mechanical/techpubs/download?id=90188&cmpid=10552 " target="Ad-1508-1">...>><strong>&nbsp;Ad by Mentor Graphics  </strong>  </a>

                    <hr class="quarter-margins">



                    <a name="tb">  </a>
                    <h4><strong>Tech</strong> Briefs</h4>

                    <h5> <b><a href="staff.html#staff-dv" >by Debra Vogler, Senior Technical Editor</a></b></h5>    <br>

                    <span style="float: right; position: absolute; right: 30px; top: 630px;">
                              <a href="mailto:editor@chipscalereview.com?subject= Submit Technology News" class="link"><i class="fa fa-file-text" ></i> &nbsp;&nbsp;<strong>Submit Technology News</strong></a>  </span>

                    <img class="pull-left" src="assets/images/tb/2015-09/Chai-Tai-Chong.jpg" width="120" alt="" />

                    <h3> <a href="tb1509-02.html" >
                        A*STAR IME Consortium issues update on advanced packaging solutions

                    </a></h3>
                    <p>Chai Tai Chong, Principal Research Engineer, A*STAR’s Institute of Microelectronics (IME)</p>
                    <p style="text-indent:15px;">

                        A*STAR’s Institute of Microelectronics (IME) and 11 of its 12th EPRC Consortium partners across the semiconductor supply chain have developed solutions in integrated circuit (IC) packaging. Members of the consortium include Ajinomoto, EV Group, GLOBALFOUNDRIES, Heraeus Materials, Henkel, Infineon Technologies, JSR Micro N.V., Linxens, and Tokyo Ohka Kogyo. The consortium announced in August that it had achieved its objectives of developing solutions to overcome the reliability and performance issues and technical challenges in packaging solutions for
                    <a href="tb1509-02.html" > ...>></a>
                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/tb/2015-09/Bryan-Teece.jpg" width="120" alt="" />
                    <h3> <a href="tb1509-01.html" >
                        Nordson EFD introduces a piezoelectric jetting technology

                    </a></h3>
                    <p>Bryan Teece, Senior Mechanical Engineer, Nordson EFD</p>

                    <p style="text-indent:15px;">
                        Nordson EFD has introduced a piezoelectric jetting technology called PICO® <i>Pµlse™ </i>valve and PICO <i>Toµch™</i>T controller. According to the company, this technology enables the dispensing of very exact, repeatable micro-deposits as small as 0.5nL at up to 500Hz continuous, with 1500Hz maximum bursts.

                        The new product’s non-contact jet valve's modular design makes it possible to jet low- to high-viscosity fluids onto any surface, including uneven and tough-to-reach substrates.  <a href="tb1509-01.html" > ...>></a>   </p>

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/tb/2015-08/Eric-Beyne-2015-08.jpg" width="120" alt="" />
                    <h3> <a href="tb1508-01.html" >
                        Imec and SPTS collaborate on processes for 3D IC wafer stacking
                    </a></h3>
                    Eric Beyne, Fellow and Program Director for 3D System Integration, imec</p>
                    <p style="text-indent:15px;">
                        Eric Beyne, Fellow and Program Director for 3D System Integration, imec
                        Imec and SPTS Technologies recently announced that they are jointly developing a highly accurate, short cycle-time dry silicon removal and low-temperature passivation solution for through-silicon via-middle processing and thinning of the top wafer in wafer-to-wafer bonding. The collaboration is addressing the need for an industrially viable 3D-IC technology, i,.e., one in which the via reveal process has a shorter cycle-time etching process. One of the challenges noted by imec is related to accumulating non-uniformities coming from the TSV frontside etching, bonding and grinding processes; variations of a few microns may occur in residual silicon thickness above the via tips.
                        <a href="tb1508-01.html" > ...>></a>


                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/tb/2015-04/EVG-Tech.jpg" width="120" alt="" />
                    <h3> <a href="tb1507-03.html" >
                        EVG targeting vacuum encapsulation/bonding needed for next-gen MEMS
                    </a></h3>

                    <p>Dr. Thomas Uhrmann, Director of Business Development, EV Group</p>
                    <p style="text-indent:15px;">
                        EV Group is targeting vacuum encapsulation and bonding processes needed for next-generation MEMS to meet the growing demand for devices that service applications for the Internet of Things (IoT) and wearable sensors. Vacuum sealing of MEMS devices is driven by three primary issues: 1) Reducing power consumption caused by parasitic drag on resonators (e.g., gyroscope applications); 2) Reducing convection heat transfer (e.g., microbolometers, temperature-controlled devices; and 3) Preventing corrosion or other types of interaction with O2 or H2O (e.g., parts with exposed Al or AlN).

                        <a href="tb1507-03.html" > ...>></a>














                    <div style="margin-top: 20px;">
                        <div class="divider"><!-- divider 60px --></div>




                    <h4><strong>Industry</strong> Spotlight </h4>
                     <span style="float: right; position: absolute; right: 30px; bottom: 1205px;">
                              <a href="mailto:editor@chipscalereview.com?subject= Submit Industry Spotlight" class="link"><i class="fa fa-file-text" ></i> &nbsp;&nbsp;<strong>Submit Industry Spotlight</strong></a>
                     </span>


                        <img class="pull-left" src="assets/images/logo/spil_logo.jpg" width="120" alt=""/>

                        <h4> <a href="news1509.html#1509-01" >Siliconware Precision Industries Co., Ltd. and Hon Hai Precision Industry Co., Ltd. entered into a Letter of Intent whereby the parties will form a strategic alliance through the exchange of shares.

                        </a>    </h4>
                        Taichung, Taiwan - August 28, 2015 - Hon Hai Precision Industry Co., Ltd. (TaiwanStock Exchange:2317.TT) (“Hon Hai”) and Siliconware Precision Industries Co., Ltd. (“SPIL” or the “Company”) (Taiwan Stock Exchange: 2325.TT, NASDAQ:SPIL) signed a Letter of Intent today, whereby the parties will form a strategic alliance through the exchange of shares in accordance with Article 156.8 of the Company Act. The alliance will provide customers with the best integrated service program through future collaboration on technology and business.
                        <a href="news1509.html#1509-01" > ...>></a>

                        <hr class="quarter-margins">




                        <img class="pull-left" src="assets/images/logo/rudolph-logo.jpg" width="120" alt=""/>
                        <h4> <a href="news1509.html#1509-02" >Rudolph Technologies NSX 330 Series Widely Adopted for Advanced Packaging Inspection and Metrology

                        </a>    </h4>
                        Flanders, New Jersey -September 1, 2015 - Rudolph Technologies, Inc. (NYSE: RTEC) today announced the widespread adoption and success of its newest macro defect inspection tool, the NSX® 330 Series. The NSX 330 Series provides high-speed macro defect inspection and 2D and 3D metrology for advanced packaging applications, which are being developed to support the mobility and the growing Internet of Things (IoT) markets.
                        <a href="news1509.html#1509-02" > ...>></a>

                        <hr class="quarter-margins">


                        <img class="pull-left" src="assets/images/logo/SPTS-An-Orbotech-Company-logo(small).gif" width="80" alt="" />
                        <img class="pull-left" src="assets/images/logo/imec_logo-300x207.jpg" width="80" alt="" />
                        <h4> <a href="news1507.html#1507-01" > Imec and SPTS Technologies, an Orbotech Company, Collaborate on Critical Processes for 3D IC Wafer Stacking

                        </a>    </h4>
                        San Francisco – July 14, 2015 – Nano-electronics research center imec and SPTS Technologies, an Orbotech Company (NASDAQ: ORBK) company and supplier of advanced wafer processing solutions for the global semiconductor and related industries, announced at SEMICON West their collaboration on critical processes for 3D IC wafer stacking. They are jointly developing a highly accurate, short cycle-time dry silicon removal and low temperature passivation solution for through-silicon via-middle processing and thinning of the top-wafer in wafer-to-wafer bonding
                        <a href="news1507.html#1507-01" > ...>></a>



                      <div class="divider"><!-- divider 60px --></div>


                        <h4><strong>Industry</strong> Events </h4>

                    <img class="pull-left" src="assets/images/logo/iwlpc-logo-15.png" width="120" alt="" />
                    San Jose, CA – September 18, 2015 - IWLPC brings together the semiconductor industry’s most respected authorities addressing all aspects of wafer-level, 3D, TSV, and MEMS device packaging

                    Interconnecting wafer-level packaging, 3D, and MEMS, the International Wafer-Level Packaging Conference (IWLPC) has been at the forefront of packaging technology evolution; it is also one of the premier packaging conferences. Join us in San Jose, California—the heart of Silicon Valley—to enrich your grasp of the latest technology and business trends at the 2015 IWLPC October 13-15.<a href="event1509.html" > ...>></a>

                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/news/2015-08/BiTS-Shanghai_logo.png" width="120" alt="" />
                        <p>
                            Los Altos, CA - July 7, 2015 - The Burn-in and Test Strategy (BiTS) Workshop will hold its first-ever international event in Shanghai on October 21, 2015. Over the course of its sixteen-year history, BiTS has established itself as the preeminent event for test and burn-in consumables, test cell integration, and test operations. BiTS Shanghai will highlight what is Now & Next in the test and burn-in of semiconductors.
                            <a href="event1508.html#1508-01" > ...>></a>

                        <hr class="quarter-margins">


                        <img class="pull-left" src="assets/images/logo/3D-ASIP.jpg" width="120" alt="" />
                        <p>
                            Research Triangle Park, NC - August 7, 2015 - The 12th annual 3D Architectures for Semiconductor Integration and Packaging Conference, or 3D ASIP as it has come to be known, will be held December 15-17, 2015, at the Sofitel San Francisco Bay Hotel in Redwood City, California. It is the longest running conference on 2.5 / 3DIC focused on commercialization and infrastructure.
                        <a href="event1509.html#1509-01" > ...>></a>

                        <hr class="quarter-margins">







                    </div>
                </div>

                <div class="col-md-3">

                    <%- data.ads %>

                    <hr class="half-margins invisible" />

                </div>
            </div>


</div>
    </section>
    <!-- /POPULAR -->

    <!-- FOOTER -->

    <%- data.footer %>
    <!-- /FOOTER -->

    <a href="#" id="toTop"></a>

</div><!-- /#wrapper -->
<%- data.scripts %>
</body>
</html>
