 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 04:51:10 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (DFFQX2M)              0.14       0.14 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8)                         0.00       0.14 f
  U0_ALU/U75/Y (CLKBUFX2M)                                0.12       0.26 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.26 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.35 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.43 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.49 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.59 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.68 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.85 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       0.98 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.08 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.28 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.37 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.48 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.75 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.87 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       1.99 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.10 f
  U0_ALU/div_37/U56/Y (CLKMX2X2M)                         0.10       2.20 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.18       2.38 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.12       2.50 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.12       2.62 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.11       2.73 f
  U0_ALU/div_37/U69/Y (AND3X1M)                           0.16       2.90 f
  U0_ALU/div_37/U59/Y (CLKMX2X2M)                         0.10       3.00 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.18       3.17 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.12       3.30 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.12       3.42 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.12       3.54 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.11       3.65 f
  U0_ALU/div_37/U70/Y (AND2X1M)                           0.14       3.79 f
  U0_ALU/div_37/U61/Y (CLKMX2X2M)                         0.10       3.90 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.18       4.07 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.12       4.19 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.12       4.31 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.12       4.44 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.12       4.56 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.11       4.67 f
  U0_ALU/div_37/U72/Y (AND2X1M)                           0.15       4.82 f
  U0_ALU/div_37/U62/Y (CLKMX2X2M)                         0.10       4.92 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.17       5.09 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.12       5.21 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.12       5.34 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.12       5.46 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.12       5.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.12       5.70 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.12       5.82 f
  U0_ALU/div_37/quotient[0] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       5.82 f
  U0_ALU/U18/Y (AOI222X1M)                                0.18       5.99 r
  U0_ALU/U15/Y (AOI31X2M)                                 0.04       6.03 f
  U0_ALU/o_ALU_OUT_reg[0]/D (DFFRQX2M)                    0.00       6.03 f
  data arrival time                                                  6.03

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[0]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -6.03
  --------------------------------------------------------------------------
  slack (MET)                                                        3.70


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (DFFQX2M)              0.14       0.14 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8)                         0.00       0.14 f
  U0_ALU/U75/Y (CLKBUFX2M)                                0.12       0.26 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.26 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.35 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.43 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.49 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.59 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.68 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.85 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       0.98 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.08 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.28 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.37 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.48 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.75 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.87 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       1.99 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.10 f
  U0_ALU/div_37/U56/Y (CLKMX2X2M)                         0.10       2.20 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.18       2.38 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.12       2.50 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.12       2.62 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.11       2.73 f
  U0_ALU/div_37/U69/Y (AND3X1M)                           0.16       2.90 f
  U0_ALU/div_37/U59/Y (CLKMX2X2M)                         0.10       3.00 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.18       3.17 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.12       3.30 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.12       3.42 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.12       3.54 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.11       3.65 f
  U0_ALU/div_37/U70/Y (AND2X1M)                           0.14       3.79 f
  U0_ALU/div_37/U61/Y (CLKMX2X2M)                         0.10       3.90 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.18       4.07 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.12       4.19 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.12       4.31 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.12       4.44 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.12       4.56 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.11       4.67 f
  U0_ALU/div_37/U72/Y (AND2X1M)                           0.15       4.82 f
  U0_ALU/div_37/quotient[1] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       4.82 f
  U0_ALU/U22/Y (AOI222X1M)                                0.19       5.01 r
  U0_ALU/U19/Y (AOI31X2M)                                 0.04       5.05 f
  U0_ALU/o_ALU_OUT_reg[1]/D (DFFRQX2M)                    0.00       5.05 f
  data arrival time                                                  5.05

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[1]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -5.05
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (DFFQX2M)              0.14       0.14 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8)                         0.00       0.14 f
  U0_ALU/U75/Y (CLKBUFX2M)                                0.12       0.26 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.26 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.35 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.43 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.49 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.59 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.68 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.85 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       0.98 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.08 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.28 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.37 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.48 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.75 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.87 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       1.99 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.10 f
  U0_ALU/div_37/U56/Y (CLKMX2X2M)                         0.10       2.20 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.18       2.38 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.12       2.50 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.12       2.62 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.11       2.73 f
  U0_ALU/div_37/U69/Y (AND3X1M)                           0.16       2.90 f
  U0_ALU/div_37/U59/Y (CLKMX2X2M)                         0.10       3.00 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.18       3.17 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.12       3.30 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.12       3.42 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.12       3.54 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.11       3.65 f
  U0_ALU/div_37/U70/Y (AND2X1M)                           0.14       3.79 f
  U0_ALU/div_37/quotient[2] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       3.79 f
  U0_ALU/U26/Y (AOI222X1M)                                0.19       3.98 r
  U0_ALU/U23/Y (AOI31X2M)                                 0.04       4.02 f
  U0_ALU/o_ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00       4.02 f
  data arrival time                                                  4.02

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                        5.72


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (DFFQX2M)              0.14       0.14 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8)                         0.00       0.14 f
  U0_ALU/U75/Y (CLKBUFX2M)                                0.12       0.26 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.26 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.35 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.43 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.49 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.59 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.68 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.85 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       0.98 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.08 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.28 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.37 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.48 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.75 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.87 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       1.99 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.10 f
  U0_ALU/div_37/U56/Y (CLKMX2X2M)                         0.10       2.20 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.18       2.38 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.12       2.50 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.12       2.62 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.11       2.73 f
  U0_ALU/div_37/U69/Y (AND3X1M)                           0.16       2.90 f
  U0_ALU/div_37/quotient[3] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       2.90 f
  U0_ALU/U30/Y (AOI222X1M)                                0.19       3.09 r
  U0_ALU/U27/Y (AOI31X2M)                                 0.04       3.12 f
  U0_ALU/o_ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00       3.12 f
  data arrival time                                                  3.12

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U81/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.40 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.46 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.69 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.37 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.60 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.83 f
  U0_ALU/mult_36/U11/Y (CLKXOR2X2M)                       0.13       1.96 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.96 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       1.98 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.12 f
  U0_ALU/mult_36/FS_1/U28/Y (AOI2BB1X1M)                  0.11       2.23 f
  U0_ALU/mult_36/FS_1/U26/Y (OA21X1M)                     0.15       2.38 f
  U0_ALU/mult_36/FS_1/U21/Y (OAI21BX1M)                   0.11       2.50 r
  U0_ALU/mult_36/FS_1/U19/Y (OAI21X1M)                    0.04       2.53 f
  U0_ALU/mult_36/FS_1/U2/Y (AOI21BX2M)                    0.07       2.61 f
  U0_ALU/mult_36/FS_1/U4/Y (XNOR2X2M)                     0.05       2.66 r
  U0_ALU/mult_36/FS_1/SUM[13] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.66 r
  U0_ALU/mult_36/PRODUCT[15] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.66 r
  U0_ALU/U7/Y (OAI2BB1X2M)                                0.05       2.71 r
  U0_ALU/o_ALU_OUT_reg[15]/D (DFFRQX2M)                   0.00       2.71 r
  data arrival time                                                  2.71

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[15]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.99


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U81/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.40 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.46 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.69 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.37 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.60 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.83 f
  U0_ALU/mult_36/U11/Y (CLKXOR2X2M)                       0.13       1.96 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.96 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       1.98 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.12 f
  U0_ALU/mult_36/FS_1/U28/Y (AOI2BB1X1M)                  0.11       2.23 f
  U0_ALU/mult_36/FS_1/U26/Y (OA21X1M)                     0.15       2.38 f
  U0_ALU/mult_36/FS_1/U21/Y (OAI21BX1M)                   0.11       2.50 r
  U0_ALU/mult_36/FS_1/U20/Y (XOR3XLM)                     0.08       2.58 f
  U0_ALU/mult_36/FS_1/SUM[12] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.58 f
  U0_ALU/mult_36/PRODUCT[14] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.58 f
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.08       2.65 f
  U0_ALU/o_ALU_OUT_reg[14]/D (DFFRQX2M)                   0.00       2.65 f
  data arrival time                                                  2.65

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[14]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        7.08


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U81/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.40 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.46 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.69 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.37 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.60 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.83 f
  U0_ALU/mult_36/U11/Y (CLKXOR2X2M)                       0.13       1.96 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.96 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       1.98 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.12 f
  U0_ALU/mult_36/FS_1/U28/Y (AOI2BB1X1M)                  0.11       2.23 f
  U0_ALU/mult_36/FS_1/U26/Y (OA21X1M)                     0.15       2.38 f
  U0_ALU/mult_36/FS_1/U22/Y (XNOR2X1M)                    0.05       2.43 r
  U0_ALU/mult_36/FS_1/SUM[11] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.43 r
  U0_ALU/mult_36/PRODUCT[13] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.43 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.05       2.48 r
  U0_ALU/o_ALU_OUT_reg[13]/D (DFFRQX2M)                   0.00       2.48 r
  data arrival time                                                  2.48

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[13]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                        7.22


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U81/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.40 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.46 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.69 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.37 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.60 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.83 f
  U0_ALU/mult_36/U11/Y (CLKXOR2X2M)                       0.13       1.96 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.96 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       1.98 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.12 f
  U0_ALU/mult_36/FS_1/U28/Y (AOI2BB1X1M)                  0.11       2.23 f
  U0_ALU/mult_36/FS_1/U27/Y (CLKXOR2X2M)                  0.10       2.33 r
  U0_ALU/mult_36/FS_1/SUM[10] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.33 r
  U0_ALU/mult_36/PRODUCT[12] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.33 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.05       2.38 r
  U0_ALU/o_ALU_OUT_reg[12]/D (DFFRQX2M)                   0.00       2.38 r
  data arrival time                                                  2.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[12]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.32


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (DFFQX2M)              0.14       0.14 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8)                         0.00       0.14 f
  U0_ALU/U75/Y (CLKBUFX2M)                                0.12       0.26 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.26 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.35 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.43 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.49 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.59 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.68 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.85 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       0.98 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.08 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.28 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.37 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.48 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.75 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.87 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       1.99 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.10 f
  U0_ALU/div_37/quotient[4] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       2.10 f
  U0_ALU/U34/Y (AOI222X1M)                                0.18       2.29 r
  U0_ALU/U31/Y (AOI31X2M)                                 0.04       2.33 f
  U0_ALU/o_ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       2.33 f
  data arrival time                                                  2.33

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        7.41


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U81/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.40 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.46 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.69 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.37 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.60 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.83 f
  U0_ALU/mult_36/U11/Y (CLKXOR2X2M)                       0.13       1.96 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.96 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       1.98 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.12 f
  U0_ALU/mult_36/FS_1/U15/Y (XNOR2X1M)                    0.05       2.17 r
  U0_ALU/mult_36/FS_1/SUM[9] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.17 r
  U0_ALU/mult_36/PRODUCT[11] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.17 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.05       2.22 r
  U0_ALU/o_ALU_OUT_reg[11]/D (DFFRQX2M)                   0.00       2.22 r
  data arrival time                                                  2.22

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[11]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        7.48


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U81/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U113/Y (NOR2X1M)                         0.08       0.40 r
  U0_ALU/mult_36/U2/Y (AND2X2M)                           0.06       0.46 r
  U0_ALU/mult_36/S2_2_3/CO (ADDFX2M)                      0.23       0.69 r
  U0_ALU/mult_36/S2_3_3/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S2_4_3/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S2_5_3/CO (ADDFX2M)                      0.23       1.37 r
  U0_ALU/mult_36/S2_6_3/CO (ADDFX2M)                      0.23       1.60 r
  U0_ALU/mult_36/S4_3/S (ADDFX2M)                         0.23       1.83 f
  U0_ALU/mult_36/U12/Y (CLKXOR2X2M)                       0.12       1.95 r
  U0_ALU/mult_36/FS_1/A[8] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.95 r
  U0_ALU/mult_36/FS_1/U33/Y (NOR2X1M)                     0.02       1.98 f
  U0_ALU/mult_36/FS_1/U18/Y (NAND2BX1M)                   0.08       2.06 f
  U0_ALU/mult_36/FS_1/U17/Y (CLKXOR2X2M)                  0.08       2.13 r
  U0_ALU/mult_36/FS_1/SUM[8] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.13 r
  U0_ALU/mult_36/PRODUCT[10] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.13 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.05       2.18 r
  U0_ALU/o_ALU_OUT_reg[10]/D (DFFRQX2M)                   0.00       2.18 r
  data arrival time                                                  2.18

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[10]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        7.52


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U81/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U115/Y (NOR2X1M)                         0.08       0.40 r
  U0_ALU/mult_36/U6/Y (AND2X2M)                           0.06       0.46 r
  U0_ALU/mult_36/S2_2_1/CO (ADDFX2M)                      0.23       0.69 r
  U0_ALU/mult_36/S2_3_1/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S2_4_1/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S2_5_1/CO (ADDFX2M)                      0.23       1.37 r
  U0_ALU/mult_36/S2_6_1/CO (ADDFX2M)                      0.23       1.60 r
  U0_ALU/mult_36/S4_1/S (ADDFX2M)                         0.23       1.83 f
  U0_ALU/mult_36/U27/Y (INVX2M)                           0.04       1.87 r
  U0_ALU/mult_36/U26/Y (XNOR2X2M)                         0.07       1.94 r
  U0_ALU/mult_36/FS_1/A[6] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.94 r
  U0_ALU/mult_36/FS_1/U5/Y (INVX2M)                       0.02       1.96 f
  U0_ALU/mult_36/FS_1/U8/Y (INVX2M)                       0.02       1.98 r
  U0_ALU/mult_36/FS_1/SUM[6] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.98 r
  U0_ALU/mult_36/PRODUCT[8] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       1.98 r
  U0_ALU/U60/Y (AOI22X1M)                                 0.04       2.02 f
  U0_ALU/U58/Y (AOI21X2M)                                 0.06       2.08 r
  U0_ALU/o_ALU_OUT_reg[8]/D (DFFRQX2M)                    0.00       2.08 r
  data arrival time                                                  2.08

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[8]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        7.62


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U81/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U115/Y (NOR2X1M)                         0.08       0.40 r
  U0_ALU/mult_36/U6/Y (AND2X2M)                           0.06       0.46 r
  U0_ALU/mult_36/S2_2_1/CO (ADDFX2M)                      0.23       0.69 r
  U0_ALU/mult_36/S2_3_1/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S2_4_1/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S2_5_1/CO (ADDFX2M)                      0.23       1.37 r
  U0_ALU/mult_36/S2_6_1/CO (ADDFX2M)                      0.23       1.60 r
  U0_ALU/mult_36/S4_1/S (ADDFX2M)                         0.23       1.83 f
  U0_ALU/mult_36/U21/Y (AND2X2M)                          0.09       1.92 f
  U0_ALU/mult_36/FS_1/B[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.92 f
  U0_ALU/mult_36/FS_1/U7/Y (INVX2M)                       0.03       1.95 r
  U0_ALU/mult_36/FS_1/U6/Y (XNOR2X2M)                     0.06       2.01 r
  U0_ALU/mult_36/FS_1/SUM[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.01 r
  U0_ALU/mult_36/PRODUCT[9] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.01 r
  U0_ALU/U14/Y (OAI2BB1X2M)                               0.05       2.06 r
  U0_ALU/o_ALU_OUT_reg[9]/D (DFFRQX2M)                    0.00       2.06 r
  data arrival time                                                  2.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[9]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.64


  Startpoint: U1_REG_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][1]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][1]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[1] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[1] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U80/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[1] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U37/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U109/Y (NOR2X1M)                         0.09       0.41 r
  U0_ALU/mult_36/U8/Y (AND2X2M)                           0.06       0.47 r
  U0_ALU/mult_36/S1_2_0/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S1_3_0/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S1_4_0/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S1_5_0/CO (ADDFX2M)                      0.23       1.38 r
  U0_ALU/mult_36/S1_6_0/CO (ADDFX2M)                      0.23       1.61 r
  U0_ALU/mult_36/S4_0/S (ADDFX2M)                         0.22       1.83 f
  U0_ALU/mult_36/FS_1/A[5] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.83 f
  U0_ALU/mult_36/FS_1/U14/Y (CLKBUFX2M)                   0.06       1.89 f
  U0_ALU/mult_36/FS_1/SUM[5] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.89 f
  U0_ALU/mult_36/PRODUCT[7] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       1.89 f
  U0_ALU/U52/Y (AOI22X1M)                                 0.08       1.97 r
  U0_ALU/U49/Y (AOI31X2M)                                 0.03       2.01 f
  U0_ALU/o_ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       2.01 f
  data arrival time                                                  2.01

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                        7.73


  Startpoint: U1_REG_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][1]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][1]/Q (DFFQX2M)              0.14       0.14 r
  U1_REG_FILE/o_REG0[1] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 r
  U0_ALU/i_A[1] (ALU_DATA_WIDTH8)                         0.00       0.14 r
  U0_ALU/U80/Y (CLKBUFX2M)                                0.13       0.27 r
  U0_ALU/mult_36/A[1] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.27 r
  U0_ALU/mult_36/U37/Y (INVX2M)                           0.06       0.32 f
  U0_ALU/mult_36/U109/Y (NOR2X1M)                         0.09       0.41 r
  U0_ALU/mult_36/U8/Y (AND2X2M)                           0.06       0.47 r
  U0_ALU/mult_36/S1_2_0/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S1_3_0/CO (ADDFX2M)                      0.23       0.92 r
  U0_ALU/mult_36/S1_4_0/CO (ADDFX2M)                      0.23       1.15 r
  U0_ALU/mult_36/S1_5_0/CO (ADDFX2M)                      0.23       1.38 r
  U0_ALU/mult_36/S1_6_0/S (ADDFX2M)                       0.22       1.60 f
  U0_ALU/mult_36/FS_1/A[4] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.60 f
  U0_ALU/mult_36/FS_1/U13/Y (CLKBUFX2M)                   0.06       1.66 f
  U0_ALU/mult_36/FS_1/SUM[4] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.66 f
  U0_ALU/mult_36/PRODUCT[6] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       1.66 f
  U0_ALU/U48/Y (AOI222X1M)                                0.11       1.77 r
  U0_ALU/U45/Y (AOI31X2M)                                 0.04       1.81 f
  U0_ALU/o_ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       1.81 f
  data arrival time                                                  1.81

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.93


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (DFFQX2M)             0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (DFFQX2M)              0.14       0.14 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.14 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8)                         0.00       0.14 f
  U0_ALU/U75/Y (CLKBUFX2M)                                0.12       0.26 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.26 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.35 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.43 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.49 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.59 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.68 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.85 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       0.98 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.09       1.07 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.18       1.24 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.11       1.36 f
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.46 f
  U0_ALU/div_37/quotient[5] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       1.46 f
  U0_ALU/U44/Y (AOI222X1M)                                0.18       1.65 r
  U0_ALU/U41/Y (AOI31X2M)                                 0.04       1.68 f
  U0_ALU/o_ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       1.68 f
  data arrival time                                                  1.68

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: U2_CONTROLLER/present_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[3]/Q (DFFRQX2M)         0.18       0.18 r
  U2_CONTROLLER/U50/Y (INVX2M)                            0.04       0.23 f
  U2_CONTROLLER/U5/Y (NOR3X2M)                            0.20       0.43 r
  U2_CONTROLLER/U22/Y (NAND2X2M)                          0.04       0.47 f
  U2_CONTROLLER/U148/Y (INVX2M)                           0.04       0.51 r
  U2_CONTROLLER/U147/Y (CLKBUFX2M)                        0.07       0.58 r
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.58 r
  U0_ALU/i_Enable (ALU_DATA_WIDTH8)                       0.00       0.58 r
  U0_ALU/o_OUT_Valid_reg/D (DFFRQX2M)                     0.00       0.58 r
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_OUT_Valid_reg/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: U2_CONTROLLER/present_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_12_CLK_GATE/Latch_Out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[3]/Q (DFFRQX2M)         0.18       0.18 r
  U2_CONTROLLER/U50/Y (INVX2M)                            0.04       0.23 f
  U2_CONTROLLER/U5/Y (NOR3X2M)                            0.20       0.43 r
  U2_CONTROLLER/U22/Y (NAND2X2M)                          0.04       0.47 f
  U2_CONTROLLER/U148/Y (INVX2M)                           0.04       0.51 r
  U2_CONTROLLER/o_CLK_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.51 r
  U_12_CLK_GATE/i_CLK_EN (CLK_GATING)                     0.00       0.51 r
  U_12_CLK_GATE/Latch_Out_reg/D (TLATNX2M)                0.00       0.51 r
  data arrival time                                                  0.51

  clock REF_CLK (fall edge)                               5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  U_12_CLK_GATE/Latch_Out_reg/GN (TLATNX2M)               0.00       4.80 f
  time borrowed from endpoint                             0.00       4.80
  data required time                                                 4.80
  --------------------------------------------------------------------------
  data required time                                                 4.80
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        4.29

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                             5.00   
  library setup time                                     -0.03   
  --------------------------------------------------------------
  max time borrow                                         4.97   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: PAR_TYP (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  PAR_TYP (in)                                            0.01       2.01 r
  U2_CONTROLLER/i_Par_Type (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       2.01 r
  U2_CONTROLLER/U72/Y (AOI22X1M)                          0.04       2.05 f
  U2_CONTROLLER/U70/Y (OAI211X2M)                         0.04       2.09 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[1]/D (DFFRQX2M)        0.00       2.09 r
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[1]/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: PAR_EN (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  PAR_EN (in)                                             0.01       2.01 r
  U2_CONTROLLER/i_Par_En (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       2.01 r
  U2_CONTROLLER/U66/Y (AOI22X1M)                          0.04       2.05 f
  U2_CONTROLLER/U64/Y (OAI211X2M)                         0.04       2.09 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[0]/D (DFFRQX2M)        0.00       2.09 r
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[0]/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: PRESCALE[0]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  PRESCALE[0] (in)                                        0.01       2.01 r
  U2_CONTROLLER/i_Prescale[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       2.01 r
  U2_CONTROLLER/U69/Y (AOI22X1M)                          0.04       2.05 f
  U2_CONTROLLER/U67/Y (OAI211X2M)                         0.04       2.09 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[2]/D (DFFRQX2M)        0.00       2.09 r
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[2]/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: PRESCALE[1]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  PRESCALE[1] (in)                                        0.01       2.01 r
  U2_CONTROLLER/i_Prescale[1] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       2.01 r
  U2_CONTROLLER/U75/Y (AOI22X1M)                          0.04       2.05 f
  U2_CONTROLLER/U73/Y (OAI211X2M)                         0.04       2.09 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[3]/D (DFFRQX2M)        0.00       2.09 r
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[3]/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: PRESCALE[5]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  PRESCALE[5] (in)                                        0.01       2.01 r
  U2_CONTROLLER/i_Prescale[5] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       2.01 r
  U2_CONTROLLER/U63/Y (AOI22X1M)                          0.04       2.05 f
  U2_CONTROLLER/U61/Y (OAI211X2M)                         0.04       2.09 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[7]/D (DFFRQX2M)        0.00       2.09 r
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[7]/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: PRESCALE[4]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  PRESCALE[4] (in)                                        0.01       2.01 r
  U2_CONTROLLER/i_Prescale[4] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       2.01 r
  U2_CONTROLLER/U60/Y (AOI22X1M)                          0.04       2.05 f
  U2_CONTROLLER/U58/Y (OAI211X2M)                         0.04       2.09 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[6]/D (DFFRQX2M)        0.00       2.09 r
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[6]/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: PRESCALE[3]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  PRESCALE[3] (in)                                        0.01       2.01 r
  U2_CONTROLLER/i_Prescale[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       2.01 r
  U2_CONTROLLER/U57/Y (AOI22X1M)                          0.04       2.05 f
  U2_CONTROLLER/U55/Y (OAI211X2M)                         0.04       2.09 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[5]/D (DFFRQX2M)        0.00       2.09 r
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[5]/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: PRESCALE[2]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  PRESCALE[2] (in)                                        0.01       2.01 r
  U2_CONTROLLER/i_Prescale[2] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       2.01 r
  U2_CONTROLLER/U54/Y (AOI22X1M)                          0.04       2.05 f
  U2_CONTROLLER/U52/Y (OAI211X2M)                         0.04       2.09 r
  U2_CONTROLLER/CTRL_Reg_Data1_reg[4]/D (DFFRQX2M)        0.00       2.09 r
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[4]/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.61


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U99/Y (AOI2BB1X2M)                        0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.74 f
  U3/Y (CLKBUFX2M)                                        0.06       0.81 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.81 f
  U1_REG_FILE/U61/Y (CLKBUFX2M)                           0.07       0.88 f
  U1_REG_FILE/U53/Y (CLKBUFX2M)                           0.37       1.26 f
  U1_REG_FILE/U204/Y (MX4X1M)                             0.25       1.51 f
  U1_REG_FILE/U243/Y (MX4X1M)                             0.12       1.63 f
  U1_REG_FILE/U242/Y (AND2X2M)                            0.06       1.69 f
  U1_REG_FILE/o_RdData_reg[7]/D (DFFRQX2M)                0.00       1.69 f
  data arrival time                                                  1.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[7]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U99/Y (AOI2BB1X2M)                        0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.74 f
  U3/Y (CLKBUFX2M)                                        0.06       0.81 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.81 f
  U1_REG_FILE/U61/Y (CLKBUFX2M)                           0.07       0.88 f
  U1_REG_FILE/U53/Y (CLKBUFX2M)                           0.37       1.26 f
  U1_REG_FILE/U203/Y (MX4X1M)                             0.25       1.51 f
  U1_REG_FILE/U239/Y (MX4X1M)                             0.12       1.63 f
  U1_REG_FILE/U238/Y (AND2X2M)                            0.06       1.69 f
  U1_REG_FILE/o_RdData_reg[6]/D (DFFRQX2M)                0.00       1.69 f
  data arrival time                                                  1.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[6]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U99/Y (AOI2BB1X2M)                        0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.74 f
  U3/Y (CLKBUFX2M)                                        0.06       0.81 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.81 f
  U1_REG_FILE/U61/Y (CLKBUFX2M)                           0.07       0.88 f
  U1_REG_FILE/U53/Y (CLKBUFX2M)                           0.37       1.26 f
  U1_REG_FILE/U202/Y (MX4X1M)                             0.25       1.51 f
  U1_REG_FILE/U235/Y (MX4X1M)                             0.12       1.63 f
  U1_REG_FILE/U234/Y (AND2X2M)                            0.06       1.69 f
  U1_REG_FILE/o_RdData_reg[5]/D (DFFRQX2M)                0.00       1.69 f
  data arrival time                                                  1.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[5]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U99/Y (AOI2BB1X2M)                        0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.74 f
  U3/Y (CLKBUFX2M)                                        0.06       0.81 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.81 f
  U1_REG_FILE/U61/Y (CLKBUFX2M)                           0.07       0.88 f
  U1_REG_FILE/U52/Y (CLKBUFX2M)                           0.37       1.26 f
  U1_REG_FILE/U201/Y (MX4X1M)                             0.25       1.51 f
  U1_REG_FILE/U231/Y (MX4X1M)                             0.12       1.63 f
  U1_REG_FILE/U230/Y (AND2X2M)                            0.06       1.69 f
  U1_REG_FILE/o_RdData_reg[4]/D (DFFRQX2M)                0.00       1.69 f
  data arrival time                                                  1.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[4]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U99/Y (AOI2BB1X2M)                        0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.74 f
  U3/Y (CLKBUFX2M)                                        0.06       0.81 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.81 f
  U1_REG_FILE/U61/Y (CLKBUFX2M)                           0.07       0.88 f
  U1_REG_FILE/U52/Y (CLKBUFX2M)                           0.37       1.26 f
  U1_REG_FILE/U200/Y (MX4X1M)                             0.25       1.51 f
  U1_REG_FILE/U227/Y (MX4X1M)                             0.12       1.63 f
  U1_REG_FILE/U226/Y (AND2X2M)                            0.06       1.69 f
  U1_REG_FILE/o_RdData_reg[3]/D (DFFRQX2M)                0.00       1.69 f
  data arrival time                                                  1.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[3]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U99/Y (AOI2BB1X2M)                        0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.74 f
  U3/Y (CLKBUFX2M)                                        0.06       0.81 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.81 f
  U1_REG_FILE/U61/Y (CLKBUFX2M)                           0.07       0.88 f
  U1_REG_FILE/U52/Y (CLKBUFX2M)                           0.37       1.26 f
  U1_REG_FILE/U199/Y (MX4X1M)                             0.25       1.51 f
  U1_REG_FILE/U223/Y (MX4X1M)                             0.12       1.63 f
  U1_REG_FILE/U222/Y (AND2X2M)                            0.06       1.69 f
  U1_REG_FILE/o_RdData_reg[2]/D (DFFRQX2M)                0.00       1.69 f
  data arrival time                                                  1.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[2]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.05


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U99/Y (AOI2BB1X2M)                        0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.74 f
  U3/Y (CLKBUFX2M)                                        0.06       0.81 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.81 f
  U1_REG_FILE/U61/Y (CLKBUFX2M)                           0.07       0.88 f
  U1_REG_FILE/U55/Y (CLKBUFX2M)                           0.27       1.15 f
  U1_REG_FILE/U198/Y (MX4X1M)                             0.21       1.36 f
  U1_REG_FILE/U219/Y (MX4X1M)                             0.12       1.48 f
  U1_REG_FILE/U218/Y (AND2X2M)                            0.06       1.55 f
  U1_REG_FILE/o_RdData_reg[1]/D (DFFRQX2M)                0.00       1.55 f
  data arrival time                                                  1.55

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[1]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        8.19


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U99/Y (AOI2BB1X2M)                        0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.74 f
  U3/Y (CLKBUFX2M)                                        0.06       0.81 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.81 f
  U1_REG_FILE/U61/Y (CLKBUFX2M)                           0.07       0.88 f
  U1_REG_FILE/U55/Y (CLKBUFX2M)                           0.27       1.15 f
  U1_REG_FILE/U197/Y (MX4X1M)                             0.21       1.36 f
  U1_REG_FILE/U215/Y (MX4X1M)                             0.12       1.48 f
  U1_REG_FILE/U214/Y (AND2X2M)                            0.06       1.55 f
  U1_REG_FILE/o_RdData_reg[0]/D (DFFRQX2M)                0.00       1.55 f
  data arrival time                                                  1.55

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[0]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        8.19


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/Reg_File_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U7/Y (NOR3X6M)                            0.34       0.98 r
  U2_CONTROLLER/o_Address[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.98 r
  U1_REG_FILE/i_Address[3] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.98 r
  U1_REG_FILE/U58/Y (AND2X2M)                             0.09       1.08 r
  U1_REG_FILE/U51/Y (AND2X2M)                             0.09       1.16 r
  U1_REG_FILE/U47/Y (NAND3X2M)                            0.04       1.20 f
  U1_REG_FILE/U26/Y (CLKBUFX2M)                           0.09       1.30 f
  U1_REG_FILE/U147/Y (OAI2BB2X1M)                         0.07       1.36 r
  U1_REG_FILE/Reg_File_reg[8][2]/D (DFFRQX2M)             0.00       1.36 r
  data arrival time                                                  1.36

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/Reg_File_reg[8][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        8.34


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/Reg_File_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U7/Y (NOR3X6M)                            0.34       0.98 r
  U2_CONTROLLER/o_Address[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.98 r
  U1_REG_FILE/i_Address[3] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.98 r
  U1_REG_FILE/U58/Y (AND2X2M)                             0.09       1.08 r
  U1_REG_FILE/U51/Y (AND2X2M)                             0.09       1.16 r
  U1_REG_FILE/U47/Y (NAND3X2M)                            0.04       1.20 f
  U1_REG_FILE/U27/Y (CLKBUFX2M)                           0.09       1.30 f
  U1_REG_FILE/U146/Y (OAI2BB2X1M)                         0.07       1.36 r
  U1_REG_FILE/Reg_File_reg[8][1]/D (DFFRQX2M)             0.00       1.36 r
  data arrival time                                                  1.36

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/Reg_File_reg[8][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        8.34


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/Reg_File_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (DFFRQX2M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (DFFRQX2M)         0.21       0.21 f
  U2_CONTROLLER/U6/Y (NOR2X2M)                            0.15       0.36 r
  U2_CONTROLLER/U33/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U8/Y (OAI31X1M)                           0.18       0.58 r
  U2_CONTROLLER/U26/Y (NOR2X2M)                           0.07       0.65 f
  U2_CONTROLLER/U7/Y (NOR3X6M)                            0.34       0.98 r
  U2_CONTROLLER/o_Address[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4)
                                                          0.00       0.98 r
  U1_REG_FILE/i_Address[3] (Register_File_REG_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.98 r
  U1_REG_FILE/U58/Y (AND2X2M)                             0.09       1.08 r
  U1_REG_FILE/U51/Y (AND2X2M)                             0.09       1.16 r
  U1_REG_FILE/U47/Y (NAND3X2M)                            0.04       1.20 f
  U1_REG_FILE/U26/Y (CLKBUFX2M)                           0.09       1.30 f
  U1_REG_FILE/U145/Y (OAI2BB2X1M)                         0.07       1.36 r
  U1_REG_FILE/Reg_File_reg[8][0]/D (DFFRQX2M)             0.00       1.36 r
  data arrival time                                                  1.36

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/Reg_File_reg[8][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        8.34


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: PAR_ERR (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/Q (DFFRQX2M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U3/Y (INVX2M)        0.03       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U4/Y (INVX8M)        0.35       0.53 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err (RX_PARITY_CHECK)
                                                          0.00       0.53 r
  U3_UART_INTERFACE/U1_RX/par_err (UART_RX)               0.00       0.53 r
  U3_UART_INTERFACE/o_par_err (UART_DATA_WIDTH8)          0.00       0.53 r
  PAR_ERR (out)                                           0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      216.31


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: STP_ERR (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/Q (DFFRQX2M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U3/Y (INVX2M)        0.03       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U4/Y (INVX8M)        0.35       0.53 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err (RX_STOP_CHECK)
                                                          0.00       0.53 r
  U3_UART_INTERFACE/U1_RX/stp_err (UART_RX)               0.00       0.53 r
  U3_UART_INTERFACE/o_stp_err (UART_DATA_WIDTH8)          0.00       0.53 r
  STP_ERR (out)                                           0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      216.31


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8)            0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX)                 0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U21/Y (CLKINVX1M)
                                                          0.03      54.32 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U16/Y (MXI2X1M)
                                                          0.09      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampled_bit (RX_DATA_SAMPLING)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/sampled_bit (RX_PARITY_CHECK)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U8/Y (CLKXOR2X2M)
                                                          0.09      54.51 f
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U6/Y (AOI22XLM)      0.12      54.63 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U5/Y (NOR2BX2M)      0.02      54.64 f
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/D (DFFRQX2M)
                                                          0.00      54.64 f
  data arrival time                                                 54.64

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                -54.64
  --------------------------------------------------------------------------
  slack (MET)                                                      216.39


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8)            0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX)                 0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING)
                                                          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U21/Y (CLKINVX1M)
                                                          0.04      54.33 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U16/Y (MXI2X1M)
                                                          0.05      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampled_bit (RX_DATA_SAMPLING)
                                                          0.00      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/sampled_bit (RX_STOP_CHECK)
                                                          0.00      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U6/Y (AOI2BB2XLM)
                                                          0.11      54.49 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U5/Y (NOR2BX2M)      0.06      54.55 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/D (DFFRQX2M)
                                                          0.00      54.55 r
  data arrival time                                                 54.55

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                -54.55
  --------------------------------------------------------------------------
  slack (MET)                                                      216.45


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8)            0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX)                 0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U21/Y (CLKINVX1M)
                                                          0.03      54.32 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U16/Y (MXI2X1M)
                                                          0.09      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampled_bit (RX_DATA_SAMPLING)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/sampled_bit (RX_DESERIALIZER)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U3/Y (OAI2BB2X1M)      0.06      54.48 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/D (DFFRQX2M)
                                                          0.00      54.48 r
  data arrival time                                                 54.48

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                -54.48
  --------------------------------------------------------------------------
  slack (MET)                                                      216.52


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8)            0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX)                 0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U21/Y (CLKINVX1M)
                                                          0.03      54.32 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U16/Y (MXI2X1M)
                                                          0.09      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampled_bit (RX_DATA_SAMPLING)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/sampled_bit (RX_START_CHECK)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/U3/Y (AND2X2M)      0.05      54.47 r
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00      54.47 r
  data arrival time                                                 54.47

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.09     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                -54.47
  --------------------------------------------------------------------------
  slack (MET)                                                      216.53


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8)            0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX)                 0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U47/Y (CLKNAND2X2M)
                                                          0.05      54.35 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U24/Y (MXI2X1M)
                                                          0.05      54.40 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/D (DFFRQX1M)
                                                          0.00      54.40 r
  data arrival time                                                 54.40

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.11     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                -54.40
  --------------------------------------------------------------------------
  slack (MET)                                                      216.59


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8)            0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX)                 0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U47/Y (CLKNAND2X2M)
                                                          0.05      54.35 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U28/Y (MXI2X1M)
                                                          0.06      54.40 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/D (DFFRQX2M)
                                                          0.00      54.40 r
  data arrival time                                                 54.40

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                -54.40
  --------------------------------------------------------------------------
  slack (MET)                                                      216.60


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8)            0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX)                 0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/RX_IN (RX_FSM)           0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U6/Y (OAI221XLM)         0.10      54.39 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.39 r
  data arrival time                                                 54.39

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.11     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                -54.39
  --------------------------------------------------------------------------
  slack (MET)                                                      216.60


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8)            0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX)                 0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U47/Y (CLKNAND2X2M)
                                                          0.05      54.35 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U38/Y (MXI2X1M)
                                                          0.05      54.40 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/D (DFFRQX2M)
                                                          0.00      54.40 r
  data arrival time                                                 54.40

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                -54.40
  --------------------------------------------------------------------------
  slack (MET)                                                      216.60


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U12/Y (NAND4XLM)         0.14       0.82 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U18/Y (OAI33XLM)         0.21       1.03 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U16/Y (NAND2BX2M)        0.05       1.08 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.08 r
  data arrival time                                                  1.08

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                      269.93


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U3/Y (INVX2M)            0.03       0.70 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U4/Y (NOR2X2M)           0.05       0.76 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM)        0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER)
                                                          0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.86 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.91 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U11/Y (OAI2BB2X1M)     0.07       0.97 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/D (DFFRQX2M)
                                                          0.00       0.97 r
  data arrival time                                                  0.97

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                      270.03


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U3/Y (INVX2M)            0.03       0.70 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U4/Y (NOR2X2M)           0.05       0.76 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM)        0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER)
                                                          0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.86 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.91 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U8/Y (OAI22X1M)        0.05       0.96 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/D (DFFRQX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      270.04


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U3/Y (INVX2M)            0.03       0.70 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U4/Y (NOR2X2M)           0.05       0.76 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM)        0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER)
                                                          0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.86 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.91 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U4/Y (OAI22X1M)        0.05       0.96 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/D (DFFRQX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      270.04


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U3/Y (INVX2M)            0.03       0.70 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U4/Y (NOR2X2M)           0.05       0.76 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM)        0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER)
                                                          0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.86 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.91 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U7/Y (OAI22X1M)        0.05       0.96 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/D (DFFRQX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      270.04


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U3/Y (INVX2M)            0.03       0.70 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U4/Y (NOR2X2M)           0.05       0.76 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM)        0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER)
                                                          0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.86 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.91 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U6/Y (OAI22X1M)        0.05       0.96 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/D (DFFRQX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      270.04


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U3/Y (INVX2M)            0.03       0.70 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U4/Y (NOR2X2M)           0.05       0.76 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM)        0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER)
                                                          0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.86 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.91 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U9/Y (OAI22X1M)        0.05       0.96 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/D (DFFRQX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      270.04


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U3/Y (INVX2M)            0.03       0.70 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U4/Y (NOR2X2M)           0.05       0.76 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM)        0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER)
                                                          0.00       0.76 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.86 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.91 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U5/Y (OAI22X1M)        0.05       0.96 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/D (DFFRQX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.10     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      270.04


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER)
                                                          0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM)        0.00       0.67 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U12/Y (NAND4XLM)         0.14       0.82 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U15/Y (OAI21X2M)         0.09       0.91 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U13/Y (OAI211XLM)        0.05       0.96 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.96 f
  data arrival time                                                  0.96

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.07     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      270.07


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U40/Y (NOR2BX1M)
                                                          0.09       0.30 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U41/Y (OAI2B2X1M)
                                                          0.09       0.40 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U42/Y (CLKNAND2X2M)
                                                          0.04       0.43 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U45/Y (NOR4X1M)
                                                          0.24       0.67 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U5/Y (NOR2XLM)
                                                          0.09       0.76 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U14/Y (OAI32X1M)
                                                          0.14       0.89 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.89 r
  data arrival time                                                  0.89

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_cnt_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.11     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      270.10


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/Q (DFFRHQX8M)
                                                          0.49       0.49 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT (TX_OUTPUT)
                                                          0.00       0.49 r
  U3_UART_INTERFACE/U0_TX/TX_OUT (UART_TX)                0.00       0.49 r
  U3_UART_INTERFACE/o_TX_OUT (UART_DATA_WIDTH8)           0.00       0.49 r
  TX_OUT (out)                                            0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                     6944.52


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U3/Y (AND3X2M)           0.14       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM)            0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER)     0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U3/Y (NOR2X2M)           0.15       1.21 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U4/Y (NOR2X2M)           0.05       1.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (AO22X1M)          0.13       1.38 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]/D (DFFRX1M)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.86


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U3/Y (AND3X2M)           0.14       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM)            0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER)     0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U3/Y (NOR2X2M)           0.15       1.21 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U4/Y (NOR2X2M)           0.05       1.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U22/Y (OAI2BB1X2M)       0.08       1.34 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/D (DFFRX1M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.91


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U3/Y (AND3X2M)           0.14       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM)            0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER)     0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U3/Y (NOR2X2M)           0.15       1.21 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U4/Y (NOR2X2M)           0.05       1.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U20/Y (OAI2BB1X2M)       0.08       1.34 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/D (DFFRX1M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.91


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U3/Y (AND3X2M)           0.14       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM)            0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER)     0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U3/Y (NOR2X2M)           0.15       1.21 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U4/Y (NOR2X2M)           0.05       1.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U18/Y (OAI2BB1X2M)       0.08       1.34 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/D (DFFRX1M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.91


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U3/Y (AND3X2M)           0.14       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM)            0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER)     0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U3/Y (NOR2X2M)           0.15       1.21 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U4/Y (NOR2X2M)           0.05       1.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U16/Y (OAI2BB1X2M)       0.08       1.34 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/D (DFFRX1M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.91


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U3/Y (AND3X2M)           0.14       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM)            0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER)     0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U3/Y (NOR2X2M)           0.15       1.21 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U4/Y (NOR2X2M)           0.05       1.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U14/Y (OAI2BB1X2M)       0.08       1.34 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/D (DFFRX1M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.91


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U3/Y (AND3X2M)           0.14       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM)            0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER)     0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U3/Y (NOR2X2M)           0.15       1.21 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U4/Y (NOR2X2M)           0.05       1.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U12/Y (OAI2BB1X2M)       0.07       1.33 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]/D (DFFRX1M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.92


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U3/Y (AND3X2M)           0.14       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM)            0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER)     0.00       1.06 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U3/Y (NOR2X2M)           0.15       1.21 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U4/Y (NOR2X2M)           0.05       1.26 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U10/Y (OAI2BB1X2M)       0.07       1.33 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/D (DFFRX1M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.92


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/Q (DFFRX1M)
                                                          0.23       0.23 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_addr[0] (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.23 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/rd_addr[0] (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8)
                                                          0.00       0.23 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U108/Y (CLKBUFX2M)       0.28       0.51 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U116/Y (MX4X1M)          0.21       0.72 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U115/Y (MX2X2M)          0.10       0.82 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/rd_data[5] (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8)
                                                          0.00       0.82 f
  U4_ASYNCHRONOUS_FIFO/o_RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.82 f
  U3_UART_INTERFACE/i_TX_IN[5] (UART_DATA_WIDTH8)         0.00       0.82 f
  U3_UART_INTERFACE/U0_TX/P_DATA[5] (UART_TX)             0.00       0.82 f
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/P_DATA[5] (TX_PARITY_CALC)
                                                          0.00       0.82 f
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/U8/Y (XOR3XLM)      0.18       1.00 f
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/U6/Y (XOR3XLM)      0.19       1.19 f
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/U5/Y (OAI2BB2X1M)
                                                          0.06       1.25 r
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg/D (DFFRX1M)
                                                          0.00       1.25 r
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.08    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.98


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (DFFRX1M)
                                                          0.53       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NAND2X2M)     0.03       0.55 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (OAI32X1M)      0.11       0.66 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (AOI33X2M)     0.07       0.73 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (OAI33X2M)     0.16       0.90 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.90 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8)
                                                          0.00       0.90 r
  U6/Y (INVX2M)                                           0.02       0.92 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8)
                                                          0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX)            0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM)      0.00       0.92 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U5/Y (AOI31X2M)          0.09       1.01 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U4/Y (OAI21X2M)          0.03       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/D (DFFRX1M)
                                                          0.00       1.04 f
  data arrival time                                                  1.04

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.21


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/Q (DFFRX1M)
                                                          0.39       0.39 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U12/Y (XNOR2X2M)     0.08       0.47 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U9/Y (XNOR2X2M)      0.08       0.55 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U25/Y (NAND4X2M)     0.04       0.60 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (NAND2X2M)     0.06       0.65 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U18/Y (NOR2X2M)      0.02       0.67 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U3/Y (AND2X1M)       0.09       0.76 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (OAI211X2M)
                                                          0.08       0.84 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/D (DFFRX1M)
                                                          0.00       0.84 r
  data arrival time                                                  0.84

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.08    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.38


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/Q (DFFRX1M)
                                                          0.39       0.39 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U12/Y (XNOR2X2M)     0.08       0.47 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U9/Y (XNOR2X2M)      0.08       0.55 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U25/Y (NAND4X2M)     0.04       0.60 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (NAND2X2M)     0.06       0.65 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U18/Y (NOR2X2M)      0.02       0.67 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U3/Y (AND2X1M)       0.09       0.76 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U5/Y (XNOR2X2M)      0.06       0.82 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/D (DFFRX1M)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.08    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.40


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/Q (DFFRX1M)
                                                          0.39       0.39 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U12/Y (XNOR2X2M)     0.08       0.47 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U9/Y (XNOR2X2M)      0.08       0.55 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U25/Y (NAND4X2M)     0.04       0.60 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (NAND2X2M)     0.06       0.65 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U18/Y (NOR2X2M)      0.02       0.67 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U4/Y (OAI22X1M)      0.07       0.75 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/D (DFFRX1M)
                                                          0.00       0.75 r
  data arrival time                                                  0.75

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.08    8681.22
  data required time                                              8681.22
  --------------------------------------------------------------------------
  data required time                                              8681.22
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.48


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/Q (DFFRX1M)
                                                          0.39       0.39 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U12/Y (XNOR2X2M)     0.08       0.47 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U9/Y (XNOR2X2M)      0.08       0.55 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U25/Y (NAND4X2M)     0.04       0.60 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (NAND2X2M)     0.06       0.65 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (XNOR2X2M)     0.06       0.72 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/D (DFFRX1M)
                                                          0.00       0.72 r
  data arrival time                                                  0.72

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.08    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.51


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/Q (DFFRX1M)
                                                          0.23       0.23 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U12/Y (NAND3X2M)         0.06       0.29 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U6/Y (INVX2M)            0.04       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/ser_en (TX_FSM)          0.00       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_SER/ser_en (TX_SERIALIZER)
                                                          0.00       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U5/Y (INVX2M)            0.03       0.37 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U9/Y (NOR2X2M)           0.04       0.41 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U7/Y (OAI2BB2X1M)        0.06       0.47 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/D (DFFRX1M)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.08    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.76


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/Q (DFFRX1M)
                                                          0.22       0.22 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U13/Y (NOR2X2M)          0.09       0.31 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/mux_sel[0] (TX_FSM)      0.00       0.31 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/mux_sel[0] (TX_OUTPUT)
                                                          0.00       0.31 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/U3/Y (INVX2M)         0.02       0.33 f
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/U7/Y (AOI22X1M)       0.07       0.40 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/U4/Y (OAI221X1M)      0.07       0.47 f
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/D (DFFRHQX8M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/CK (DFFRHQX8M)
                                                          0.00    8681.30 r
  library setup time                                     -0.07    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.77


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/Q (DFFRX1M)
                                                          0.23       0.23 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U12/Y (NAND3X2M)         0.06       0.29 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U6/Y (INVX2M)            0.04       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/ser_en (TX_FSM)          0.00       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_SER/ser_en (TX_SERIALIZER)
                                                          0.00       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U5/Y (INVX2M)            0.03       0.37 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U9/Y (NOR2X2M)           0.04       0.41 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/D (DFFRX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.07    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.82


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/Q (DFFRX1M)
                                                          0.23       0.23 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U12/Y (NAND3X2M)         0.06       0.29 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U6/Y (INVX2M)            0.04       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/ser_en (TX_FSM)          0.00       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_SER/ser_en (TX_SERIALIZER)
                                                          0.00       0.34 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U5/Y (INVX2M)            0.03       0.37 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U24/Y (NOR2X2M)          0.04       0.41 r
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/D (DFFRX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.07    8681.23
  data required time                                              8681.23
  --------------------------------------------------------------------------
  data required time                                              8681.23
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.82


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U5_RD_INC_PULSE_GEN/enable_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/Q (DFFRX1M)
                                                          0.23       0.23 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U12/Y (NAND3X2M)         0.08       0.30 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U6/Y (INVX2M)            0.03       0.33 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U7/Y (OR3X2M)            0.09       0.42 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/busy (TX_FSM)            0.00       0.42 f
  U3_UART_INTERFACE/U0_TX/busy (UART_TX)                  0.00       0.42 f
  U3_UART_INTERFACE/o_busy (UART_DATA_WIDTH8)             0.00       0.42 f
  U5_RD_INC_PULSE_GEN/i_pulse_en (PULSE_GEN)              0.00       0.42 f
  U5_RD_INC_PULSE_GEN/enable_flop_reg/D (DFFRX1M)         0.00       0.42 f
  data arrival time                                                  0.42

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U5_RD_INC_PULSE_GEN/enable_flop_reg/CK (DFFRX1M)        0.00    8681.30 r
  library setup time                                     -0.06    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.82


  Startpoint: U9_RX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                 0.20       0.20 f
  U9_RX_CLK_DIV/add_32/A[1] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.20 f
  U9_RX_CLK_DIV/add_32/U1_1_1/CO (ADDHX1M)                0.09       0.29 f
  U9_RX_CLK_DIV/add_32/U1_1_2/CO (ADDHX1M)                0.08       0.37 f
  U9_RX_CLK_DIV/add_32/U1_1_3/CO (ADDHX1M)                0.08       0.44 f
  U9_RX_CLK_DIV/add_32/U1_1_4/CO (ADDHX1M)                0.08       0.52 f
  U9_RX_CLK_DIV/add_32/U1_1_5/CO (ADDHX1M)                0.08       0.60 f
  U9_RX_CLK_DIV/add_32/U1/Y (CLKXOR2X2M)                  0.06       0.66 f
  U9_RX_CLK_DIV/add_32/SUM[6] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.66 f
  U9_RX_CLK_DIV/U17/Y (AO22X1M)                           0.14       0.81 f
  U9_RX_CLK_DIV/count_reg[6]/D (DFFRQX2M)                 0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                      270.23


  Startpoint: U10_TX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                0.20       0.20 f
  U10_TX_CLK_DIV/add_32/A[1] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.20 f
  U10_TX_CLK_DIV/add_32/U1_1_1/CO (ADDHX1M)               0.09       0.29 f
  U10_TX_CLK_DIV/add_32/U1_1_2/CO (ADDHX1M)               0.08       0.37 f
  U10_TX_CLK_DIV/add_32/U1_1_3/CO (ADDHX1M)               0.08       0.44 f
  U10_TX_CLK_DIV/add_32/U1_1_4/CO (ADDHX1M)               0.08       0.52 f
  U10_TX_CLK_DIV/add_32/U1_1_5/CO (ADDHX1M)               0.08       0.60 f
  U10_TX_CLK_DIV/add_32/U1/Y (CLKXOR2X2M)                 0.06       0.66 f
  U10_TX_CLK_DIV/add_32/SUM[6] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.66 f
  U10_TX_CLK_DIV/U16/Y (AO22X1M)                          0.14       0.81 f
  U10_TX_CLK_DIV/count_reg[6]/D (DFFRQX2M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                      270.23


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.20       0.20 f
  U10_TX_CLK_DIV/U38/Y (NOR2BX1M)                         0.08       0.28 f
  U10_TX_CLK_DIV/U39/Y (OAI2B2X1M)                        0.09       0.38 r
  U10_TX_CLK_DIV/U40/Y (NAND4BX1M)                        0.05       0.43 f
  U10_TX_CLK_DIV/U46/Y (NOR2X1M)                          0.06       0.49 r
  U10_TX_CLK_DIV/U5/Y (OAI2B2X1M)                         0.06       0.54 f
  U10_TX_CLK_DIV/U10/Y (AND2X2M)                          0.08       0.63 f
  U10_TX_CLK_DIV/U17/Y (AO22X1M)                          0.15       0.78 f
  U10_TX_CLK_DIV/count_reg[0]/D (DFFRQX2M)                0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.20       0.20 f
  U10_TX_CLK_DIV/U38/Y (NOR2BX1M)                         0.08       0.28 f
  U10_TX_CLK_DIV/U39/Y (OAI2B2X1M)                        0.09       0.38 r
  U10_TX_CLK_DIV/U40/Y (NAND4BX1M)                        0.05       0.43 f
  U10_TX_CLK_DIV/U46/Y (NOR2X1M)                          0.06       0.49 r
  U10_TX_CLK_DIV/U5/Y (OAI2B2X1M)                         0.06       0.54 f
  U10_TX_CLK_DIV/U10/Y (AND2X2M)                          0.08       0.63 f
  U10_TX_CLK_DIV/U15/Y (AO22X1M)                          0.15       0.78 f
  U10_TX_CLK_DIV/count_reg[5]/D (DFFRQX2M)                0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.20       0.20 f
  U10_TX_CLK_DIV/U38/Y (NOR2BX1M)                         0.08       0.28 f
  U10_TX_CLK_DIV/U39/Y (OAI2B2X1M)                        0.09       0.38 r
  U10_TX_CLK_DIV/U40/Y (NAND4BX1M)                        0.05       0.43 f
  U10_TX_CLK_DIV/U46/Y (NOR2X1M)                          0.06       0.49 r
  U10_TX_CLK_DIV/U5/Y (OAI2B2X1M)                         0.06       0.54 f
  U10_TX_CLK_DIV/U10/Y (AND2X2M)                          0.08       0.63 f
  U10_TX_CLK_DIV/U14/Y (AO22X1M)                          0.15       0.78 f
  U10_TX_CLK_DIV/count_reg[4]/D (DFFRQX2M)                0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.20       0.20 f
  U10_TX_CLK_DIV/U38/Y (NOR2BX1M)                         0.08       0.28 f
  U10_TX_CLK_DIV/U39/Y (OAI2B2X1M)                        0.09       0.38 r
  U10_TX_CLK_DIV/U40/Y (NAND4BX1M)                        0.05       0.43 f
  U10_TX_CLK_DIV/U46/Y (NOR2X1M)                          0.06       0.49 r
  U10_TX_CLK_DIV/U5/Y (OAI2B2X1M)                         0.06       0.54 f
  U10_TX_CLK_DIV/U10/Y (AND2X2M)                          0.08       0.63 f
  U10_TX_CLK_DIV/U13/Y (AO22X1M)                          0.15       0.78 f
  U10_TX_CLK_DIV/count_reg[3]/D (DFFRQX2M)                0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.20       0.20 f
  U10_TX_CLK_DIV/U38/Y (NOR2BX1M)                         0.08       0.28 f
  U10_TX_CLK_DIV/U39/Y (OAI2B2X1M)                        0.09       0.38 r
  U10_TX_CLK_DIV/U40/Y (NAND4BX1M)                        0.05       0.43 f
  U10_TX_CLK_DIV/U46/Y (NOR2X1M)                          0.06       0.49 r
  U10_TX_CLK_DIV/U5/Y (OAI2B2X1M)                         0.06       0.54 f
  U10_TX_CLK_DIV/U10/Y (AND2X2M)                          0.08       0.63 f
  U10_TX_CLK_DIV/U12/Y (AO22X1M)                          0.15       0.78 f
  U10_TX_CLK_DIV/count_reg[2]/D (DFFRQX2M)                0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.20       0.20 f
  U10_TX_CLK_DIV/U38/Y (NOR2BX1M)                         0.08       0.28 f
  U10_TX_CLK_DIV/U39/Y (OAI2B2X1M)                        0.09       0.38 r
  U10_TX_CLK_DIV/U40/Y (NAND4BX1M)                        0.05       0.43 f
  U10_TX_CLK_DIV/U46/Y (NOR2X1M)                          0.06       0.49 r
  U10_TX_CLK_DIV/U5/Y (OAI2B2X1M)                         0.06       0.54 f
  U10_TX_CLK_DIV/U10/Y (AND2X2M)                          0.08       0.63 f
  U10_TX_CLK_DIV/U11/Y (AO22X1M)                          0.15       0.78 f
  U10_TX_CLK_DIV/count_reg[1]/D (DFFRQX2M)                0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.20       0.20 f
  U9_RX_CLK_DIV/U38/Y (NOR2BX1M)                          0.08       0.28 f
  U9_RX_CLK_DIV/U39/Y (OAI2B2X1M)                         0.09       0.38 r
  U9_RX_CLK_DIV/U40/Y (NAND4BX1M)                         0.05       0.43 f
  U9_RX_CLK_DIV/U46/Y (NOR2X1M)                           0.06       0.49 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.54 f
  U9_RX_CLK_DIV/U11/Y (AND2X2M)                           0.08       0.63 f
  U9_RX_CLK_DIV/U18/Y (AO22X1M)                           0.15       0.78 f
  U9_RX_CLK_DIV/count_reg[0]/D (DFFRQX2M)                 0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.20       0.20 f
  U9_RX_CLK_DIV/U38/Y (NOR2BX1M)                          0.08       0.28 f
  U9_RX_CLK_DIV/U39/Y (OAI2B2X1M)                         0.09       0.38 r
  U9_RX_CLK_DIV/U40/Y (NAND4BX1M)                         0.05       0.43 f
  U9_RX_CLK_DIV/U46/Y (NOR2X1M)                           0.06       0.49 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.54 f
  U9_RX_CLK_DIV/U11/Y (AND2X2M)                           0.08       0.63 f
  U9_RX_CLK_DIV/U16/Y (AO22X1M)                           0.15       0.78 f
  U9_RX_CLK_DIV/count_reg[5]/D (DFFRQX2M)                 0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.20       0.20 f
  U9_RX_CLK_DIV/U38/Y (NOR2BX1M)                          0.08       0.28 f
  U9_RX_CLK_DIV/U39/Y (OAI2B2X1M)                         0.09       0.38 r
  U9_RX_CLK_DIV/U40/Y (NAND4BX1M)                         0.05       0.43 f
  U9_RX_CLK_DIV/U46/Y (NOR2X1M)                           0.06       0.49 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.54 f
  U9_RX_CLK_DIV/U11/Y (AND2X2M)                           0.08       0.63 f
  U9_RX_CLK_DIV/U15/Y (AO22X1M)                           0.15       0.78 f
  U9_RX_CLK_DIV/count_reg[4]/D (DFFRQX2M)                 0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.20       0.20 f
  U9_RX_CLK_DIV/U38/Y (NOR2BX1M)                          0.08       0.28 f
  U9_RX_CLK_DIV/U39/Y (OAI2B2X1M)                         0.09       0.38 r
  U9_RX_CLK_DIV/U40/Y (NAND4BX1M)                         0.05       0.43 f
  U9_RX_CLK_DIV/U46/Y (NOR2X1M)                           0.06       0.49 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.54 f
  U9_RX_CLK_DIV/U11/Y (AND2X2M)                           0.08       0.63 f
  U9_RX_CLK_DIV/U14/Y (AO22X1M)                           0.15       0.78 f
  U9_RX_CLK_DIV/count_reg[3]/D (DFFRQX2M)                 0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.20       0.20 f
  U9_RX_CLK_DIV/U38/Y (NOR2BX1M)                          0.08       0.28 f
  U9_RX_CLK_DIV/U39/Y (OAI2B2X1M)                         0.09       0.38 r
  U9_RX_CLK_DIV/U40/Y (NAND4BX1M)                         0.05       0.43 f
  U9_RX_CLK_DIV/U46/Y (NOR2X1M)                           0.06       0.49 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.54 f
  U9_RX_CLK_DIV/U11/Y (AND2X2M)                           0.08       0.63 f
  U9_RX_CLK_DIV/U13/Y (AO22X1M)                           0.15       0.78 f
  U9_RX_CLK_DIV/count_reg[2]/D (DFFRQX2M)                 0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.20       0.20 f
  U9_RX_CLK_DIV/U38/Y (NOR2BX1M)                          0.08       0.28 f
  U9_RX_CLK_DIV/U39/Y (OAI2B2X1M)                         0.09       0.38 r
  U9_RX_CLK_DIV/U40/Y (NAND4BX1M)                         0.05       0.43 f
  U9_RX_CLK_DIV/U46/Y (NOR2X1M)                           0.06       0.49 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.54 f
  U9_RX_CLK_DIV/U11/Y (AND2X2M)                           0.08       0.63 f
  U9_RX_CLK_DIV/U12/Y (AO22X1M)                           0.15       0.78 f
  U9_RX_CLK_DIV/count_reg[1]/D (DFFRQX2M)                 0.00       0.78 f
  data arrival time                                                  0.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.06     271.03
  data required time                                               271.03
  --------------------------------------------------------------------------
  data required time                                               271.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                      270.25


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                 0.20       0.20 f
  U9_RX_CLK_DIV/U19/Y (INVX2M)                            0.04       0.24 r
  U9_RX_CLK_DIV/U50/Y (CLKNAND2X2M)                       0.04       0.28 f
  U9_RX_CLK_DIV/U51/Y (AOI22X1M)                          0.08       0.36 r
  U9_RX_CLK_DIV/U52/Y (NOR3X1M)                           0.02       0.38 f
  U9_RX_CLK_DIV/U58/Y (AND4X1M)                           0.11       0.49 f
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.08       0.57 r
  U9_RX_CLK_DIV/U10/Y (NOR2X2M)                           0.02       0.59 f
  U9_RX_CLK_DIV/U9/Y (CLKXOR2X2M)                         0.10       0.69 r
  U9_RX_CLK_DIV/div_clk_reg/D (DFFRQX2M)                  0.00       0.69 r
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.10     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                0.20       0.20 f
  U10_TX_CLK_DIV/U18/Y (INVX2M)                           0.04       0.24 r
  U10_TX_CLK_DIV/U50/Y (CLKNAND2X2M)                      0.04       0.28 f
  U10_TX_CLK_DIV/U51/Y (AOI22X1M)                         0.08       0.36 r
  U10_TX_CLK_DIV/U52/Y (NOR3X1M)                          0.02       0.38 f
  U10_TX_CLK_DIV/U58/Y (AND4X1M)                          0.11       0.49 f
  U10_TX_CLK_DIV/U5/Y (OAI2B2X1M)                         0.08       0.57 r
  U10_TX_CLK_DIV/U9/Y (NOR2X2M)                           0.02       0.59 f
  U10_TX_CLK_DIV/U8/Y (CLKXOR2X2M)                        0.10       0.69 r
  U10_TX_CLK_DIV/div_clk_reg/D (DFFRQX2M)                 0.00       0.69 r
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.10     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: U8_UART_RST_SYNC/sync_chain_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U8_UART_RST_SYNC/sync_chain_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U8_UART_RST_SYNC/sync_chain_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U8_UART_RST_SYNC/sync_chain_reg[1]/Q (DFFRQX2M)         0.18       0.18 f
  U8_UART_RST_SYNC/sync_chain_reg[0]/D (DFFRQX2M)         0.00       0.18 f
  data arrival time                                                  0.18

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U8_UART_RST_SYNC/sync_chain_reg[0]/CK (DFFRQX2M)        0.00     271.10 r
  library setup time                                     -0.06     271.04
  data required time                                               271.04
  --------------------------------------------------------------------------
  data required time                                               271.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                      270.86


1
