;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; RGB_B
RGB_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RGB_B__0__MASK EQU 0x08
RGB_B__0__PC EQU CYREG_PRT2_PC3
RGB_B__0__PORT EQU 2
RGB_B__0__SHIFT EQU 3
RGB_B__AG EQU CYREG_PRT2_AG
RGB_B__AMUX EQU CYREG_PRT2_AMUX
RGB_B__BIE EQU CYREG_PRT2_BIE
RGB_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_B__BYP EQU CYREG_PRT2_BYP
RGB_B__CTL EQU CYREG_PRT2_CTL
RGB_B__DM0 EQU CYREG_PRT2_DM0
RGB_B__DM1 EQU CYREG_PRT2_DM1
RGB_B__DM2 EQU CYREG_PRT2_DM2
RGB_B__DR EQU CYREG_PRT2_DR
RGB_B__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_B__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_B__MASK EQU 0x08
RGB_B__PORT EQU 2
RGB_B__PRT EQU CYREG_PRT2_PRT
RGB_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_B__PS EQU CYREG_PRT2_PS
RGB_B__SHIFT EQU 3
RGB_B__SLW EQU CYREG_PRT2_SLW

; RGB_G
RGB_G__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RGB_G__0__MASK EQU 0x10
RGB_G__0__PC EQU CYREG_PRT2_PC4
RGB_G__0__PORT EQU 2
RGB_G__0__SHIFT EQU 4
RGB_G__AG EQU CYREG_PRT2_AG
RGB_G__AMUX EQU CYREG_PRT2_AMUX
RGB_G__BIE EQU CYREG_PRT2_BIE
RGB_G__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_G__BYP EQU CYREG_PRT2_BYP
RGB_G__CTL EQU CYREG_PRT2_CTL
RGB_G__DM0 EQU CYREG_PRT2_DM0
RGB_G__DM1 EQU CYREG_PRT2_DM1
RGB_G__DM2 EQU CYREG_PRT2_DM2
RGB_G__DR EQU CYREG_PRT2_DR
RGB_G__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_G__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_G__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_G__MASK EQU 0x10
RGB_G__PORT EQU 2
RGB_G__PRT EQU CYREG_PRT2_PRT
RGB_G__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_G__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_G__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_G__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_G__PS EQU CYREG_PRT2_PS
RGB_G__SHIFT EQU 4
RGB_G__SLW EQU CYREG_PRT2_SLW

; RGB_R
RGB_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RGB_R__0__MASK EQU 0x20
RGB_R__0__PC EQU CYREG_PRT2_PC5
RGB_R__0__PORT EQU 2
RGB_R__0__SHIFT EQU 5
RGB_R__AG EQU CYREG_PRT2_AG
RGB_R__AMUX EQU CYREG_PRT2_AMUX
RGB_R__BIE EQU CYREG_PRT2_BIE
RGB_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_R__BYP EQU CYREG_PRT2_BYP
RGB_R__CTL EQU CYREG_PRT2_CTL
RGB_R__DM0 EQU CYREG_PRT2_DM0
RGB_R__DM1 EQU CYREG_PRT2_DM1
RGB_R__DM2 EQU CYREG_PRT2_DM2
RGB_R__DR EQU CYREG_PRT2_DR
RGB_R__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_R__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_R__MASK EQU 0x20
RGB_R__PORT EQU 2
RGB_R__PRT EQU CYREG_PRT2_PRT
RGB_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_R__PS EQU CYREG_PRT2_PS
RGB_R__SHIFT EQU 5
RGB_R__SLW EQU CYREG_PRT2_SLW

; LED_Red
LED_Red__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_Red__0__MASK EQU 0x40
LED_Red__0__PC EQU CYREG_PRT0_PC6
LED_Red__0__PORT EQU 0
LED_Red__0__SHIFT EQU 6
LED_Red__AG EQU CYREG_PRT0_AG
LED_Red__AMUX EQU CYREG_PRT0_AMUX
LED_Red__BIE EQU CYREG_PRT0_BIE
LED_Red__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_Red__BYP EQU CYREG_PRT0_BYP
LED_Red__CTL EQU CYREG_PRT0_CTL
LED_Red__DM0 EQU CYREG_PRT0_DM0
LED_Red__DM1 EQU CYREG_PRT0_DM1
LED_Red__DM2 EQU CYREG_PRT0_DM2
LED_Red__DR EQU CYREG_PRT0_DR
LED_Red__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_Red__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_Red__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_Red__MASK EQU 0x40
LED_Red__PORT EQU 0
LED_Red__PRT EQU CYREG_PRT0_PRT
LED_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_Red__PS EQU CYREG_PRT0_PS
LED_Red__SHIFT EQU 6
LED_Red__SLW EQU CYREG_PRT0_SLW

; PWM_CLK
PWM_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PWM_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PWM_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PWM_CLK__CFG2_SRC_SEL_MASK EQU 0x07
PWM_CLK__INDEX EQU 0x00
PWM_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_CLK__PM_ACT_MSK EQU 0x01
PWM_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_CLK__PM_STBY_MSK EQU 0x01

; PWM_Red
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_Red_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Red_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Red_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Red_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_Red_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Red_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Red_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Red_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Red_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Red_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_Red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Red_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_Red_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_Red_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_Red_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_Red_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_Red_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_Red_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_Red_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_Red_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Red_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_Red_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_Red_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_Red_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Red_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_Red_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_Red_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_Red_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
PWM_Red_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
PWM_Red_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_Red_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
PWM_Red_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
PWM_Red_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_Red_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_Red_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
PWM_Red_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

; BUTTON_1
BUTTON_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
BUTTON_1__0__MASK EQU 0x08
BUTTON_1__0__PC EQU CYREG_PRT0_PC3
BUTTON_1__0__PORT EQU 0
BUTTON_1__0__SHIFT EQU 3
BUTTON_1__AG EQU CYREG_PRT0_AG
BUTTON_1__AMUX EQU CYREG_PRT0_AMUX
BUTTON_1__BIE EQU CYREG_PRT0_BIE
BUTTON_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BUTTON_1__BYP EQU CYREG_PRT0_BYP
BUTTON_1__CTL EQU CYREG_PRT0_CTL
BUTTON_1__DM0 EQU CYREG_PRT0_DM0
BUTTON_1__DM1 EQU CYREG_PRT0_DM1
BUTTON_1__DM2 EQU CYREG_PRT0_DM2
BUTTON_1__DR EQU CYREG_PRT0_DR
BUTTON_1__INP_DIS EQU CYREG_PRT0_INP_DIS
BUTTON_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BUTTON_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BUTTON_1__LCD_EN EQU CYREG_PRT0_LCD_EN
BUTTON_1__MASK EQU 0x08
BUTTON_1__PORT EQU 0
BUTTON_1__PRT EQU CYREG_PRT0_PRT
BUTTON_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BUTTON_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BUTTON_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BUTTON_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BUTTON_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BUTTON_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BUTTON_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BUTTON_1__PS EQU CYREG_PRT0_PS
BUTTON_1__SHIFT EQU 3
BUTTON_1__SLW EQU CYREG_PRT0_SLW

; BUTTON_2
BUTTON_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
BUTTON_2__0__MASK EQU 0x10
BUTTON_2__0__PC EQU CYREG_PRT0_PC4
BUTTON_2__0__PORT EQU 0
BUTTON_2__0__SHIFT EQU 4
BUTTON_2__AG EQU CYREG_PRT0_AG
BUTTON_2__AMUX EQU CYREG_PRT0_AMUX
BUTTON_2__BIE EQU CYREG_PRT0_BIE
BUTTON_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BUTTON_2__BYP EQU CYREG_PRT0_BYP
BUTTON_2__CTL EQU CYREG_PRT0_CTL
BUTTON_2__DM0 EQU CYREG_PRT0_DM0
BUTTON_2__DM1 EQU CYREG_PRT0_DM1
BUTTON_2__DM2 EQU CYREG_PRT0_DM2
BUTTON_2__DR EQU CYREG_PRT0_DR
BUTTON_2__INP_DIS EQU CYREG_PRT0_INP_DIS
BUTTON_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BUTTON_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BUTTON_2__LCD_EN EQU CYREG_PRT0_LCD_EN
BUTTON_2__MASK EQU 0x10
BUTTON_2__PORT EQU 0
BUTTON_2__PRT EQU CYREG_PRT0_PRT
BUTTON_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BUTTON_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BUTTON_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BUTTON_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BUTTON_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BUTTON_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BUTTON_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BUTTON_2__PS EQU CYREG_PRT0_PS
BUTTON_2__SHIFT EQU 4
BUTTON_2__SLW EQU CYREG_PRT0_SLW

; PWM_Blue
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Blue_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Blue_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Blue_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Blue_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Blue_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_Blue_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Blue_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Blue_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Blue_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_Blue_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PWM_Blue_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Blue_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Blue_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Blue_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Blue_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Blue_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
PWM_Blue_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_Blue_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_Blue_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_Blue_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_Blue_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_Blue_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_Blue_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_Blue_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_Blue_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_Blue_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_Blue_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_Blue_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_Blue_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_Blue_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_Blue_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_Blue_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_Blue_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_Blue_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_Blue_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Blue_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; UART_LOG
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x01
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x02
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x02
UART_LOG_Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
UART_LOG_Rx__0__MASK EQU 0x40
UART_LOG_Rx__0__PC EQU CYREG_PRT12_PC6
UART_LOG_Rx__0__PORT EQU 12
UART_LOG_Rx__0__SHIFT EQU 6
UART_LOG_Rx__AG EQU CYREG_PRT12_AG
UART_LOG_Rx__BIE EQU CYREG_PRT12_BIE
UART_LOG_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_LOG_Rx__BYP EQU CYREG_PRT12_BYP
UART_LOG_Rx__DM0 EQU CYREG_PRT12_DM0
UART_LOG_Rx__DM1 EQU CYREG_PRT12_DM1
UART_LOG_Rx__DM2 EQU CYREG_PRT12_DM2
UART_LOG_Rx__DR EQU CYREG_PRT12_DR
UART_LOG_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_LOG_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_LOG_Rx__MASK EQU 0x40
UART_LOG_Rx__PORT EQU 12
UART_LOG_Rx__PRT EQU CYREG_PRT12_PRT
UART_LOG_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_LOG_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_LOG_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_LOG_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_LOG_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_LOG_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_LOG_Rx__PS EQU CYREG_PRT12_PS
UART_LOG_Rx__SHIFT EQU 6
UART_LOG_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_LOG_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_LOG_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_LOG_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_LOG_Rx__SLW EQU CYREG_PRT12_SLW
UART_LOG_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
UART_LOG_Tx__0__MASK EQU 0x80
UART_LOG_Tx__0__PC EQU CYREG_PRT12_PC7
UART_LOG_Tx__0__PORT EQU 12
UART_LOG_Tx__0__SHIFT EQU 7
UART_LOG_Tx__AG EQU CYREG_PRT12_AG
UART_LOG_Tx__BIE EQU CYREG_PRT12_BIE
UART_LOG_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_LOG_Tx__BYP EQU CYREG_PRT12_BYP
UART_LOG_Tx__DM0 EQU CYREG_PRT12_DM0
UART_LOG_Tx__DM1 EQU CYREG_PRT12_DM1
UART_LOG_Tx__DM2 EQU CYREG_PRT12_DM2
UART_LOG_Tx__DR EQU CYREG_PRT12_DR
UART_LOG_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_LOG_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_LOG_Tx__MASK EQU 0x80
UART_LOG_Tx__PORT EQU 12
UART_LOG_Tx__PRT EQU CYREG_PRT12_PRT
UART_LOG_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_LOG_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_LOG_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_LOG_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_LOG_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_LOG_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_LOG_Tx__PS EQU CYREG_PRT12_PS
UART_LOG_Tx__SHIFT EQU 7
UART_LOG_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_LOG_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_LOG_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_LOG_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_LOG_Tx__SLW EQU CYREG_PRT12_SLW
UART_LOG_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_LOG_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_LOG_TXInternalInterrupt__INTC_MASK EQU 0x01
UART_LOG_TXInternalInterrupt__INTC_NUMBER EQU 0
UART_LOG_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_LOG_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_LOG_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_LOG_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED_Green
LED_Green__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED_Green__0__MASK EQU 0x80
LED_Green__0__PC EQU CYREG_PRT0_PC7
LED_Green__0__PORT EQU 0
LED_Green__0__SHIFT EQU 7
LED_Green__AG EQU CYREG_PRT0_AG
LED_Green__AMUX EQU CYREG_PRT0_AMUX
LED_Green__BIE EQU CYREG_PRT0_BIE
LED_Green__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_Green__BYP EQU CYREG_PRT0_BYP
LED_Green__CTL EQU CYREG_PRT0_CTL
LED_Green__DM0 EQU CYREG_PRT0_DM0
LED_Green__DM1 EQU CYREG_PRT0_DM1
LED_Green__DM2 EQU CYREG_PRT0_DM2
LED_Green__DR EQU CYREG_PRT0_DR
LED_Green__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_Green__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_Green__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_Green__MASK EQU 0x80
LED_Green__PORT EQU 0
LED_Green__PRT EQU CYREG_PRT0_PRT
LED_Green__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_Green__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_Green__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_Green__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_Green__PS EQU CYREG_PRT0_PS
LED_Green__SHIFT EQU 7
LED_Green__SLW EQU CYREG_PRT0_SLW

; PWM_Green
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_Green_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Green_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Green_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Green_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_Green_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Green_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Green_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Green_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Green_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Green_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_Green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Green_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_Green_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_Green_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_Green_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_Green_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_Green_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_Green_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_Green_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_Green_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Green_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_Green_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_Green_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_Green_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Green_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Green_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Green_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Green_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Green_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Green_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Green_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Green_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Green_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Green_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Green_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Green_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

; LED_Yellow
LED_Yellow__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED_Yellow__0__MASK EQU 0x01
LED_Yellow__0__PC EQU CYREG_PRT2_PC0
LED_Yellow__0__PORT EQU 2
LED_Yellow__0__SHIFT EQU 0
LED_Yellow__AG EQU CYREG_PRT2_AG
LED_Yellow__AMUX EQU CYREG_PRT2_AMUX
LED_Yellow__BIE EQU CYREG_PRT2_BIE
LED_Yellow__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Yellow__BYP EQU CYREG_PRT2_BYP
LED_Yellow__CTL EQU CYREG_PRT2_CTL
LED_Yellow__DM0 EQU CYREG_PRT2_DM0
LED_Yellow__DM1 EQU CYREG_PRT2_DM1
LED_Yellow__DM2 EQU CYREG_PRT2_DM2
LED_Yellow__DR EQU CYREG_PRT2_DR
LED_Yellow__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Yellow__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Yellow__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Yellow__MASK EQU 0x01
LED_Yellow__PORT EQU 2
LED_Yellow__PRT EQU CYREG_PRT2_PRT
LED_Yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Yellow__PS EQU CYREG_PRT2_PS
LED_Yellow__SHIFT EQU 0
LED_Yellow__SLW EQU CYREG_PRT2_SLW

; S7D_Select
S7D_Select__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
S7D_Select__0__MASK EQU 0x20
S7D_Select__0__PC EQU CYREG_PRT3_PC5
S7D_Select__0__PORT EQU 3
S7D_Select__0__SHIFT EQU 5
S7D_Select__AG EQU CYREG_PRT3_AG
S7D_Select__AMUX EQU CYREG_PRT3_AMUX
S7D_Select__BIE EQU CYREG_PRT3_BIE
S7D_Select__BIT_MASK EQU CYREG_PRT3_BIT_MASK
S7D_Select__BYP EQU CYREG_PRT3_BYP
S7D_Select__CTL EQU CYREG_PRT3_CTL
S7D_Select__DM0 EQU CYREG_PRT3_DM0
S7D_Select__DM1 EQU CYREG_PRT3_DM1
S7D_Select__DM2 EQU CYREG_PRT3_DM2
S7D_Select__DR EQU CYREG_PRT3_DR
S7D_Select__INP_DIS EQU CYREG_PRT3_INP_DIS
S7D_Select__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
S7D_Select__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
S7D_Select__LCD_EN EQU CYREG_PRT3_LCD_EN
S7D_Select__MASK EQU 0x20
S7D_Select__PORT EQU 3
S7D_Select__PRT EQU CYREG_PRT3_PRT
S7D_Select__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
S7D_Select__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
S7D_Select__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
S7D_Select__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
S7D_Select__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
S7D_Select__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
S7D_Select__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
S7D_Select__PS EQU CYREG_PRT3_PS
S7D_Select__SHIFT EQU 5
S7D_Select__SLW EQU CYREG_PRT3_SLW

; isr_BUTTON
isr_BUTTON__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_BUTTON__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_BUTTON__INTC_MASK EQU 0x02
isr_BUTTON__INTC_NUMBER EQU 1
isr_BUTTON__INTC_PRIOR_NUM EQU 7
isr_BUTTON__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_BUTTON__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_BUTTON__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; S7D_Display
S7D_Display__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
S7D_Display__0__MASK EQU 0x01
S7D_Display__0__PC EQU CYREG_PRT1_PC0
S7D_Display__0__PORT EQU 1
S7D_Display__0__SHIFT EQU 0
S7D_Display__AG EQU CYREG_PRT1_AG
S7D_Display__AMUX EQU CYREG_PRT1_AMUX
S7D_Display__BIE EQU CYREG_PRT1_BIE
S7D_Display__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S7D_Display__BYP EQU CYREG_PRT1_BYP
S7D_Display__CTL EQU CYREG_PRT1_CTL
S7D_Display__DM0 EQU CYREG_PRT1_DM0
S7D_Display__DM1 EQU CYREG_PRT1_DM1
S7D_Display__DM2 EQU CYREG_PRT1_DM2
S7D_Display__DR EQU CYREG_PRT1_DR
S7D_Display__INP_DIS EQU CYREG_PRT1_INP_DIS
S7D_Display__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S7D_Display__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S7D_Display__LCD_EN EQU CYREG_PRT1_LCD_EN
S7D_Display__MASK EQU 0x01
S7D_Display__PORT EQU 1
S7D_Display__PRT EQU CYREG_PRT1_PRT
S7D_Display__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S7D_Display__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S7D_Display__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S7D_Display__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S7D_Display__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S7D_Display__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S7D_Display__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S7D_Display__PS EQU CYREG_PRT1_PS
S7D_Display__SHIFT EQU 0
S7D_Display__SLW EQU CYREG_PRT1_SLW

; S7D_SegmentA
S7D_SegmentA__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
S7D_SegmentA__0__MASK EQU 0x80
S7D_SegmentA__0__PC EQU CYREG_PRT1_PC7
S7D_SegmentA__0__PORT EQU 1
S7D_SegmentA__0__SHIFT EQU 7
S7D_SegmentA__AG EQU CYREG_PRT1_AG
S7D_SegmentA__AMUX EQU CYREG_PRT1_AMUX
S7D_SegmentA__BIE EQU CYREG_PRT1_BIE
S7D_SegmentA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S7D_SegmentA__BYP EQU CYREG_PRT1_BYP
S7D_SegmentA__CTL EQU CYREG_PRT1_CTL
S7D_SegmentA__DM0 EQU CYREG_PRT1_DM0
S7D_SegmentA__DM1 EQU CYREG_PRT1_DM1
S7D_SegmentA__DM2 EQU CYREG_PRT1_DM2
S7D_SegmentA__DR EQU CYREG_PRT1_DR
S7D_SegmentA__INP_DIS EQU CYREG_PRT1_INP_DIS
S7D_SegmentA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S7D_SegmentA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S7D_SegmentA__LCD_EN EQU CYREG_PRT1_LCD_EN
S7D_SegmentA__MASK EQU 0x80
S7D_SegmentA__PORT EQU 1
S7D_SegmentA__PRT EQU CYREG_PRT1_PRT
S7D_SegmentA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S7D_SegmentA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S7D_SegmentA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S7D_SegmentA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S7D_SegmentA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S7D_SegmentA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S7D_SegmentA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S7D_SegmentA__PS EQU CYREG_PRT1_PS
S7D_SegmentA__SHIFT EQU 7
S7D_SegmentA__SLW EQU CYREG_PRT1_SLW

; S7D_SegmentB
S7D_SegmentB__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
S7D_SegmentB__0__MASK EQU 0x40
S7D_SegmentB__0__PC EQU CYREG_PRT1_PC6
S7D_SegmentB__0__PORT EQU 1
S7D_SegmentB__0__SHIFT EQU 6
S7D_SegmentB__AG EQU CYREG_PRT1_AG
S7D_SegmentB__AMUX EQU CYREG_PRT1_AMUX
S7D_SegmentB__BIE EQU CYREG_PRT1_BIE
S7D_SegmentB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S7D_SegmentB__BYP EQU CYREG_PRT1_BYP
S7D_SegmentB__CTL EQU CYREG_PRT1_CTL
S7D_SegmentB__DM0 EQU CYREG_PRT1_DM0
S7D_SegmentB__DM1 EQU CYREG_PRT1_DM1
S7D_SegmentB__DM2 EQU CYREG_PRT1_DM2
S7D_SegmentB__DR EQU CYREG_PRT1_DR
S7D_SegmentB__INP_DIS EQU CYREG_PRT1_INP_DIS
S7D_SegmentB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S7D_SegmentB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S7D_SegmentB__LCD_EN EQU CYREG_PRT1_LCD_EN
S7D_SegmentB__MASK EQU 0x40
S7D_SegmentB__PORT EQU 1
S7D_SegmentB__PRT EQU CYREG_PRT1_PRT
S7D_SegmentB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S7D_SegmentB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S7D_SegmentB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S7D_SegmentB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S7D_SegmentB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S7D_SegmentB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S7D_SegmentB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S7D_SegmentB__PS EQU CYREG_PRT1_PS
S7D_SegmentB__SHIFT EQU 6
S7D_SegmentB__SLW EQU CYREG_PRT1_SLW

; S7D_SegmentC
S7D_SegmentC__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
S7D_SegmentC__0__MASK EQU 0x20
S7D_SegmentC__0__PC EQU CYREG_PRT1_PC5
S7D_SegmentC__0__PORT EQU 1
S7D_SegmentC__0__SHIFT EQU 5
S7D_SegmentC__AG EQU CYREG_PRT1_AG
S7D_SegmentC__AMUX EQU CYREG_PRT1_AMUX
S7D_SegmentC__BIE EQU CYREG_PRT1_BIE
S7D_SegmentC__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S7D_SegmentC__BYP EQU CYREG_PRT1_BYP
S7D_SegmentC__CTL EQU CYREG_PRT1_CTL
S7D_SegmentC__DM0 EQU CYREG_PRT1_DM0
S7D_SegmentC__DM1 EQU CYREG_PRT1_DM1
S7D_SegmentC__DM2 EQU CYREG_PRT1_DM2
S7D_SegmentC__DR EQU CYREG_PRT1_DR
S7D_SegmentC__INP_DIS EQU CYREG_PRT1_INP_DIS
S7D_SegmentC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S7D_SegmentC__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S7D_SegmentC__LCD_EN EQU CYREG_PRT1_LCD_EN
S7D_SegmentC__MASK EQU 0x20
S7D_SegmentC__PORT EQU 1
S7D_SegmentC__PRT EQU CYREG_PRT1_PRT
S7D_SegmentC__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S7D_SegmentC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S7D_SegmentC__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S7D_SegmentC__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S7D_SegmentC__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S7D_SegmentC__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S7D_SegmentC__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S7D_SegmentC__PS EQU CYREG_PRT1_PS
S7D_SegmentC__SHIFT EQU 5
S7D_SegmentC__SLW EQU CYREG_PRT1_SLW

; S7D_SegmentD
S7D_SegmentD__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
S7D_SegmentD__0__MASK EQU 0x10
S7D_SegmentD__0__PC EQU CYREG_PRT1_PC4
S7D_SegmentD__0__PORT EQU 1
S7D_SegmentD__0__SHIFT EQU 4
S7D_SegmentD__AG EQU CYREG_PRT1_AG
S7D_SegmentD__AMUX EQU CYREG_PRT1_AMUX
S7D_SegmentD__BIE EQU CYREG_PRT1_BIE
S7D_SegmentD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S7D_SegmentD__BYP EQU CYREG_PRT1_BYP
S7D_SegmentD__CTL EQU CYREG_PRT1_CTL
S7D_SegmentD__DM0 EQU CYREG_PRT1_DM0
S7D_SegmentD__DM1 EQU CYREG_PRT1_DM1
S7D_SegmentD__DM2 EQU CYREG_PRT1_DM2
S7D_SegmentD__DR EQU CYREG_PRT1_DR
S7D_SegmentD__INP_DIS EQU CYREG_PRT1_INP_DIS
S7D_SegmentD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S7D_SegmentD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S7D_SegmentD__LCD_EN EQU CYREG_PRT1_LCD_EN
S7D_SegmentD__MASK EQU 0x10
S7D_SegmentD__PORT EQU 1
S7D_SegmentD__PRT EQU CYREG_PRT1_PRT
S7D_SegmentD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S7D_SegmentD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S7D_SegmentD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S7D_SegmentD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S7D_SegmentD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S7D_SegmentD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S7D_SegmentD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S7D_SegmentD__PS EQU CYREG_PRT1_PS
S7D_SegmentD__SHIFT EQU 4
S7D_SegmentD__SLW EQU CYREG_PRT1_SLW

; S7D_SegmentE
S7D_SegmentE__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
S7D_SegmentE__0__MASK EQU 0x08
S7D_SegmentE__0__PC EQU CYREG_PRT1_PC3
S7D_SegmentE__0__PORT EQU 1
S7D_SegmentE__0__SHIFT EQU 3
S7D_SegmentE__AG EQU CYREG_PRT1_AG
S7D_SegmentE__AMUX EQU CYREG_PRT1_AMUX
S7D_SegmentE__BIE EQU CYREG_PRT1_BIE
S7D_SegmentE__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S7D_SegmentE__BYP EQU CYREG_PRT1_BYP
S7D_SegmentE__CTL EQU CYREG_PRT1_CTL
S7D_SegmentE__DM0 EQU CYREG_PRT1_DM0
S7D_SegmentE__DM1 EQU CYREG_PRT1_DM1
S7D_SegmentE__DM2 EQU CYREG_PRT1_DM2
S7D_SegmentE__DR EQU CYREG_PRT1_DR
S7D_SegmentE__INP_DIS EQU CYREG_PRT1_INP_DIS
S7D_SegmentE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S7D_SegmentE__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S7D_SegmentE__LCD_EN EQU CYREG_PRT1_LCD_EN
S7D_SegmentE__MASK EQU 0x08
S7D_SegmentE__PORT EQU 1
S7D_SegmentE__PRT EQU CYREG_PRT1_PRT
S7D_SegmentE__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S7D_SegmentE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S7D_SegmentE__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S7D_SegmentE__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S7D_SegmentE__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S7D_SegmentE__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S7D_SegmentE__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S7D_SegmentE__PS EQU CYREG_PRT1_PS
S7D_SegmentE__SHIFT EQU 3
S7D_SegmentE__SLW EQU CYREG_PRT1_SLW

; S7D_SegmentF
S7D_SegmentF__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
S7D_SegmentF__0__MASK EQU 0x04
S7D_SegmentF__0__PC EQU CYREG_PRT1_PC2
S7D_SegmentF__0__PORT EQU 1
S7D_SegmentF__0__SHIFT EQU 2
S7D_SegmentF__AG EQU CYREG_PRT1_AG
S7D_SegmentF__AMUX EQU CYREG_PRT1_AMUX
S7D_SegmentF__BIE EQU CYREG_PRT1_BIE
S7D_SegmentF__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S7D_SegmentF__BYP EQU CYREG_PRT1_BYP
S7D_SegmentF__CTL EQU CYREG_PRT1_CTL
S7D_SegmentF__DM0 EQU CYREG_PRT1_DM0
S7D_SegmentF__DM1 EQU CYREG_PRT1_DM1
S7D_SegmentF__DM2 EQU CYREG_PRT1_DM2
S7D_SegmentF__DR EQU CYREG_PRT1_DR
S7D_SegmentF__INP_DIS EQU CYREG_PRT1_INP_DIS
S7D_SegmentF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S7D_SegmentF__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S7D_SegmentF__LCD_EN EQU CYREG_PRT1_LCD_EN
S7D_SegmentF__MASK EQU 0x04
S7D_SegmentF__PORT EQU 1
S7D_SegmentF__PRT EQU CYREG_PRT1_PRT
S7D_SegmentF__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S7D_SegmentF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S7D_SegmentF__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S7D_SegmentF__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S7D_SegmentF__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S7D_SegmentF__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S7D_SegmentF__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S7D_SegmentF__PS EQU CYREG_PRT1_PS
S7D_SegmentF__SHIFT EQU 2
S7D_SegmentF__SLW EQU CYREG_PRT1_SLW

; S7D_SegmentG
S7D_SegmentG__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
S7D_SegmentG__0__MASK EQU 0x02
S7D_SegmentG__0__PC EQU CYREG_PRT1_PC1
S7D_SegmentG__0__PORT EQU 1
S7D_SegmentG__0__SHIFT EQU 1
S7D_SegmentG__AG EQU CYREG_PRT1_AG
S7D_SegmentG__AMUX EQU CYREG_PRT1_AMUX
S7D_SegmentG__BIE EQU CYREG_PRT1_BIE
S7D_SegmentG__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S7D_SegmentG__BYP EQU CYREG_PRT1_BYP
S7D_SegmentG__CTL EQU CYREG_PRT1_CTL
S7D_SegmentG__DM0 EQU CYREG_PRT1_DM0
S7D_SegmentG__DM1 EQU CYREG_PRT1_DM1
S7D_SegmentG__DM2 EQU CYREG_PRT1_DM2
S7D_SegmentG__DR EQU CYREG_PRT1_DR
S7D_SegmentG__INP_DIS EQU CYREG_PRT1_INP_DIS
S7D_SegmentG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S7D_SegmentG__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S7D_SegmentG__LCD_EN EQU CYREG_PRT1_LCD_EN
S7D_SegmentG__MASK EQU 0x02
S7D_SegmentG__PORT EQU 1
S7D_SegmentG__PRT EQU CYREG_PRT1_PRT
S7D_SegmentG__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S7D_SegmentG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S7D_SegmentG__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S7D_SegmentG__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S7D_SegmentG__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S7D_SegmentG__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S7D_SegmentG__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S7D_SegmentG__PS EQU CYREG_PRT1_PS
S7D_SegmentG__SHIFT EQU 1
S7D_SegmentG__SLW EQU CYREG_PRT1_SLW

; S7D_ControlReg
S7D_ControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
S7D_ControlReg_Sync_ctrl_reg__0__POS EQU 0
S7D_ControlReg_Sync_ctrl_reg__1__MASK EQU 0x02
S7D_ControlReg_Sync_ctrl_reg__1__POS EQU 1
S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
S7D_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
S7D_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
S7D_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
S7D_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
S7D_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
S7D_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
S7D_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
S7D_ControlReg_Sync_ctrl_reg__2__MASK EQU 0x04
S7D_ControlReg_Sync_ctrl_reg__2__POS EQU 2
S7D_ControlReg_Sync_ctrl_reg__3__MASK EQU 0x08
S7D_ControlReg_Sync_ctrl_reg__3__POS EQU 3
S7D_ControlReg_Sync_ctrl_reg__4__MASK EQU 0x10
S7D_ControlReg_Sync_ctrl_reg__4__POS EQU 4
S7D_ControlReg_Sync_ctrl_reg__5__MASK EQU 0x20
S7D_ControlReg_Sync_ctrl_reg__5__POS EQU 5
S7D_ControlReg_Sync_ctrl_reg__6__MASK EQU 0x40
S7D_ControlReg_Sync_ctrl_reg__6__POS EQU 6
S7D_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
S7D_ControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
S7D_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
S7D_ControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
S7D_ControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
S7D_ControlReg_Sync_ctrl_reg__MASK EQU 0x7F
S7D_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
S7D_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
S7D_ControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
