{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386512466065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386512466067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 12:21:05 2013 " "Processing started: Sun Dec  8 12:21:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386512466067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386512466067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemIR -c SystemIR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemIR -c SystemIR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386512466069 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386512466432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tipos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos " "Found design unit 1: tipos" {  } { { "tipos.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/tipos.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SystemIR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SystemIR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SystemIR-behavior " "Found design unit 1: SystemIR-behavior" {  } { { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467165 ""} { "Info" "ISGN_ENTITY_NAME" "1 SystemIR " "Found entity 1: SystemIR" {  } { { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registern-behavior " "Found design unit 1: registern-behavior" {  } { { "Registern.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Registern.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467166 ""} { "Info" "ISGN_ENTITY_NAME" "1 registern " "Found entity 1: registern" {  } { { "Registern.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Registern.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467173 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programcounter-SYN " "Found design unit 1: programcounter-SYN" {  } { { "ProgramCounter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProgramCounter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProgramCounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessorIR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProcessorIR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorIR-behavior " "Found design unit 1: ProcessorIR-behavior" {  } { { "ProcessorIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467178 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessorIR " "Found entity 1: ProcessorIR" {  } { { "ProcessorIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467178 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus II megafunction library" {  } { { "Mux.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1386512467180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behavior " "Found design unit 1: Mux-behavior" {  } { { "Mux.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavior " "Found design unit 1: CU-behavior" {  } { { "CU.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/CU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467182 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "Counter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-SYN " "Found design unit 1: addsub-SYN" {  } { { "Addsub.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Addsub.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addsub " "Found entity 1: Addsub" {  } { { "Addsub.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Addsub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512467185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512467185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SystemIR " "Elaborating entity \"SystemIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386512467608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Done SystemIR.vhd(44) " "Verilog HDL or VHDL warning at SystemIR.vhd(44): object \"Done\" assigned a value but never read" {  } { { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386512467635 "|SystemIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEMORY " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEMORY\"" {  } { { "SystemIR.vhd" "MEMORY" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512467694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/RAM.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/RAM.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386512468382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468383 ""}  } { { "RAM.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/RAM.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386512468383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/db/altsyncram_ish1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512468742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512468742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 RAM:MEMORY\|altsyncram:altsyncram_component\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"RAM:MEMORY\|altsyncram:altsyncram_component\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/matheus/Programas/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorIR ProcessorIR:PROC " "Elaborating entity \"ProcessorIR\" for hierarchy \"ProcessorIR:PROC\"" {  } { { "SystemIR.vhd" "PROC" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registern ProcessorIR:PROC\|registern:\\REGISTERS:6:RegisterBlocks " "Elaborating entity \"registern\" for hierarchy \"ProcessorIR:PROC\|registern:\\REGISTERS:6:RegisterBlocks\"" {  } { { "ProcessorIR.vhd" "\\REGISTERS:6:RegisterBlocks" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\"" {  } { { "ProcessorIR.vhd" "ProgramCounterBlock" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ProgramCounter.vhd" "LPM_COUNTER_component" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProgramCounter.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ProgramCounter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProgramCounter.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386512468991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512468991 ""}  } { { "ProgramCounter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProgramCounter.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386512468991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t0k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t0k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t0k " "Found entity 1: cntr_t0k" {  } { { "db/cntr_t0k.tdf" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/db/cntr_t0k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512469078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512469078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t0k ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\|lpm_counter:LPM_COUNTER_component\|cntr_t0k:auto_generated " "Elaborating entity \"cntr_t0k\" for hierarchy \"ProcessorIR:PROC\|ProgramCounter:ProgramCounterBlock\|lpm_counter:LPM_COUNTER_component\|cntr_t0k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/matheus/Programas/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registern ProcessorIR:PROC\|registern:IntructionRegister " "Elaborating entity \"registern\" for hierarchy \"ProcessorIR:PROC\|registern:IntructionRegister\"" {  } { { "ProcessorIR.vhd" "IntructionRegister" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux ProcessorIR:PROC\|Mux:Multiplexar " "Elaborating entity \"Mux\" for hierarchy \"ProcessorIR:PROC\|Mux:Multiplexar\"" {  } { { "ProcessorIR.vhd" "Multiplexar" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addsub ProcessorIR:PROC\|Addsub:AddSubBlock " "Elaborating entity \"Addsub\" for hierarchy \"ProcessorIR:PROC\|Addsub:AddSubBlock\"" {  } { { "ProcessorIR.vhd" "AddSubBlock" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ProcessorIR:PROC\|Addsub:AddSubBlock\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ProcessorIR:PROC\|Addsub:AddSubBlock\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Addsub.vhd" "LPM_ADD_SUB_component" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Addsub.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcessorIR:PROC\|Addsub:AddSubBlock\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ProcessorIR:PROC\|Addsub:AddSubBlock\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Addsub.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Addsub.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386512469172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcessorIR:PROC\|Addsub:AddSubBlock\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ProcessorIR:PROC\|Addsub:AddSubBlock\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469172 ""}  } { { "Addsub.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Addsub.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386512469172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3lg " "Found entity 1: add_sub_3lg" {  } { { "db/add_sub_3lg.tdf" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/db/add_sub_3lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512469273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512469273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3lg ProcessorIR:PROC\|Addsub:AddSubBlock\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_3lg:auto_generated " "Elaborating entity \"add_sub_3lg\" for hierarchy \"ProcessorIR:PROC\|Addsub:AddSubBlock\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_3lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/matheus/Programas/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU ProcessorIR:PROC\|CU:ControlUnityBlock " "Elaborating entity \"CU\" for hierarchy \"ProcessorIR:PROC\|CU:ControlUnityBlock\"" {  } { { "ProcessorIR.vhd" "ControlUnityBlock" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386512469304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1386512473210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386512474705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386512474705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "535 " "Implemented 535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386512476472 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386512476472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "500 " "Implemented 500 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386512476472 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1386512476472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386512476472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386512476491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 12:21:16 2013 " "Processing ended: Sun Dec  8 12:21:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386512476491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386512476491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386512476491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386512476491 ""}
