`timescale 1ns / 1ps

module CRC_top
(
    input				 clk           ,
    input				 rst_n         ,
    input   [31:0]       write_data    ,
    input                write_en_fifo ,
    input                read_en_fifo  ,
    
    input                wr_sop        ,
    input                wr_eop        ,
    input                wr_vld        ,
    input                write_arbition,
    input   [7:0]        memory_pick   ,  //RAMé€‰æ‹©ä¿¡å·
    input   [7:0]        address_ready ,  //RAMå°±ç»ªä¿¡å·
                                       
    output	wire [31:0]	 data_true     ,  //crcæ ¡éªŒç»“æŸè¾“å‡ºçš„æ•°æ?
    output	wire		 write_ready   ,  //crcæ­£ç¡®åè¯·æ±‚è¾“å‡ºæ•°æ®çš„ä¿¡å·ï¼?(history_memory_pick & address_ready)>0åæ‹‰ä½?
    output  wire [10:0]  data_size     ,
    output  wire [3:0]   dest_port     ,
    output  wire [9:0]   data_wait_time,
    output  wire [2:0]   data_priority ,
    output  wire         write_en_reg

);
    
wire  [31:0]         read_data ;
wire                 full      ;
wire                 empty     ;
wire  [10:0]         room_avail;
wire  [10:0]         data_avail;
wire  crc_true;
    

circular_queue
#(
    //----------------------------------
    // Parameter Declarations
    //----------------------------------
    .FIFO_PTR  (9     )       ,  //æŒ‡é’ˆ
    .FIFO_WIDTH(32     )       ,
    .FIFO_DEPTH(2048   )     
)
fifo_inst
(
    //----------------------------------
    // IO Declarations
    //----------------------------------
    .clk             (clk),
    .rst_n           (rst_n),
    .write_en_fifo   (write_en_fifo),
    .write_data      (write_data ),
    .read_en_fifo    (write_enable),
    .crc_true(crc_true),
    .crc_finish(crc_finish),
    .wr_sop        (wr_sop        ),
    .wr_eop        (wr_eop        ),
    .wr_vld        (wr_vld        ),
    .read_data       (read_data  ),
    .full            (full       ),
    .empty           (empty      )
);   
    
    
crc_new crc_new_inst
(
	.clk           (clk           ),
	.rst_n         (rst_n         ),
	.data_in       (read_data),
    .wr_sop        (wr_sop        ),
    .wr_eop        (wr_eop        ),
    .wr_vld        (wr_vld        ),
    .write_arbition(write_arbition),
    .memory_pick   (memory_pick   ),  //RAMé€‰æ‹©ä¿¡å·
    .address_ready (address_ready ),  //RAMå°±ç»ªä¿¡å·
                               
	.data_true     (data_true     ),  //crcæ ¡éªŒç»“æŸè¾“å‡ºçš„æ•°æ?
	.write_ready   (write_ready   ),  //crcæ­£ç¡®åè¯·æ±‚è¾“å‡ºæ•°æ®çš„ä¿¡å·ï¼?(history_memory_pick & address_ready)>0åæ‹‰ä½?
    .data_size     (data_size     ),
    .dest_port     (dest_port     ),
    .data_wait_time(data_wait_time),
    .data_priority (data_priority ),
    .write_enable  (write_en_reg  ),   //è¾“å‡ºåŒæ­¥ä½¿èƒ½
    .crc_true(crc_true),
    .crc_finish(crc_finish)
);   
    
       
    
    
endmodule
