/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [11:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [25:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~celloutsig_0_34z;
  assign celloutsig_0_41z = ~celloutsig_0_5z[6];
  assign celloutsig_0_3z = ~_00_;
  assign celloutsig_0_48z = ~_01_;
  assign celloutsig_1_2z = ~in_data[156];
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_0_9z = ~celloutsig_0_6z;
  assign celloutsig_0_30z = ~celloutsig_0_14z[6];
  assign celloutsig_1_18z = ~((celloutsig_1_14z | celloutsig_1_9z) & celloutsig_1_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_8z) & celloutsig_0_0z);
  assign celloutsig_0_67z = ~((celloutsig_0_23z | celloutsig_0_8z) & (celloutsig_0_65z | celloutsig_0_48z));
  assign celloutsig_0_37z = celloutsig_0_12z | ~(celloutsig_0_22z);
  assign celloutsig_0_65z = celloutsig_0_13z[7] | ~(_02_);
  assign celloutsig_1_14z = celloutsig_1_3z | ~(celloutsig_1_10z[9]);
  assign celloutsig_0_12z = _03_ | ~(celloutsig_0_4z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[94]);
  assign celloutsig_0_32z = celloutsig_0_30z ^ celloutsig_0_14z[0];
  reg [7:0] _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 8'h00;
    else _23_ <= { celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_37z };
  assign { _05_[7:6], _01_, _05_[4:0] } = _23_;
  reg [11:0] _24_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _24_ <= 12'h000;
    else _24_ <= { in_data[85:75], celloutsig_0_1z };
  assign { _04_[11:6], _03_, _04_[4:3], _02_, _04_[1], _00_ } = _24_;
  assign celloutsig_0_22z = { celloutsig_0_5z[2:0], celloutsig_0_4z } == { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } === { celloutsig_0_5z[0], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_13z[6], celloutsig_0_6z, celloutsig_0_1z } === { celloutsig_0_18z[11:10], celloutsig_0_22z };
  assign celloutsig_1_8z = celloutsig_1_4z[8:2] > { in_data[149:147], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_4z[8:1], celloutsig_1_8z } > celloutsig_1_4z;
  assign celloutsig_0_8z = { _04_[9:8], celloutsig_0_3z } > { _04_[10:9], celloutsig_0_3z };
  assign celloutsig_0_20z = celloutsig_0_11z[5:3] > celloutsig_0_13z[2:0];
  assign celloutsig_0_34z = { celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_9z } > celloutsig_0_14z[4:0];
  assign celloutsig_0_38z = ! { celloutsig_0_14z[6:1], celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_35z };
  assign celloutsig_0_21z = { celloutsig_0_14z[11:4], celloutsig_0_6z } < celloutsig_0_18z[11:3];
  assign celloutsig_0_0z = in_data[92] & ~(in_data[14]);
  assign celloutsig_0_66z = in_data[59] & ~(celloutsig_0_41z);
  assign celloutsig_0_6z = celloutsig_0_4z & ~(celloutsig_0_5z[2]);
  assign celloutsig_1_0z = in_data[143] & ~(in_data[185]);
  assign celloutsig_1_7z = celloutsig_1_4z[1] & ~(celloutsig_1_4z[7]);
  assign celloutsig_1_9z = celloutsig_1_4z[8] & ~(celloutsig_1_5z);
  assign celloutsig_0_23z = celloutsig_0_16z & ~(celloutsig_0_22z);
  assign celloutsig_0_25z = celloutsig_0_20z & ~(celloutsig_0_11z[0]);
  assign celloutsig_0_29z = celloutsig_0_7z & ~(celloutsig_0_22z);
  assign celloutsig_0_31z = celloutsig_0_11z[4] & ~(celloutsig_0_22z);
  assign celloutsig_1_4z = - { in_data[156:149], celloutsig_1_2z };
  assign celloutsig_0_14z = - { _04_[11:6], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_15z = - celloutsig_0_11z[4:2];
  assign celloutsig_0_18z = - { celloutsig_0_5z[6:2], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_1_10z = { in_data[109:107], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z } | in_data[183:174];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z } | { in_data[37:32], celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_14z[8:2], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z } | { _04_[11:6], _03_, _04_[4:3], _02_, _04_[1], _00_, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_5z = celloutsig_1_0z & celloutsig_1_4z[8];
  assign celloutsig_0_4z = | in_data[88:80];
  assign celloutsig_0_16z = | celloutsig_0_5z[6:4];
  assign celloutsig_0_33z = | { celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_17z[10], celloutsig_0_1z, in_data[88:80] };
  assign celloutsig_0_5z = in_data[50:44] >>> { in_data[6:4], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_13z = { _04_[9:6], _03_, _04_[4:3], _02_, celloutsig_0_4z } >>> { in_data[21:15], celloutsig_0_6z, celloutsig_0_12z };
  assign { _04_[5], _04_[2], _04_[0] } = { _03_, _02_, _00_ };
  assign _05_[5] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
