# system info dircc_node on 2017.04.11.18:05:43
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1491930334
#
#
# Files generated for dircc_node on 2017.04.11.18:05:43
files:
filepath,kind,attributes,module,is_top
simulation/dircc_node.v,VERILOG,,dircc_node,true
simulation/submodules/dircc_address_gen.sv,SYSTEM_VERILOG,,dircc_address_gen,false
simulation/submodules/dircc_node_processing.v,VERILOG,,dircc_node_processing,false
simulation/submodules/dircc_node_routing.v,VERILOG,,dircc_node_routing,false
simulation/submodules/dircc_node_avalon_st_adapter.v,VERILOG,,dircc_node_avalon_st_adapter,false
simulation/submodules/dircc_node_avalon_st_adapter_001.v,VERILOG,,dircc_node_avalon_st_adapter_001,false
simulation/submodules/conduit_avalon_mm_bridge.v,VERILOG,,conduit_avalon_mm_bridge,false
simulation/submodules/dircc_node_processing_cpu.v,VERILOG,,dircc_node_processing_cpu,false
simulation/submodules/dircc_node_processing_fifo_in.sdc,SDC,,dircc_node_processing_fifo_in,false
simulation/submodules/dircc_node_processing_fifo_in.v,VERILOG,,dircc_node_processing_fifo_in,false
simulation/submodules/dircc_node_processing_fifo_out.sdc,SDC,,dircc_node_processing_fifo_out,false
simulation/submodules/dircc_node_processing_fifo_out.v,VERILOG,,dircc_node_processing_fifo_out,false
simulation/submodules/dircc_node_processing_jtag_uart.v,VERILOG,,dircc_node_processing_jtag_uart,false
simulation/submodules/dircc_node_processing_mem.hex,HEX,,dircc_node_processing_mem,false
simulation/submodules/dircc_node_processing_mem.v,VERILOG,,dircc_node_processing_mem,false
simulation/submodules/dircc_node_processing_timer.v,VERILOG,,dircc_node_processing_timer,false
simulation/submodules/dircc_node_processing_mm_interconnect_0.v,VERILOG,,dircc_node_processing_mm_interconnect_0,false
simulation/submodules/dircc_node_processing_irq_mapper.sv,SYSTEM_VERILOG,,dircc_node_processing_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/dircc_node_routing_input_mux.sv,SYSTEM_VERILOG,,dircc_node_routing_input_mux,false
simulation/submodules/dircc_node_routing_output_demux.sv,SYSTEM_VERILOG,,dircc_node_routing_output_demux,false
simulation/submodules/dircc_router.sv,SYSTEM_VERILOG,,dircc_router,false
simulation/submodules/dircc_node_routing_avalon_st_adapter.v,VERILOG,,dircc_node_routing_avalon_st_adapter,false
simulation/submodules/dircc_node_routing_avalon_st_adapter_001.v,VERILOG,,dircc_node_routing_avalon_st_adapter_001,false
simulation/submodules/dircc_node_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,dircc_node_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/dircc_node_avalon_st_adapter_001_timing_adapter_0.sv,SYSTEM_VERILOG,,dircc_node_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/dircc_node_avalon_st_adapter_001_timing_adapter_0_fifo.sv,SYSTEM_VERILOG,,dircc_node_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/dircc_node_processing_cpu_cpu_ociram_default_contents.dat,DAT,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_rf_ram_b.hex,HEX,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_nios2_waves.do,OTHER,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_ociram_default_contents.mif,MIF,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_rf_ram_b.dat,DAT,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_debug_slave_sysclk.v,VERILOG,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_test_bench.v,VERILOG,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_rf_ram_a.hex,HEX,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_rf_ram_a.dat,DAT,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_debug_slave_wrapper.v,VERILOG,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_debug_slave_tck.v,VERILOG,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_rf_ram_a.mif,MIF,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu.sdc,SDC,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_rf_ram_b.mif,MIF,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu.v,VERILOG,,dircc_node_processing_cpu_cpu,false
simulation/submodules/dircc_node_processing_cpu_cpu_ociram_default_contents.hex,HEX,,dircc_node_processing_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_router,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_router_001,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_router_002,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_router_003,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_cmd_demux,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_cmd_mux,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_rsp_demux,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_rsp_mux,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,dircc_node_processing_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/dircc_node_routing_avalon_st_adapter_channel_adapter_0.sv,SYSTEM_VERILOG,,dircc_node_routing_avalon_st_adapter_channel_adapter_0,false
simulation/submodules/dircc_node_routing_avalon_st_adapter_001_channel_adapter_0.sv,SYSTEM_VERILOG,,dircc_node_routing_avalon_st_adapter_001_channel_adapter_0,false
simulation/submodules/dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dircc_node.dircc_address,dircc_address_gen
dircc_node.processing,dircc_node_processing
dircc_node.processing.conduit_avalon_mm_bridge_0,conduit_avalon_mm_bridge
dircc_node.processing.cpu,dircc_node_processing_cpu
dircc_node.processing.cpu.cpu,dircc_node_processing_cpu_cpu
dircc_node.processing.fifo_in,dircc_node_processing_fifo_in
dircc_node.processing.fifo_out,dircc_node_processing_fifo_out
dircc_node.processing.jtag_uart,dircc_node_processing_jtag_uart
dircc_node.processing.mem,dircc_node_processing_mem
dircc_node.processing.timer,dircc_node_processing_timer
dircc_node.processing.mm_interconnect_0,dircc_node_processing_mm_interconnect_0
dircc_node.processing.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
dircc_node.processing.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
dircc_node.processing.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.fifo_out_in_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.fifo_out_in_csr_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.fifo_in_in_csr_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.fifo_in_out_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.conduit_avalon_mm_bridge_0_out_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.mem_s1_translator,altera_merlin_slave_translator
dircc_node.processing.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
dircc_node.processing.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
dircc_node.processing.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.fifo_out_in_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.fifo_out_in_csr_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.fifo_in_in_csr_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.fifo_in_out_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.conduit_avalon_mm_bridge_0_out_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.mem_s1_agent,altera_merlin_slave_agent
dircc_node.processing.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.fifo_out_in_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.fifo_out_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.fifo_in_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.fifo_in_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.fifo_in_out_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.conduit_avalon_mm_bridge_0_out_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.mem_s1_agent_rsp_fifo,altera_avalon_sc_fifo
dircc_node.processing.mm_interconnect_0.router,dircc_node_processing_mm_interconnect_0_router
dircc_node.processing.mm_interconnect_0.router_001,dircc_node_processing_mm_interconnect_0_router_001
dircc_node.processing.mm_interconnect_0.router_002,dircc_node_processing_mm_interconnect_0_router_002
dircc_node.processing.mm_interconnect_0.router_004,dircc_node_processing_mm_interconnect_0_router_002
dircc_node.processing.mm_interconnect_0.router_005,dircc_node_processing_mm_interconnect_0_router_002
dircc_node.processing.mm_interconnect_0.router_006,dircc_node_processing_mm_interconnect_0_router_002
dircc_node.processing.mm_interconnect_0.router_007,dircc_node_processing_mm_interconnect_0_router_002
dircc_node.processing.mm_interconnect_0.router_008,dircc_node_processing_mm_interconnect_0_router_002
dircc_node.processing.mm_interconnect_0.router_009,dircc_node_processing_mm_interconnect_0_router_002
dircc_node.processing.mm_interconnect_0.router_003,dircc_node_processing_mm_interconnect_0_router_003
dircc_node.processing.mm_interconnect_0.router_010,dircc_node_processing_mm_interconnect_0_router_003
dircc_node.processing.mm_interconnect_0.cmd_demux,dircc_node_processing_mm_interconnect_0_cmd_demux
dircc_node.processing.mm_interconnect_0.cmd_demux_001,dircc_node_processing_mm_interconnect_0_cmd_demux_001
dircc_node.processing.mm_interconnect_0.rsp_demux_001,dircc_node_processing_mm_interconnect_0_cmd_demux_001
dircc_node.processing.mm_interconnect_0.rsp_demux_008,dircc_node_processing_mm_interconnect_0_cmd_demux_001
dircc_node.processing.mm_interconnect_0.cmd_mux,dircc_node_processing_mm_interconnect_0_cmd_mux
dircc_node.processing.mm_interconnect_0.cmd_mux_002,dircc_node_processing_mm_interconnect_0_cmd_mux
dircc_node.processing.mm_interconnect_0.cmd_mux_003,dircc_node_processing_mm_interconnect_0_cmd_mux
dircc_node.processing.mm_interconnect_0.cmd_mux_004,dircc_node_processing_mm_interconnect_0_cmd_mux
dircc_node.processing.mm_interconnect_0.cmd_mux_005,dircc_node_processing_mm_interconnect_0_cmd_mux
dircc_node.processing.mm_interconnect_0.cmd_mux_006,dircc_node_processing_mm_interconnect_0_cmd_mux
dircc_node.processing.mm_interconnect_0.cmd_mux_007,dircc_node_processing_mm_interconnect_0_cmd_mux
dircc_node.processing.mm_interconnect_0.cmd_mux_001,dircc_node_processing_mm_interconnect_0_cmd_mux_001
dircc_node.processing.mm_interconnect_0.cmd_mux_008,dircc_node_processing_mm_interconnect_0_cmd_mux_001
dircc_node.processing.mm_interconnect_0.rsp_demux,dircc_node_processing_mm_interconnect_0_rsp_demux
dircc_node.processing.mm_interconnect_0.rsp_demux_002,dircc_node_processing_mm_interconnect_0_rsp_demux
dircc_node.processing.mm_interconnect_0.rsp_demux_003,dircc_node_processing_mm_interconnect_0_rsp_demux
dircc_node.processing.mm_interconnect_0.rsp_demux_004,dircc_node_processing_mm_interconnect_0_rsp_demux
dircc_node.processing.mm_interconnect_0.rsp_demux_005,dircc_node_processing_mm_interconnect_0_rsp_demux
dircc_node.processing.mm_interconnect_0.rsp_demux_006,dircc_node_processing_mm_interconnect_0_rsp_demux
dircc_node.processing.mm_interconnect_0.rsp_demux_007,dircc_node_processing_mm_interconnect_0_rsp_demux
dircc_node.processing.mm_interconnect_0.rsp_mux,dircc_node_processing_mm_interconnect_0_rsp_mux
dircc_node.processing.mm_interconnect_0.rsp_mux_001,dircc_node_processing_mm_interconnect_0_rsp_mux_001
dircc_node.processing.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
dircc_node.processing.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
dircc_node.processing.mm_interconnect_0.avalon_st_adapter,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_001,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_002,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_003,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_004,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_005,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_006,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_007,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_008,dircc_node_processing_mm_interconnect_0_avalon_st_adapter
dircc_node.processing.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,dircc_node_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dircc_node.processing.irq_mapper,dircc_node_processing_irq_mapper
dircc_node.processing.rst_controller,altera_reset_controller
dircc_node.routing,dircc_node_routing
dircc_node.routing.input_fifo_east,altera_avalon_sc_fifo
dircc_node.routing.input_fifo_north,altera_avalon_sc_fifo
dircc_node.routing.input_fifo_south,altera_avalon_sc_fifo
dircc_node.routing.input_fifo_west,altera_avalon_sc_fifo
dircc_node.routing.input_mux,dircc_node_routing_input_mux
dircc_node.routing.output_demux,dircc_node_routing_output_demux
dircc_node.routing.router,dircc_router
dircc_node.routing.avalon_st_adapter,dircc_node_routing_avalon_st_adapter
dircc_node.routing.avalon_st_adapter.channel_adapter_0,dircc_node_routing_avalon_st_adapter_channel_adapter_0
dircc_node.routing.avalon_st_adapter_001,dircc_node_routing_avalon_st_adapter_001
dircc_node.routing.avalon_st_adapter_001.channel_adapter_0,dircc_node_routing_avalon_st_adapter_001_channel_adapter_0
dircc_node.avalon_st_adapter,dircc_node_avalon_st_adapter
dircc_node.avalon_st_adapter.timing_adapter_0,dircc_node_avalon_st_adapter_timing_adapter_0
dircc_node.avalon_st_adapter_001,dircc_node_avalon_st_adapter_001
dircc_node.avalon_st_adapter_001.timing_adapter_0,dircc_node_avalon_st_adapter_001_timing_adapter_0
