
CAN_communication_exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b28  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  08008cb8  08008cb8  00018cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e4c  08008e4c  0002014c  2**0
                  CONTENTS
  4 .ARM          00000008  08008e4c  08008e4c  00018e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e54  08008e54  0002014c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e54  08008e54  00018e54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e58  08008e58  00018e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  08008e5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002014c  2**0
                  CONTENTS
 10 .bss          00001db0  2000014c  2000014c  0002014c  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  20001efc  20001efc  0002014c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000fe35  00000000  00000000  000201bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003043  00000000  00000000  0002fff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ce8  00000000  00000000  00033038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000987  00000000  00000000  00033d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023466  00000000  00000000  000346a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000116e1  00000000  00000000  00057b0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c6769  00000000  00000000  000691ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003878  00000000  00000000  0012f958  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  001331d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ca0 	.word	0x08008ca0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	08008ca0 	.word	0x08008ca0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_CAN_RxFifo0MsgPendingCallback>:
//extern CAN_HandleTypeDef hcan2;

uint8_t data[8];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08a      	sub	sp, #40	; 0x28
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	  CAN_RxHeaderTypeDef rxPHead = {0};
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
 8000592:	611a      	str	r2, [r3, #16]
 8000594:	615a      	str	r2, [r3, #20]
 8000596:	619a      	str	r2, [r3, #24]
	  HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxPHead, data);
 8000598:	f107 020c 	add.w	r2, r7, #12
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800059e:	2100      	movs	r1, #0
 80005a0:	4806      	ldr	r0, [pc, #24]	; (80005bc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80005a2:	f001 f845 	bl	8001630 <HAL_CAN_GetRxMessage>
//	  HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &rxPHead, data);
	  CDC_Transmit_FS(data, 8);
 80005a6:	2108      	movs	r1, #8
 80005a8:	4803      	ldr	r0, [pc, #12]	; (80005b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80005aa:	f007 fa67 	bl	8007a7c <CDC_Transmit_FS>
//	  CDC_Transmit_FS(rxPHead.IDE, 4);

}
 80005ae:	bf00      	nop
 80005b0:	3728      	adds	r7, #40	; 0x28
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000168 	.word	0x20000168
 80005bc:	20000174 	.word	0x20000174

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b590      	push	{r4, r7, lr}
 80005c2:	b0a3      	sub	sp, #140	; 0x8c
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c6:	f000 fc59 	bl	8000e7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ca:	f000 f98d 	bl	80008e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ce:	f000 fa43 	bl	8000a58 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80005d2:	f007 f977 	bl	80078c4 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 80005d6:	e005      	b.n	80005e4 <main+0x24>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005de:	48b8      	ldr	r0, [pc, #736]	; (80008c0 <main+0x300>)
 80005e0:	f001 fe54 	bl	800228c <HAL_GPIO_WritePin>
  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 80005e4:	2101      	movs	r1, #1
 80005e6:	48b7      	ldr	r0, [pc, #732]	; (80008c4 <main+0x304>)
 80005e8:	f001 fe38 	bl	800225c <HAL_GPIO_ReadPin>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f2      	beq.n	80005d8 <main+0x18>
  }
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80005f2:	2200      	movs	r2, #0
 80005f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005f8:	48b1      	ldr	r0, [pc, #708]	; (80008c0 <main+0x300>)
 80005fa:	f001 fe47 	bl	800228c <HAL_GPIO_WritePin>

  uint32_t PRE[4] = {42, 210, 84, 21};
 80005fe:	4bb2      	ldr	r3, [pc, #712]	; (80008c8 <main+0x308>)
 8000600:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000604:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000606:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint8_t i;
  for(i = 0; i < 5; i++){
 800060a:	2300      	movs	r3, #0
 800060c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8000610:	e063      	b.n	80006da <main+0x11a>
	  if(IRQRX1 == 0 && IRQRX0 == 0){
 8000612:	4bae      	ldr	r3, [pc, #696]	; (80008cc <main+0x30c>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	d12b      	bne.n	8000674 <main+0xb4>
 800061c:	4bac      	ldr	r3, [pc, #688]	; (80008d0 <main+0x310>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	b2db      	uxtb	r3, r3
 8000622:	2b00      	cmp	r3, #0
 8000624:	d126      	bne.n	8000674 <main+0xb4>
		  if(i == 0){
 8000626:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800062a:	2b00      	cmp	r3, #0
 800062c:	d10c      	bne.n	8000648 <main+0x88>
			  MX_CAN1_Init(PRE[0], CAN_MODE_SILENT);
 800062e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000630:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8000634:	4618      	mov	r0, r3
 8000636:	f000 f9c1 	bl	80009bc <MX_CAN1_Init>
			  HAL_CAN_Start(&hcan1);
 800063a:	48a6      	ldr	r0, [pc, #664]	; (80008d4 <main+0x314>)
 800063c:	f000 fe90 	bl	8001360 <HAL_CAN_Start>
			  HAL_Delay(100);
 8000640:	2064      	movs	r0, #100	; 0x64
 8000642:	f000 fc8d 	bl	8000f60 <HAL_Delay>
		  if(i == 0){
 8000646:	e043      	b.n	80006d0 <main+0x110>
		  }else{
//			  HAL_GPIO_LockPin(GPIOD, GPIO_PIN_0);
//			  HAL_GPIO_LockPin(GPIOD, GPIO_PIN_1);
			  HAL_CAN_Stop(&hcan1);
 8000648:	48a2      	ldr	r0, [pc, #648]	; (80008d4 <main+0x314>)
 800064a:	f000 fecd 	bl	80013e8 <HAL_CAN_Stop>
//			  HAL_Delay(100);
			  MX_CAN1_Init(PRE[i], CAN_MODE_SILENT);
 800064e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	3388      	adds	r3, #136	; 0x88
 8000656:	443b      	add	r3, r7
 8000658:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800065c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8000660:	4618      	mov	r0, r3
 8000662:	f000 f9ab 	bl	80009bc <MX_CAN1_Init>
			  HAL_CAN_Start(&hcan1);
 8000666:	489b      	ldr	r0, [pc, #620]	; (80008d4 <main+0x314>)
 8000668:	f000 fe7a 	bl	8001360 <HAL_CAN_Start>
			  HAL_Delay(100);
 800066c:	2064      	movs	r0, #100	; 0x64
 800066e:	f000 fc77 	bl	8000f60 <HAL_Delay>
		  if(i == 0){
 8000672:	e02d      	b.n	80006d0 <main+0x110>
		  }
	  }else{
		  if(IRQRX1 == 1 || IRQRX0 == 1){
 8000674:	4b95      	ldr	r3, [pc, #596]	; (80008cc <main+0x30c>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	b2db      	uxtb	r3, r3
 800067a:	2b01      	cmp	r3, #1
 800067c:	d004      	beq.n	8000688 <main+0xc8>
 800067e:	4b94      	ldr	r3, [pc, #592]	; (80008d0 <main+0x310>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	b2db      	uxtb	r3, r3
 8000684:	2b01      	cmp	r3, #1
 8000686:	d123      	bne.n	80006d0 <main+0x110>
			  char str[42];
			  sprintf(str, "BAUDRATE DETECTED WITH PRESCALER OF %ld\n", PRE[i-1]);
 8000688:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800068c:	3b01      	subs	r3, #1
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	3388      	adds	r3, #136	; 0x88
 8000692:	443b      	add	r3, r7
 8000694:	f853 2c14 	ldr.w	r2, [r3, #-20]
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	498f      	ldr	r1, [pc, #572]	; (80008d8 <main+0x318>)
 800069c:	4618      	mov	r0, r3
 800069e:	f007 fe5b 	bl	8008358 <siprintf>
			  CDC_Transmit_FS((uint8_t*)str, strlen(str));
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	4618      	mov	r0, r3
 80006a6:	f7ff fd93 	bl	80001d0 <strlen>
 80006aa:	4603      	mov	r3, r0
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	4611      	mov	r1, r2
 80006b2:	4618      	mov	r0, r3
 80006b4:	f007 f9e2 	bl	8007a7c <CDC_Transmit_FS>
			  HAL_CAN_Stop(&hcan1);
 80006b8:	4886      	ldr	r0, [pc, #536]	; (80008d4 <main+0x314>)
 80006ba:	f000 fe95 	bl	80013e8 <HAL_CAN_Stop>
//			  MX_CAN1_Init(PRE[i], CAN_MODE_NORMAL);
			  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80006be:	4b85      	ldr	r3, [pc, #532]	; (80008d4 <main+0x314>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
			  HAL_CAN_Init(&hcan1);
 80006c4:	4883      	ldr	r0, [pc, #524]	; (80008d4 <main+0x314>)
 80006c6:	f000 fc6f 	bl	8000fa8 <HAL_CAN_Init>
			  HAL_CAN_Start(&hcan1);
 80006ca:	4882      	ldr	r0, [pc, #520]	; (80008d4 <main+0x314>)
 80006cc:	f000 fe48 	bl	8001360 <HAL_CAN_Start>
  for(i = 0; i < 5; i++){
 80006d0:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80006d4:	3301      	adds	r3, #1
 80006d6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80006da:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80006de:	2b04      	cmp	r3, #4
 80006e0:	d997      	bls.n	8000612 <main+0x52>

		  }
	  }
  }

  if(IRQRX1 == 0 && IRQRX0 == 0){
 80006e2:	4b7a      	ldr	r3, [pc, #488]	; (80008cc <main+0x30c>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d10a      	bne.n	8000702 <main+0x142>
 80006ec:	4b78      	ldr	r3, [pc, #480]	; (80008d0 <main+0x310>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d105      	bne.n	8000702 <main+0x142>
	  CDC_Transmit_FS((uint8_t*)"ERROR DETECTING BAUDRATE", 24);
 80006f6:	2118      	movs	r1, #24
 80006f8:	4878      	ldr	r0, [pc, #480]	; (80008dc <main+0x31c>)
 80006fa:	f007 f9bf 	bl	8007a7c <CDC_Transmit_FS>
	  Error_Handler();
 80006fe:	f000 fa0b 	bl	8000b18 <Error_Handler>

//    **Transmit**
//  **PIDs Supported**
  uint32_t mailbox;
  CAN_TxHeaderTypeDef pHead;
  pHead.StdId = 0x7DF;
 8000702:	f240 73df 	movw	r3, #2015	; 0x7df
 8000706:	65bb      	str	r3, [r7, #88]	; 0x58
  pHead.IDE = CAN_ID_STD;
 8000708:	2300      	movs	r3, #0
 800070a:	663b      	str	r3, [r7, #96]	; 0x60
  pHead.RTR = CAN_RTR_DATA;
 800070c:	2300      	movs	r3, #0
 800070e:	667b      	str	r3, [r7, #100]	; 0x64
  pHead.DLC = 8;
 8000710:	2308      	movs	r3, #8
 8000712:	66bb      	str	r3, [r7, #104]	; 0x68

  uint8_t data[] = {0x02, 0x01, 0x00, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA};
 8000714:	4a72      	ldr	r2, [pc, #456]	; (80008e0 <main+0x320>)
 8000716:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800071a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800071e:	e883 0003 	stmia.w	r3, {r0, r1}

  CAN_TxHeaderTypeDef TPpHead;
  TPpHead.StdId = 0x700;
 8000722:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000726:	63bb      	str	r3, [r7, #56]	; 0x38
  TPpHead.IDE = CAN_ID_STD;
 8000728:	2300      	movs	r3, #0
 800072a:	643b      	str	r3, [r7, #64]	; 0x40
  TPpHead.RTR = CAN_RTR_DATA;
 800072c:	2300      	movs	r3, #0
 800072e:	647b      	str	r3, [r7, #68]	; 0x44
  TPpHead.DLC = 8;
 8000730:	2308      	movs	r3, #8
 8000732:	64bb      	str	r3, [r7, #72]	; 0x48

  HAL_Delay(500);
 8000734:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000738:	f000 fc12 	bl	8000f60 <HAL_Delay>

  uint8_t TP_data[] = {0x02, 0x3E, 0x00, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA};
 800073c:	4a69      	ldr	r2, [pc, #420]	; (80008e4 <main+0x324>)
 800073e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000742:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000746:	e883 0003 	stmia.w	r3, {r0, r1}
//  uint8_t readVin_Req[] = {0x04, 0x22, 0xF1, 0x90, 0x00, 0x00, 0x00, 0x00};

  HAL_Delay(500);
 800074a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800074e:	f000 fc07 	bl	8000f60 <HAL_Delay>

//  **Tester Present**
  HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000752:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000756:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800075a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800075e:	485d      	ldr	r0, [pc, #372]	; (80008d4 <main+0x314>)
 8000760:	f000 fe8b 	bl	800147a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(01-20)**
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000764:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000768:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800076c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000770:	4858      	ldr	r0, [pc, #352]	; (80008d4 <main+0x314>)
 8000772:	f000 fe82 	bl	800147a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 8000776:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800077a:	f000 fbf1 	bl	8000f60 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 800077e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000782:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000786:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800078a:	4852      	ldr	r0, [pc, #328]	; (80008d4 <main+0x314>)
 800078c:	f000 fe75 	bl	800147a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(21-40)**
  data[2] = 0x20;
 8000790:	2320      	movs	r3, #32
 8000792:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000796:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800079a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800079e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80007a2:	484c      	ldr	r0, [pc, #304]	; (80008d4 <main+0x314>)
 80007a4:	f000 fe69 	bl	800147a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 80007a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007ac:	f000 fbd8 	bl	8000f60 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 80007b0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007b4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80007b8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80007bc:	4845      	ldr	r0, [pc, #276]	; (80008d4 <main+0x314>)
 80007be:	f000 fe5c 	bl	800147a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(41-60)**
  data[2] = 0x40;
 80007c2:	2340      	movs	r3, #64	; 0x40
 80007c4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 80007c8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007cc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80007d0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80007d4:	483f      	ldr	r0, [pc, #252]	; (80008d4 <main+0x314>)
 80007d6:	f000 fe50 	bl	800147a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 80007da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007de:	f000 fbbf 	bl	8000f60 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 80007e2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007e6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80007ea:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80007ee:	4839      	ldr	r0, [pc, #228]	; (80008d4 <main+0x314>)
 80007f0:	f000 fe43 	bl	800147a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(61-80)**
  data[2] = 0x60;
 80007f4:	2360      	movs	r3, #96	; 0x60
 80007f6:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 80007fa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007fe:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000802:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000806:	4833      	ldr	r0, [pc, #204]	; (80008d4 <main+0x314>)
 8000808:	f000 fe37 	bl	800147a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 800080c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000810:	f000 fba6 	bl	8000f60 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000814:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000818:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800081c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000820:	482c      	ldr	r0, [pc, #176]	; (80008d4 <main+0x314>)
 8000822:	f000 fe2a 	bl	800147a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(81-A0)**
  data[2] = 0x80;
 8000826:	2380      	movs	r3, #128	; 0x80
 8000828:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 800082c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000830:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000834:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000838:	4826      	ldr	r0, [pc, #152]	; (80008d4 <main+0x314>)
 800083a:	f000 fe1e 	bl	800147a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 800083e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000842:	f000 fb8d 	bl	8000f60 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000846:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800084a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800084e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000852:	4820      	ldr	r0, [pc, #128]	; (80008d4 <main+0x314>)
 8000854:	f000 fe11 	bl	800147a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(A1-C0)**
  data[2] = 0xA0;
 8000858:	23a0      	movs	r3, #160	; 0xa0
 800085a:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 800085e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000862:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000866:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800086a:	481a      	ldr	r0, [pc, #104]	; (80008d4 <main+0x314>)
 800086c:	f000 fe05 	bl	800147a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 8000870:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000874:	f000 fb74 	bl	8000f60 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000878:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800087c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000880:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000884:	4813      	ldr	r0, [pc, #76]	; (80008d4 <main+0x314>)
 8000886:	f000 fdf8 	bl	800147a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(C1-E0)**
  data[2] = 0xC0;
 800088a:	23c0      	movs	r3, #192	; 0xc0
 800088c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000890:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000894:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000898:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800089c:	480d      	ldr	r0, [pc, #52]	; (80008d4 <main+0x314>)
 800089e:	f000 fdec 	bl	800147a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 80008a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008a6:	f000 fb5b 	bl	8000f60 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 80008aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80008ae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80008b2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80008b6:	4807      	ldr	r0, [pc, #28]	; (80008d4 <main+0x314>)
 80008b8:	f000 fddf 	bl	800147a <HAL_CAN_AddTxMessage>
//  CDC_Transmit_FS(smth, strlen((char*)smth));

//  uint8_t smth[6] = "sniff ";
//  uint16_t smth_len = 6;

  while (1)
 80008bc:	e7fe      	b.n	80008bc <main+0x2fc>
 80008be:	bf00      	nop
 80008c0:	40020c00 	.word	0x40020c00
 80008c4:	40020000 	.word	0x40020000
 80008c8:	08008da0 	.word	0x08008da0
 80008cc:	20000171 	.word	0x20000171
 80008d0:	20000170 	.word	0x20000170
 80008d4:	20000174 	.word	0x20000174
 80008d8:	08008d58 	.word	0x08008d58
 80008dc:	08008d84 	.word	0x08008d84
 80008e0:	08008db0 	.word	0x08008db0
 80008e4:	08008db8 	.word	0x08008db8

080008e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b094      	sub	sp, #80	; 0x50
 80008ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ee:	f107 0320 	add.w	r3, r7, #32
 80008f2:	2230      	movs	r2, #48	; 0x30
 80008f4:	2100      	movs	r1, #0
 80008f6:	4618      	mov	r0, r3
 80008f8:	f007 fd4e 	bl	8008398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008fc:	f107 030c 	add.w	r3, r7, #12
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800090c:	2300      	movs	r3, #0
 800090e:	60bb      	str	r3, [r7, #8]
 8000910:	4b28      	ldr	r3, [pc, #160]	; (80009b4 <SystemClock_Config+0xcc>)
 8000912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000914:	4a27      	ldr	r2, [pc, #156]	; (80009b4 <SystemClock_Config+0xcc>)
 8000916:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800091a:	6413      	str	r3, [r2, #64]	; 0x40
 800091c:	4b25      	ldr	r3, [pc, #148]	; (80009b4 <SystemClock_Config+0xcc>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000924:	60bb      	str	r3, [r7, #8]
 8000926:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000928:	2300      	movs	r3, #0
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	4b22      	ldr	r3, [pc, #136]	; (80009b8 <SystemClock_Config+0xd0>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a21      	ldr	r2, [pc, #132]	; (80009b8 <SystemClock_Config+0xd0>)
 8000932:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000936:	6013      	str	r3, [r2, #0]
 8000938:	4b1f      	ldr	r3, [pc, #124]	; (80009b8 <SystemClock_Config+0xd0>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000940:	607b      	str	r3, [r7, #4]
 8000942:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000944:	2301      	movs	r3, #1
 8000946:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000948:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094e:	2302      	movs	r3, #2
 8000950:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000952:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000956:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000958:	2308      	movs	r3, #8
 800095a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800095c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000960:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000962:	2302      	movs	r3, #2
 8000964:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000966:	2307      	movs	r3, #7
 8000968:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800096a:	f107 0320 	add.w	r3, r7, #32
 800096e:	4618      	mov	r0, r3
 8000970:	f002 ff22 	bl	80037b8 <HAL_RCC_OscConfig>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800097a:	f000 f8cd 	bl	8000b18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800097e:	230f      	movs	r3, #15
 8000980:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000982:	2302      	movs	r3, #2
 8000984:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800098a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800098e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000990:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000994:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000996:	f107 030c 	add.w	r3, r7, #12
 800099a:	2105      	movs	r1, #5
 800099c:	4618      	mov	r0, r3
 800099e:	f003 f983 	bl	8003ca8 <HAL_RCC_ClockConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80009a8:	f000 f8b6 	bl	8000b18 <Error_Handler>
  }
}
 80009ac:	bf00      	nop
 80009ae:	3750      	adds	r7, #80	; 0x50
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40007000 	.word	0x40007000

080009bc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(uint32_t Prescaler, uint32_t Mode)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08c      	sub	sp, #48	; 0x30
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	6039      	str	r1, [r7, #0]
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80009c6:	4b22      	ldr	r3, [pc, #136]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009c8:	4a22      	ldr	r2, [pc, #136]	; (8000a54 <MX_CAN1_Init+0x98>)
 80009ca:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = Prescaler;
 80009cc:	4a20      	ldr	r2, [pc, #128]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6053      	str	r3, [r2, #4]
  hcan1.Init.Mode = Mode;
 80009d2:	4a1f      	ldr	r2, [pc, #124]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	6093      	str	r3, [r2, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80009d8:	4b1d      	ldr	r3, [pc, #116]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80009de:	4b1c      	ldr	r3, [pc, #112]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009e0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009e4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80009e6:	4b1a      	ldr	r3, [pc, #104]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80009f2:	4b17      	ldr	r3, [pc, #92]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80009f8:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <MX_CAN1_Init+0x94>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80009fe:	4b14      	ldr	r3, [pc, #80]	; (8000a50 <MX_CAN1_Init+0x94>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <MX_CAN1_Init+0x94>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000a0a:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <MX_CAN1_Init+0x94>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000a10:	480f      	ldr	r0, [pc, #60]	; (8000a50 <MX_CAN1_Init+0x94>)
 8000a12:	f000 fac9 	bl	8000fa8 <HAL_CAN_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 8000a1c:	f000 f87c 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  HAL_CAN_ActivateNotification(&hcan1, 0xFFFFFFFFU);
 8000a20:	f04f 31ff 	mov.w	r1, #4294967295
 8000a24:	480a      	ldr	r0, [pc, #40]	; (8000a50 <MX_CAN1_Init+0x94>)
 8000a26:	f000 ff15 	bl	8001854 <HAL_CAN_ActivateNotification>
  CAN_FilterTypeDef filters = {0};
 8000a2a:	f107 0308 	add.w	r3, r7, #8
 8000a2e:	2228      	movs	r2, #40	; 0x28
 8000a30:	2100      	movs	r1, #0
 8000a32:	4618      	mov	r0, r3
 8000a34:	f007 fcb0 	bl	8008398 <memset>
  filters.FilterActivation = 1;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	62bb      	str	r3, [r7, #40]	; 0x28
//  memset(&filters, 0, sizeof(CAN_FilterTypeDef));

  HAL_CAN_ConfigFilter(&hcan1, &filters);
 8000a3c:	f107 0308 	add.w	r3, r7, #8
 8000a40:	4619      	mov	r1, r3
 8000a42:	4803      	ldr	r0, [pc, #12]	; (8000a50 <MX_CAN1_Init+0x94>)
 8000a44:	f000 fbac 	bl	80011a0 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8000a48:	bf00      	nop
 8000a4a:	3730      	adds	r7, #48	; 0x30
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000174 	.word	0x20000174
 8000a54:	40006400 	.word	0x40006400

08000a58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b088      	sub	sp, #32
 8000a5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5e:	f107 030c 	add.w	r3, r7, #12
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	60da      	str	r2, [r3, #12]
 8000a6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60bb      	str	r3, [r7, #8]
 8000a72:	4b26      	ldr	r3, [pc, #152]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	4a25      	ldr	r2, [pc, #148]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000a78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7e:	4b23      	ldr	r3, [pc, #140]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	4a1e      	ldr	r2, [pc, #120]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000a94:	f043 0301 	orr.w	r3, r3, #1
 8000a98:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	603b      	str	r3, [r7, #0]
 8000aaa:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a17      	ldr	r2, [pc, #92]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000ab0:	f043 0308 	orr.w	r3, r3, #8
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <MX_GPIO_Init+0xb4>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0308 	and.w	r3, r3, #8
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000ac8:	4811      	ldr	r0, [pc, #68]	; (8000b10 <MX_GPIO_Init+0xb8>)
 8000aca:	f001 fbdf 	bl	800228c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ada:	f107 030c 	add.w	r3, r7, #12
 8000ade:	4619      	mov	r1, r3
 8000ae0:	480c      	ldr	r0, [pc, #48]	; (8000b14 <MX_GPIO_Init+0xbc>)
 8000ae2:	f001 fa1f 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000ae6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000aea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aec:	2301      	movs	r3, #1
 8000aee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	4619      	mov	r1, r3
 8000afe:	4804      	ldr	r0, [pc, #16]	; (8000b10 <MX_GPIO_Init+0xb8>)
 8000b00:	f001 fa10 	bl	8001f24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b04:	bf00      	nop
 8000b06:	3720      	adds	r7, #32
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	40020c00 	.word	0x40020c00
 8000b14:	40020000 	.word	0x40020000

08000b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1c:	b672      	cpsid	i
}
 8000b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b20:	e7fe      	b.n	8000b20 <Error_Handler+0x8>
	...

08000b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b32:	4a0f      	ldr	r2, [pc, #60]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b38:	6453      	str	r3, [r2, #68]	; 0x44
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	603b      	str	r3, [r7, #0]
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	4a08      	ldr	r2, [pc, #32]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b54:	6413      	str	r3, [r2, #64]	; 0x40
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b5e:	603b      	str	r3, [r7, #0]
 8000b60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800

08000b74 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08c      	sub	sp, #48	; 0x30
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 031c 	add.w	r3, r7, #28
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a4e      	ldr	r2, [pc, #312]	; (8000ccc <HAL_CAN_MspInit+0x158>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d14d      	bne.n	8000c32 <HAL_CAN_MspInit+0xbe>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000b96:	4b4e      	ldr	r3, [pc, #312]	; (8000cd0 <HAL_CAN_MspInit+0x15c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	3301      	adds	r3, #1
 8000b9c:	4a4c      	ldr	r2, [pc, #304]	; (8000cd0 <HAL_CAN_MspInit+0x15c>)
 8000b9e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000ba0:	4b4b      	ldr	r3, [pc, #300]	; (8000cd0 <HAL_CAN_MspInit+0x15c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d10d      	bne.n	8000bc4 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61bb      	str	r3, [r7, #24]
 8000bac:	4b49      	ldr	r3, [pc, #292]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb0:	4a48      	ldr	r2, [pc, #288]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000bb2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bb6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb8:	4b46      	ldr	r3, [pc, #280]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bc0:	61bb      	str	r3, [r7, #24]
 8000bc2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]
 8000bc8:	4b42      	ldr	r3, [pc, #264]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bcc:	4a41      	ldr	r2, [pc, #260]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000bce:	f043 0308 	orr.w	r3, r3, #8
 8000bd2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd4:	4b3f      	ldr	r3, [pc, #252]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd8:	f003 0308 	and.w	r3, r3, #8
 8000bdc:	617b      	str	r3, [r7, #20]
 8000bde:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000be0:	2303      	movs	r3, #3
 8000be2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bec:	2303      	movs	r3, #3
 8000bee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000bf0:	2309      	movs	r3, #9
 8000bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bf4:	f107 031c 	add.w	r3, r7, #28
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4837      	ldr	r0, [pc, #220]	; (8000cd8 <HAL_CAN_MspInit+0x164>)
 8000bfc:	f001 f992 	bl	8001f24 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2100      	movs	r1, #0
 8000c04:	2013      	movs	r0, #19
 8000c06:	f001 f956 	bl	8001eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000c0a:	2013      	movs	r0, #19
 8000c0c:	f001 f96f 	bl	8001eee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2100      	movs	r1, #0
 8000c14:	2014      	movs	r0, #20
 8000c16:	f001 f94e 	bl	8001eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000c1a:	2014      	movs	r0, #20
 8000c1c:	f001 f967 	bl	8001eee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2100      	movs	r1, #0
 8000c24:	2015      	movs	r0, #21
 8000c26:	f001 f946 	bl	8001eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000c2a:	2015      	movs	r0, #21
 8000c2c:	f001 f95f 	bl	8001eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8000c30:	e048      	b.n	8000cc4 <HAL_CAN_MspInit+0x150>
  else if(hcan->Instance==CAN2)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a29      	ldr	r2, [pc, #164]	; (8000cdc <HAL_CAN_MspInit+0x168>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d143      	bne.n	8000cc4 <HAL_CAN_MspInit+0x150>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	4b24      	ldr	r3, [pc, #144]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c44:	4a23      	ldr	r2, [pc, #140]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c46:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c4c:	4b21      	ldr	r3, [pc, #132]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c54:	613b      	str	r3, [r7, #16]
 8000c56:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000c58:	4b1d      	ldr	r3, [pc, #116]	; (8000cd0 <HAL_CAN_MspInit+0x15c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	4a1c      	ldr	r2, [pc, #112]	; (8000cd0 <HAL_CAN_MspInit+0x15c>)
 8000c60:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000c62:	4b1b      	ldr	r3, [pc, #108]	; (8000cd0 <HAL_CAN_MspInit+0x15c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d10d      	bne.n	8000c86 <HAL_CAN_MspInit+0x112>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	4b19      	ldr	r3, [pc, #100]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c72:	4a18      	ldr	r2, [pc, #96]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c78:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7a:	4b16      	ldr	r3, [pc, #88]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a11      	ldr	r2, [pc, #68]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <HAL_CAN_MspInit+0x160>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000ca2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000cb4:	2309      	movs	r3, #9
 8000cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4808      	ldr	r0, [pc, #32]	; (8000ce0 <HAL_CAN_MspInit+0x16c>)
 8000cc0:	f001 f930 	bl	8001f24 <HAL_GPIO_Init>
}
 8000cc4:	bf00      	nop
 8000cc6:	3730      	adds	r7, #48	; 0x30
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40006400 	.word	0x40006400
 8000cd0:	2000019c 	.word	0x2000019c
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40020c00 	.word	0x40020c00
 8000cdc:	40006800 	.word	0x40006800
 8000ce0:	40020400 	.word	0x40020400

08000ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ce8:	e7fe      	b.n	8000ce8 <NMI_Handler+0x4>

08000cea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cee:	e7fe      	b.n	8000cee <HardFault_Handler+0x4>

08000cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cf4:	e7fe      	b.n	8000cf4 <MemManage_Handler+0x4>

08000cf6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cfa:	e7fe      	b.n	8000cfa <BusFault_Handler+0x4>

08000cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d00:	e7fe      	b.n	8000d00 <UsageFault_Handler+0x4>

08000d02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d30:	f000 f8f6 	bl	8000f20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d3c:	4802      	ldr	r0, [pc, #8]	; (8000d48 <CAN1_TX_IRQHandler+0x10>)
 8000d3e:	f000 fdaf 	bl	80018a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000174 	.word	0x20000174

08000d4c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
	IRQRX0 = 1;
 8000d50:	4b03      	ldr	r3, [pc, #12]	; (8000d60 <CAN1_RX0_IRQHandler+0x14>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d56:	4803      	ldr	r0, [pc, #12]	; (8000d64 <CAN1_RX0_IRQHandler+0x18>)
 8000d58:	f000 fda2 	bl	80018a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000170 	.word	0x20000170
 8000d64:	20000174 	.word	0x20000174

08000d68 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */
	IRQRX1 = 1;
 8000d6c:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <CAN1_RX1_IRQHandler+0x14>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000d72:	4803      	ldr	r0, [pc, #12]	; (8000d80 <CAN1_RX1_IRQHandler+0x18>)
 8000d74:	f000 fd94 	bl	80018a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20000171 	.word	0x20000171
 8000d80:	20000174 	.word	0x20000174

08000d84 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d88:	4802      	ldr	r0, [pc, #8]	; (8000d94 <OTG_FS_IRQHandler+0x10>)
 8000d8a:	f001 fbe8 	bl	800255e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20001688 	.word	0x20001688

08000d98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000da0:	4a14      	ldr	r2, [pc, #80]	; (8000df4 <_sbrk+0x5c>)
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <_sbrk+0x60>)
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dac:	4b13      	ldr	r3, [pc, #76]	; (8000dfc <_sbrk+0x64>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d102      	bne.n	8000dba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000db4:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <_sbrk+0x64>)
 8000db6:	4a12      	ldr	r2, [pc, #72]	; (8000e00 <_sbrk+0x68>)
 8000db8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dba:	4b10      	ldr	r3, [pc, #64]	; (8000dfc <_sbrk+0x64>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d207      	bcs.n	8000dd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dc8:	f007 faee 	bl	80083a8 <__errno>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	220c      	movs	r2, #12
 8000dd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd6:	e009      	b.n	8000dec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dd8:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <_sbrk+0x64>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dde:	4b07      	ldr	r3, [pc, #28]	; (8000dfc <_sbrk+0x64>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	4a05      	ldr	r2, [pc, #20]	; (8000dfc <_sbrk+0x64>)
 8000de8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dea:	68fb      	ldr	r3, [r7, #12]
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3718      	adds	r7, #24
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20020000 	.word	0x20020000
 8000df8:	00000400 	.word	0x00000400
 8000dfc:	200001a0 	.word	0x200001a0
 8000e00:	20001f00 	.word	0x20001f00

08000e04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e08:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <SystemInit+0x20>)
 8000e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e0e:	4a05      	ldr	r2, [pc, #20]	; (8000e24 <SystemInit+0x20>)
 8000e10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e2c:	480d      	ldr	r0, [pc, #52]	; (8000e64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e2e:	490e      	ldr	r1, [pc, #56]	; (8000e68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e30:	4a0e      	ldr	r2, [pc, #56]	; (8000e6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e34:	e002      	b.n	8000e3c <LoopCopyDataInit>

08000e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e3a:	3304      	adds	r3, #4

08000e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e40:	d3f9      	bcc.n	8000e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e42:	4a0b      	ldr	r2, [pc, #44]	; (8000e70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e44:	4c0b      	ldr	r4, [pc, #44]	; (8000e74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e48:	e001      	b.n	8000e4e <LoopFillZerobss>

08000e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e4c:	3204      	adds	r2, #4

08000e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e50:	d3fb      	bcc.n	8000e4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e52:	f7ff ffd7 	bl	8000e04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e56:	f007 faad 	bl	80083b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e5a:	f7ff fbb1 	bl	80005c0 <main>
  bx  lr    
 8000e5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e68:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8000e6c:	08008e5c 	.word	0x08008e5c
  ldr r2, =_sbss
 8000e70:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8000e74:	20001efc 	.word	0x20001efc

08000e78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e78:	e7fe      	b.n	8000e78 <ADC_IRQHandler>
	...

08000e7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e80:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <HAL_Init+0x40>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a0d      	ldr	r2, [pc, #52]	; (8000ebc <HAL_Init+0x40>)
 8000e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e8c:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <HAL_Init+0x40>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a0a      	ldr	r2, [pc, #40]	; (8000ebc <HAL_Init+0x40>)
 8000e92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e98:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <HAL_Init+0x40>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <HAL_Init+0x40>)
 8000e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea4:	2003      	movs	r0, #3
 8000ea6:	f000 fffb 	bl	8001ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eaa:	200f      	movs	r0, #15
 8000eac:	f000 f808 	bl	8000ec0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eb0:	f7ff fe38 	bl	8000b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40023c00 	.word	0x40023c00

08000ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <HAL_InitTick+0x54>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	4b12      	ldr	r3, [pc, #72]	; (8000f18 <HAL_InitTick+0x58>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f001 f813 	bl	8001f0a <HAL_SYSTICK_Config>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e00e      	b.n	8000f0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b0f      	cmp	r3, #15
 8000ef2:	d80a      	bhi.n	8000f0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	6879      	ldr	r1, [r7, #4]
 8000ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8000efc:	f000 ffdb 	bl	8001eb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f00:	4a06      	ldr	r2, [pc, #24]	; (8000f1c <HAL_InitTick+0x5c>)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f06:	2300      	movs	r3, #0
 8000f08:	e000      	b.n	8000f0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	20000004 	.word	0x20000004

08000f20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f24:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <HAL_IncTick+0x20>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <HAL_IncTick+0x24>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4413      	add	r3, r2
 8000f30:	4a04      	ldr	r2, [pc, #16]	; (8000f44 <HAL_IncTick+0x24>)
 8000f32:	6013      	str	r3, [r2, #0]
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	20000008 	.word	0x20000008
 8000f44:	200001a4 	.word	0x200001a4

08000f48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f4c:	4b03      	ldr	r3, [pc, #12]	; (8000f5c <HAL_GetTick+0x14>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200001a4 	.word	0x200001a4

08000f60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f68:	f7ff ffee 	bl	8000f48 <HAL_GetTick>
 8000f6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f78:	d005      	beq.n	8000f86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <HAL_Delay+0x44>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	4413      	add	r3, r2
 8000f84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f86:	bf00      	nop
 8000f88:	f7ff ffde 	bl	8000f48 <HAL_GetTick>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	68fa      	ldr	r2, [r7, #12]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d8f7      	bhi.n	8000f88 <HAL_Delay+0x28>
  {
  }
}
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000008 	.word	0x20000008

08000fa8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e0ed      	b.n	8001196 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d102      	bne.n	8000fcc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff fdd4 	bl	8000b74 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f042 0201 	orr.w	r2, r2, #1
 8000fda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fdc:	f7ff ffb4 	bl	8000f48 <HAL_GetTick>
 8000fe0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fe2:	e012      	b.n	800100a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fe4:	f7ff ffb0 	bl	8000f48 <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b0a      	cmp	r3, #10
 8000ff0:	d90b      	bls.n	800100a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2205      	movs	r2, #5
 8001002:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e0c5      	b.n	8001196 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	2b00      	cmp	r3, #0
 8001016:	d0e5      	beq.n	8000fe4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f022 0202 	bic.w	r2, r2, #2
 8001026:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001028:	f7ff ff8e 	bl	8000f48 <HAL_GetTick>
 800102c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800102e:	e012      	b.n	8001056 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001030:	f7ff ff8a 	bl	8000f48 <HAL_GetTick>
 8001034:	4602      	mov	r2, r0
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	2b0a      	cmp	r3, #10
 800103c:	d90b      	bls.n	8001056 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001042:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2205      	movs	r2, #5
 800104e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e09f      	b.n	8001196 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1e5      	bne.n	8001030 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	7e1b      	ldrb	r3, [r3, #24]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d108      	bne.n	800107e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	e007      	b.n	800108e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800108c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	7e5b      	ldrb	r3, [r3, #25]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d108      	bne.n	80010a8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	e007      	b.n	80010b8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80010b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	7e9b      	ldrb	r3, [r3, #26]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d108      	bne.n	80010d2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f042 0220 	orr.w	r2, r2, #32
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	e007      	b.n	80010e2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f022 0220 	bic.w	r2, r2, #32
 80010e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	7edb      	ldrb	r3, [r3, #27]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d108      	bne.n	80010fc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f022 0210 	bic.w	r2, r2, #16
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	e007      	b.n	800110c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f042 0210 	orr.w	r2, r2, #16
 800110a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	7f1b      	ldrb	r3, [r3, #28]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d108      	bne.n	8001126 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f042 0208 	orr.w	r2, r2, #8
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	e007      	b.n	8001136 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f022 0208 	bic.w	r2, r2, #8
 8001134:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	7f5b      	ldrb	r3, [r3, #29]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d108      	bne.n	8001150 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f042 0204 	orr.w	r2, r2, #4
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	e007      	b.n	8001160 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f022 0204 	bic.w	r2, r2, #4
 800115e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	431a      	orrs	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	691b      	ldr	r3, [r3, #16]
 800116e:	431a      	orrs	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	695b      	ldr	r3, [r3, #20]
 8001174:	ea42 0103 	orr.w	r1, r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	1e5a      	subs	r2, r3, #1
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	430a      	orrs	r2, r1
 8001184:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2201      	movs	r2, #1
 8001190:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
	...

080011a0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b087      	sub	sp, #28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011b6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80011b8:	7cfb      	ldrb	r3, [r7, #19]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d003      	beq.n	80011c6 <HAL_CAN_ConfigFilter+0x26>
 80011be:	7cfb      	ldrb	r3, [r7, #19]
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	f040 80be 	bne.w	8001342 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80011c6:	4b65      	ldr	r3, [pc, #404]	; (800135c <HAL_CAN_ConfigFilter+0x1bc>)
 80011c8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80011d0:	f043 0201 	orr.w	r2, r3, #1
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80011e0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f4:	021b      	lsls	r3, r3, #8
 80011f6:	431a      	orrs	r2, r3
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	f003 031f 	and.w	r3, r3, #31
 8001206:	2201      	movs	r2, #1
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	43db      	mvns	r3, r3
 8001218:	401a      	ands	r2, r3
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	69db      	ldr	r3, [r3, #28]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d123      	bne.n	8001270 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	43db      	mvns	r3, r3
 8001232:	401a      	ands	r2, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	68db      	ldr	r3, [r3, #12]
 800123e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800124a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	3248      	adds	r2, #72	; 0x48
 8001250:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001264:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001266:	6979      	ldr	r1, [r7, #20]
 8001268:	3348      	adds	r3, #72	; 0x48
 800126a:	00db      	lsls	r3, r3, #3
 800126c:	440b      	add	r3, r1
 800126e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	69db      	ldr	r3, [r3, #28]
 8001274:	2b01      	cmp	r3, #1
 8001276:	d122      	bne.n	80012be <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	431a      	orrs	r2, r3
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001298:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	3248      	adds	r2, #72	; 0x48
 800129e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012b2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012b4:	6979      	ldr	r1, [r7, #20]
 80012b6:	3348      	adds	r3, #72	; 0x48
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	440b      	add	r3, r1
 80012bc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d109      	bne.n	80012da <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	43db      	mvns	r3, r3
 80012d0:	401a      	ands	r2, r3
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80012d8:	e007      	b.n	80012ea <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	431a      	orrs	r2, r3
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	691b      	ldr	r3, [r3, #16]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d109      	bne.n	8001306 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	43db      	mvns	r3, r3
 80012fc:	401a      	ands	r2, r3
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001304:	e007      	b.n	8001316 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	431a      	orrs	r2, r3
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	6a1b      	ldr	r3, [r3, #32]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d107      	bne.n	800132e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	431a      	orrs	r2, r3
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001334:	f023 0201 	bic.w	r2, r3, #1
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800133e:	2300      	movs	r3, #0
 8001340:	e006      	b.n	8001350 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001346:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
  }
}
 8001350:	4618      	mov	r0, r3
 8001352:	371c      	adds	r7, #28
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	40006400 	.word	0x40006400

08001360 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b01      	cmp	r3, #1
 8001372:	d12e      	bne.n	80013d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2202      	movs	r2, #2
 8001378:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f022 0201 	bic.w	r2, r2, #1
 800138a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800138c:	f7ff fddc 	bl	8000f48 <HAL_GetTick>
 8001390:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001392:	e012      	b.n	80013ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001394:	f7ff fdd8 	bl	8000f48 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b0a      	cmp	r3, #10
 80013a0:	d90b      	bls.n	80013ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2205      	movs	r2, #5
 80013b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e012      	b.n	80013e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 0301 	and.w	r3, r3, #1
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d1e5      	bne.n	8001394 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80013ce:	2300      	movs	r3, #0
 80013d0:	e006      	b.n	80013e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
  }
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3710      	adds	r7, #16
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d133      	bne.n	8001464 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f042 0201 	orr.w	r2, r2, #1
 800140a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800140c:	f7ff fd9c 	bl	8000f48 <HAL_GetTick>
 8001410:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001412:	e012      	b.n	800143a <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001414:	f7ff fd98 	bl	8000f48 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b0a      	cmp	r3, #10
 8001420:	d90b      	bls.n	800143a <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001426:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2205      	movs	r2, #5
 8001432:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e01b      	b.n	8001472 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b00      	cmp	r3, #0
 8001446:	d0e5      	beq.n	8001414 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f022 0202 	bic.w	r2, r2, #2
 8001456:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2201      	movs	r2, #1
 800145c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001460:	2300      	movs	r3, #0
 8001462:	e006      	b.n	8001472 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001468:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
  }
}
 8001472:	4618      	mov	r0, r3
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800147a:	b480      	push	{r7}
 800147c:	b089      	sub	sp, #36	; 0x24
 800147e:	af00      	add	r7, sp, #0
 8001480:	60f8      	str	r0, [r7, #12]
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	607a      	str	r2, [r7, #4]
 8001486:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800148e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001498:	7ffb      	ldrb	r3, [r7, #31]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d003      	beq.n	80014a6 <HAL_CAN_AddTxMessage+0x2c>
 800149e:	7ffb      	ldrb	r3, [r7, #31]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	f040 80b8 	bne.w	8001616 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80014a6:	69bb      	ldr	r3, [r7, #24]
 80014a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d10a      	bne.n	80014c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d105      	bne.n	80014c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	f000 80a0 	beq.w	8001606 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	0e1b      	lsrs	r3, r3, #24
 80014ca:	f003 0303 	and.w	r3, r3, #3
 80014ce:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d907      	bls.n	80014e6 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014da:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e09e      	b.n	8001624 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80014e6:	2201      	movs	r2, #1
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	409a      	lsls	r2, r3
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d10d      	bne.n	8001514 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001502:	68f9      	ldr	r1, [r7, #12]
 8001504:	6809      	ldr	r1, [r1, #0]
 8001506:	431a      	orrs	r2, r3
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	3318      	adds	r3, #24
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	440b      	add	r3, r1
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	e00f      	b.n	8001534 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800151e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001524:	68f9      	ldr	r1, [r7, #12]
 8001526:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001528:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	3318      	adds	r3, #24
 800152e:	011b      	lsls	r3, r3, #4
 8001530:	440b      	add	r3, r1
 8001532:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	6819      	ldr	r1, [r3, #0]
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	691a      	ldr	r2, [r3, #16]
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	3318      	adds	r3, #24
 8001540:	011b      	lsls	r3, r3, #4
 8001542:	440b      	add	r3, r1
 8001544:	3304      	adds	r3, #4
 8001546:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	7d1b      	ldrb	r3, [r3, #20]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d111      	bne.n	8001574 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	3318      	adds	r3, #24
 8001558:	011b      	lsls	r3, r3, #4
 800155a:	4413      	add	r3, r2
 800155c:	3304      	adds	r3, #4
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	6811      	ldr	r1, [r2, #0]
 8001564:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	3318      	adds	r3, #24
 800156c:	011b      	lsls	r3, r3, #4
 800156e:	440b      	add	r3, r1
 8001570:	3304      	adds	r3, #4
 8001572:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3307      	adds	r3, #7
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	061a      	lsls	r2, r3, #24
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3306      	adds	r3, #6
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	041b      	lsls	r3, r3, #16
 8001584:	431a      	orrs	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3305      	adds	r3, #5
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	4313      	orrs	r3, r2
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	3204      	adds	r2, #4
 8001594:	7812      	ldrb	r2, [r2, #0]
 8001596:	4610      	mov	r0, r2
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	6811      	ldr	r1, [r2, #0]
 800159c:	ea43 0200 	orr.w	r2, r3, r0
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	011b      	lsls	r3, r3, #4
 80015a4:	440b      	add	r3, r1
 80015a6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80015aa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3303      	adds	r3, #3
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	061a      	lsls	r2, r3, #24
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3302      	adds	r3, #2
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	041b      	lsls	r3, r3, #16
 80015bc:	431a      	orrs	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	3301      	adds	r3, #1
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	4313      	orrs	r3, r2
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	7812      	ldrb	r2, [r2, #0]
 80015cc:	4610      	mov	r0, r2
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	6811      	ldr	r1, [r2, #0]
 80015d2:	ea43 0200 	orr.w	r2, r3, r0
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	011b      	lsls	r3, r3, #4
 80015da:	440b      	add	r3, r1
 80015dc:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80015e0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	3318      	adds	r3, #24
 80015ea:	011b      	lsls	r3, r3, #4
 80015ec:	4413      	add	r3, r2
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	6811      	ldr	r1, [r2, #0]
 80015f4:	f043 0201 	orr.w	r2, r3, #1
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	3318      	adds	r3, #24
 80015fc:	011b      	lsls	r3, r3, #4
 80015fe:	440b      	add	r3, r1
 8001600:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001602:	2300      	movs	r3, #0
 8001604:	e00e      	b.n	8001624 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e006      	b.n	8001624 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
  }
}
 8001624:	4618      	mov	r0, r3
 8001626:	3724      	adds	r7, #36	; 0x24
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001630:	b480      	push	{r7}
 8001632:	b087      	sub	sp, #28
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
 800163c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001644:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001646:	7dfb      	ldrb	r3, [r7, #23]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d003      	beq.n	8001654 <HAL_CAN_GetRxMessage+0x24>
 800164c:	7dfb      	ldrb	r3, [r7, #23]
 800164e:	2b02      	cmp	r3, #2
 8001650:	f040 80f3 	bne.w	800183a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d10e      	bne.n	8001678 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	f003 0303 	and.w	r3, r3, #3
 8001664:	2b00      	cmp	r3, #0
 8001666:	d116      	bne.n	8001696 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800166c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e0e7      	b.n	8001848 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	f003 0303 	and.w	r3, r3, #3
 8001682:	2b00      	cmp	r3, #0
 8001684:	d107      	bne.n	8001696 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e0d8      	b.n	8001848 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	331b      	adds	r3, #27
 800169e:	011b      	lsls	r3, r3, #4
 80016a0:	4413      	add	r3, r2
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0204 	and.w	r2, r3, #4
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10c      	bne.n	80016ce <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	331b      	adds	r3, #27
 80016bc:	011b      	lsls	r3, r3, #4
 80016be:	4413      	add	r3, r2
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	e00b      	b.n	80016e6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	331b      	adds	r3, #27
 80016d6:	011b      	lsls	r3, r3, #4
 80016d8:	4413      	add	r3, r2
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	08db      	lsrs	r3, r3, #3
 80016de:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	331b      	adds	r3, #27
 80016ee:	011b      	lsls	r3, r3, #4
 80016f0:	4413      	add	r3, r2
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0202 	and.w	r2, r3, #2
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	331b      	adds	r3, #27
 8001704:	011b      	lsls	r3, r3, #4
 8001706:	4413      	add	r3, r2
 8001708:	3304      	adds	r3, #4
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 020f 	and.w	r2, r3, #15
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	331b      	adds	r3, #27
 800171c:	011b      	lsls	r3, r3, #4
 800171e:	4413      	add	r3, r2
 8001720:	3304      	adds	r3, #4
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	b2da      	uxtb	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	331b      	adds	r3, #27
 8001734:	011b      	lsls	r3, r3, #4
 8001736:	4413      	add	r3, r2
 8001738:	3304      	adds	r3, #4
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	0c1b      	lsrs	r3, r3, #16
 800173e:	b29a      	uxth	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	011b      	lsls	r3, r3, #4
 800174c:	4413      	add	r3, r2
 800174e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	b2da      	uxtb	r2, r3
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	011b      	lsls	r3, r3, #4
 8001762:	4413      	add	r3, r2
 8001764:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	0a1a      	lsrs	r2, r3, #8
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	3301      	adds	r3, #1
 8001770:	b2d2      	uxtb	r2, r2
 8001772:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	011b      	lsls	r3, r3, #4
 800177c:	4413      	add	r3, r2
 800177e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	0c1a      	lsrs	r2, r3, #16
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	3302      	adds	r3, #2
 800178a:	b2d2      	uxtb	r2, r2
 800178c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	011b      	lsls	r3, r3, #4
 8001796:	4413      	add	r3, r2
 8001798:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	0e1a      	lsrs	r2, r3, #24
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	3303      	adds	r3, #3
 80017a4:	b2d2      	uxtb	r2, r2
 80017a6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	011b      	lsls	r3, r3, #4
 80017b0:	4413      	add	r3, r2
 80017b2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	3304      	adds	r3, #4
 80017bc:	b2d2      	uxtb	r2, r2
 80017be:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	011b      	lsls	r3, r3, #4
 80017c8:	4413      	add	r3, r2
 80017ca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	0a1a      	lsrs	r2, r3, #8
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	3305      	adds	r3, #5
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	011b      	lsls	r3, r3, #4
 80017e2:	4413      	add	r3, r2
 80017e4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	0c1a      	lsrs	r2, r3, #16
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	3306      	adds	r3, #6
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	011b      	lsls	r3, r3, #4
 80017fc:	4413      	add	r3, r2
 80017fe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	0e1a      	lsrs	r2, r3, #24
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	3307      	adds	r3, #7
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d108      	bne.n	8001826 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	68da      	ldr	r2, [r3, #12]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f042 0220 	orr.w	r2, r2, #32
 8001822:	60da      	str	r2, [r3, #12]
 8001824:	e007      	b.n	8001836 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	691a      	ldr	r2, [r3, #16]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f042 0220 	orr.w	r2, r2, #32
 8001834:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001836:	2300      	movs	r3, #0
 8001838:	e006      	b.n	8001848 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
  }
}
 8001848:	4618      	mov	r0, r3
 800184a:	371c      	adds	r7, #28
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001864:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d002      	beq.n	8001872 <HAL_CAN_ActivateNotification+0x1e>
 800186c:	7bfb      	ldrb	r3, [r7, #15]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d109      	bne.n	8001886 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	6959      	ldr	r1, [r3, #20]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	430a      	orrs	r2, r1
 8001880:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e006      	b.n	8001894 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
  }
}
 8001894:	4618      	mov	r0, r3
 8001896:	3714      	adds	r7, #20
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08a      	sub	sp, #40	; 0x28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80018dc:	6a3b      	ldr	r3, [r7, #32]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d07c      	beq.n	80019e0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d023      	beq.n	8001938 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2201      	movs	r2, #1
 80018f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d003      	beq.n	800190a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 f983 	bl	8001c0e <HAL_CAN_TxMailbox0CompleteCallback>
 8001908:	e016      	b.n	8001938 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	d004      	beq.n	800191e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
 800191c:	e00c      	b.n	8001938 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	f003 0308 	and.w	r3, r3, #8
 8001924:	2b00      	cmp	r3, #0
 8001926:	d004      	beq.n	8001932 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
 8001930:	e002      	b.n	8001938 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 f989 	bl	8001c4a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800193e:	2b00      	cmp	r3, #0
 8001940:	d024      	beq.n	800198c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f44f 7280 	mov.w	r2, #256	; 0x100
 800194a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 f963 	bl	8001c22 <HAL_CAN_TxMailbox1CompleteCallback>
 800195c:	e016      	b.n	800198c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001964:	2b00      	cmp	r3, #0
 8001966:	d004      	beq.n	8001972 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
 8001970:	e00c      	b.n	800198c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001978:	2b00      	cmp	r3, #0
 800197a:	d004      	beq.n	8001986 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001982:	627b      	str	r3, [r7, #36]	; 0x24
 8001984:	e002      	b.n	800198c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f969 	bl	8001c5e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d024      	beq.n	80019e0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800199e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f000 f943 	bl	8001c36 <HAL_CAN_TxMailbox2CompleteCallback>
 80019b0:	e016      	b.n	80019e0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d004      	beq.n	80019c6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80019bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
 80019c4:	e00c      	b.n	80019e0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d004      	beq.n	80019da <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019d6:	627b      	str	r3, [r7, #36]	; 0x24
 80019d8:	e002      	b.n	80019e0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f000 f949 	bl	8001c72 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80019e0:	6a3b      	ldr	r3, [r7, #32]
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00c      	beq.n	8001a04 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	f003 0310 	and.w	r3, r3, #16
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d007      	beq.n	8001a04 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80019f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019fa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2210      	movs	r2, #16
 8001a02:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001a04:	6a3b      	ldr	r3, [r7, #32]
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00b      	beq.n	8001a26 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	f003 0308 	and.w	r3, r3, #8
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d006      	beq.n	8001a26 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2208      	movs	r2, #8
 8001a1e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f000 f930 	bl	8001c86 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d009      	beq.n	8001a44 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	f003 0303 	and.w	r3, r3, #3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7fe fd9c 	bl	800057c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001a44:	6a3b      	ldr	r3, [r7, #32]
 8001a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d00c      	beq.n	8001a68 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	f003 0310 	and.w	r3, r3, #16
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d007      	beq.n	8001a68 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a5e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2210      	movs	r2, #16
 8001a66:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001a68:	6a3b      	ldr	r3, [r7, #32]
 8001a6a:	f003 0320 	and.w	r3, r3, #32
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d00b      	beq.n	8001a8a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d006      	beq.n	8001a8a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2208      	movs	r2, #8
 8001a82:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f912 	bl	8001cae <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001a8a:	6a3b      	ldr	r3, [r7, #32]
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d009      	beq.n	8001aa8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d002      	beq.n	8001aa8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f000 f8f9 	bl	8001c9a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001aa8:	6a3b      	ldr	r3, [r7, #32]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d00b      	beq.n	8001aca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	f003 0310 	and.w	r3, r3, #16
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d006      	beq.n	8001aca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2210      	movs	r2, #16
 8001ac2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 f8fc 	bl	8001cc2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001aca:	6a3b      	ldr	r3, [r7, #32]
 8001acc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d00b      	beq.n	8001aec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d006      	beq.n	8001aec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2208      	movs	r2, #8
 8001ae4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 f8f5 	bl	8001cd6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001aec:	6a3b      	ldr	r3, [r7, #32]
 8001aee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d07b      	beq.n	8001bee <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d072      	beq.n	8001be6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b00:	6a3b      	ldr	r3, [r7, #32]
 8001b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d008      	beq.n	8001b1c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d003      	beq.n	8001b1c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b1c:	6a3b      	ldr	r3, [r7, #32]
 8001b1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d008      	beq.n	8001b38 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b32:	f043 0302 	orr.w	r3, r3, #2
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b38:	6a3b      	ldr	r3, [r7, #32]
 8001b3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d008      	beq.n	8001b54 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d003      	beq.n	8001b54 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4e:	f043 0304 	orr.w	r3, r3, #4
 8001b52:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b54:	6a3b      	ldr	r3, [r7, #32]
 8001b56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d043      	beq.n	8001be6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d03e      	beq.n	8001be6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b6e:	2b60      	cmp	r3, #96	; 0x60
 8001b70:	d02b      	beq.n	8001bca <HAL_CAN_IRQHandler+0x32a>
 8001b72:	2b60      	cmp	r3, #96	; 0x60
 8001b74:	d82e      	bhi.n	8001bd4 <HAL_CAN_IRQHandler+0x334>
 8001b76:	2b50      	cmp	r3, #80	; 0x50
 8001b78:	d022      	beq.n	8001bc0 <HAL_CAN_IRQHandler+0x320>
 8001b7a:	2b50      	cmp	r3, #80	; 0x50
 8001b7c:	d82a      	bhi.n	8001bd4 <HAL_CAN_IRQHandler+0x334>
 8001b7e:	2b40      	cmp	r3, #64	; 0x40
 8001b80:	d019      	beq.n	8001bb6 <HAL_CAN_IRQHandler+0x316>
 8001b82:	2b40      	cmp	r3, #64	; 0x40
 8001b84:	d826      	bhi.n	8001bd4 <HAL_CAN_IRQHandler+0x334>
 8001b86:	2b30      	cmp	r3, #48	; 0x30
 8001b88:	d010      	beq.n	8001bac <HAL_CAN_IRQHandler+0x30c>
 8001b8a:	2b30      	cmp	r3, #48	; 0x30
 8001b8c:	d822      	bhi.n	8001bd4 <HAL_CAN_IRQHandler+0x334>
 8001b8e:	2b10      	cmp	r3, #16
 8001b90:	d002      	beq.n	8001b98 <HAL_CAN_IRQHandler+0x2f8>
 8001b92:	2b20      	cmp	r3, #32
 8001b94:	d005      	beq.n	8001ba2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001b96:	e01d      	b.n	8001bd4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9a:	f043 0308 	orr.w	r3, r3, #8
 8001b9e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ba0:	e019      	b.n	8001bd6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba4:	f043 0310 	orr.w	r3, r3, #16
 8001ba8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001baa:	e014      	b.n	8001bd6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bae:	f043 0320 	orr.w	r3, r3, #32
 8001bb2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001bb4:	e00f      	b.n	8001bd6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001bbe:	e00a      	b.n	8001bd6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001bc8:	e005      	b.n	8001bd6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bd0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001bd2:	e000      	b.n	8001bd6 <HAL_CAN_IRQHandler+0x336>
            break;
 8001bd4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	699a      	ldr	r2, [r3, #24]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001be4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2204      	movs	r2, #4
 8001bec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d008      	beq.n	8001c06 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f872 	bl	8001cea <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001c06:	bf00      	nop
 8001c08:	3728      	adds	r7, #40	; 0x28
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b083      	sub	sp, #12
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
	...

08001d00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d10:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <__NVIC_SetPriorityGrouping+0x44>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d16:	68ba      	ldr	r2, [r7, #8]
 8001d18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d32:	4a04      	ldr	r2, [pc, #16]	; (8001d44 <__NVIC_SetPriorityGrouping+0x44>)
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	60d3      	str	r3, [r2, #12]
}
 8001d38:	bf00      	nop
 8001d3a:	3714      	adds	r7, #20
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d4c:	4b04      	ldr	r3, [pc, #16]	; (8001d60 <__NVIC_GetPriorityGrouping+0x18>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	f003 0307 	and.w	r3, r3, #7
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	db0b      	blt.n	8001d8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	f003 021f 	and.w	r2, r3, #31
 8001d7c:	4907      	ldr	r1, [pc, #28]	; (8001d9c <__NVIC_EnableIRQ+0x38>)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	095b      	lsrs	r3, r3, #5
 8001d84:	2001      	movs	r0, #1
 8001d86:	fa00 f202 	lsl.w	r2, r0, r2
 8001d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	e000e100 	.word	0xe000e100

08001da0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	6039      	str	r1, [r7, #0]
 8001daa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	db0a      	blt.n	8001dca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	490c      	ldr	r1, [pc, #48]	; (8001dec <__NVIC_SetPriority+0x4c>)
 8001dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbe:	0112      	lsls	r2, r2, #4
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	440b      	add	r3, r1
 8001dc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc8:	e00a      	b.n	8001de0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	b2da      	uxtb	r2, r3
 8001dce:	4908      	ldr	r1, [pc, #32]	; (8001df0 <__NVIC_SetPriority+0x50>)
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	f003 030f 	and.w	r3, r3, #15
 8001dd6:	3b04      	subs	r3, #4
 8001dd8:	0112      	lsls	r2, r2, #4
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	440b      	add	r3, r1
 8001dde:	761a      	strb	r2, [r3, #24]
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000e100 	.word	0xe000e100
 8001df0:	e000ed00 	.word	0xe000ed00

08001df4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b089      	sub	sp, #36	; 0x24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	f1c3 0307 	rsb	r3, r3, #7
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	bf28      	it	cs
 8001e12:	2304      	movcs	r3, #4
 8001e14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	2b06      	cmp	r3, #6
 8001e1c:	d902      	bls.n	8001e24 <NVIC_EncodePriority+0x30>
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3b03      	subs	r3, #3
 8001e22:	e000      	b.n	8001e26 <NVIC_EncodePriority+0x32>
 8001e24:	2300      	movs	r3, #0
 8001e26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e28:	f04f 32ff 	mov.w	r2, #4294967295
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43da      	mvns	r2, r3
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	401a      	ands	r2, r3
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	fa01 f303 	lsl.w	r3, r1, r3
 8001e46:	43d9      	mvns	r1, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e4c:	4313      	orrs	r3, r2
         );
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3724      	adds	r7, #36	; 0x24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3b01      	subs	r3, #1
 8001e68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e6c:	d301      	bcc.n	8001e72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e00f      	b.n	8001e92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <SysTick_Config+0x40>)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3b01      	subs	r3, #1
 8001e78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e7a:	210f      	movs	r1, #15
 8001e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e80:	f7ff ff8e 	bl	8001da0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <SysTick_Config+0x40>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e8a:	4b04      	ldr	r3, [pc, #16]	; (8001e9c <SysTick_Config+0x40>)
 8001e8c:	2207      	movs	r2, #7
 8001e8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	e000e010 	.word	0xe000e010

08001ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f7ff ff29 	bl	8001d00 <__NVIC_SetPriorityGrouping>
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b086      	sub	sp, #24
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
 8001ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ec8:	f7ff ff3e 	bl	8001d48 <__NVIC_GetPriorityGrouping>
 8001ecc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	68b9      	ldr	r1, [r7, #8]
 8001ed2:	6978      	ldr	r0, [r7, #20]
 8001ed4:	f7ff ff8e 	bl	8001df4 <NVIC_EncodePriority>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ede:	4611      	mov	r1, r2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff5d 	bl	8001da0 <__NVIC_SetPriority>
}
 8001ee6:	bf00      	nop
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b082      	sub	sp, #8
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff ff31 	bl	8001d64 <__NVIC_EnableIRQ>
}
 8001f02:	bf00      	nop
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b082      	sub	sp, #8
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f7ff ffa2 	bl	8001e5c <SysTick_Config>
 8001f18:	4603      	mov	r3, r0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
	...

08001f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b089      	sub	sp, #36	; 0x24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	e16b      	b.n	8002218 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f40:	2201      	movs	r2, #1
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4013      	ands	r3, r2
 8001f52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	f040 815a 	bne.w	8002212 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d005      	beq.n	8001f76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d130      	bne.n	8001fd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	2203      	movs	r2, #3
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	68da      	ldr	r2, [r3, #12]
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fac:	2201      	movs	r2, #1
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 0201 	and.w	r2, r3, #1
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 0303 	and.w	r3, r3, #3
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d017      	beq.n	8002014 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	2203      	movs	r2, #3
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4313      	orrs	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d123      	bne.n	8002068 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	08da      	lsrs	r2, r3, #3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3208      	adds	r2, #8
 8002028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800202c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	220f      	movs	r2, #15
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	08da      	lsrs	r2, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3208      	adds	r2, #8
 8002062:	69b9      	ldr	r1, [r7, #24]
 8002064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	2203      	movs	r2, #3
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	4013      	ands	r3, r2
 800207e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 0203 	and.w	r2, r3, #3
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	4313      	orrs	r3, r2
 8002094:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80b4 	beq.w	8002212 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b60      	ldr	r3, [pc, #384]	; (8002230 <HAL_GPIO_Init+0x30c>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b2:	4a5f      	ldr	r2, [pc, #380]	; (8002230 <HAL_GPIO_Init+0x30c>)
 80020b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020b8:	6453      	str	r3, [r2, #68]	; 0x44
 80020ba:	4b5d      	ldr	r3, [pc, #372]	; (8002230 <HAL_GPIO_Init+0x30c>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020c6:	4a5b      	ldr	r2, [pc, #364]	; (8002234 <HAL_GPIO_Init+0x310>)
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	089b      	lsrs	r3, r3, #2
 80020cc:	3302      	adds	r3, #2
 80020ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f003 0303 	and.w	r3, r3, #3
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	220f      	movs	r2, #15
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4013      	ands	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a52      	ldr	r2, [pc, #328]	; (8002238 <HAL_GPIO_Init+0x314>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d02b      	beq.n	800214a <HAL_GPIO_Init+0x226>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a51      	ldr	r2, [pc, #324]	; (800223c <HAL_GPIO_Init+0x318>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d025      	beq.n	8002146 <HAL_GPIO_Init+0x222>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a50      	ldr	r2, [pc, #320]	; (8002240 <HAL_GPIO_Init+0x31c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d01f      	beq.n	8002142 <HAL_GPIO_Init+0x21e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a4f      	ldr	r2, [pc, #316]	; (8002244 <HAL_GPIO_Init+0x320>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d019      	beq.n	800213e <HAL_GPIO_Init+0x21a>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a4e      	ldr	r2, [pc, #312]	; (8002248 <HAL_GPIO_Init+0x324>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d013      	beq.n	800213a <HAL_GPIO_Init+0x216>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a4d      	ldr	r2, [pc, #308]	; (800224c <HAL_GPIO_Init+0x328>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d00d      	beq.n	8002136 <HAL_GPIO_Init+0x212>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a4c      	ldr	r2, [pc, #304]	; (8002250 <HAL_GPIO_Init+0x32c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d007      	beq.n	8002132 <HAL_GPIO_Init+0x20e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a4b      	ldr	r2, [pc, #300]	; (8002254 <HAL_GPIO_Init+0x330>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d101      	bne.n	800212e <HAL_GPIO_Init+0x20a>
 800212a:	2307      	movs	r3, #7
 800212c:	e00e      	b.n	800214c <HAL_GPIO_Init+0x228>
 800212e:	2308      	movs	r3, #8
 8002130:	e00c      	b.n	800214c <HAL_GPIO_Init+0x228>
 8002132:	2306      	movs	r3, #6
 8002134:	e00a      	b.n	800214c <HAL_GPIO_Init+0x228>
 8002136:	2305      	movs	r3, #5
 8002138:	e008      	b.n	800214c <HAL_GPIO_Init+0x228>
 800213a:	2304      	movs	r3, #4
 800213c:	e006      	b.n	800214c <HAL_GPIO_Init+0x228>
 800213e:	2303      	movs	r3, #3
 8002140:	e004      	b.n	800214c <HAL_GPIO_Init+0x228>
 8002142:	2302      	movs	r3, #2
 8002144:	e002      	b.n	800214c <HAL_GPIO_Init+0x228>
 8002146:	2301      	movs	r3, #1
 8002148:	e000      	b.n	800214c <HAL_GPIO_Init+0x228>
 800214a:	2300      	movs	r3, #0
 800214c:	69fa      	ldr	r2, [r7, #28]
 800214e:	f002 0203 	and.w	r2, r2, #3
 8002152:	0092      	lsls	r2, r2, #2
 8002154:	4093      	lsls	r3, r2
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800215c:	4935      	ldr	r1, [pc, #212]	; (8002234 <HAL_GPIO_Init+0x310>)
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	089b      	lsrs	r3, r3, #2
 8002162:	3302      	adds	r3, #2
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800216a:	4b3b      	ldr	r3, [pc, #236]	; (8002258 <HAL_GPIO_Init+0x334>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	43db      	mvns	r3, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4013      	ands	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d003      	beq.n	800218e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	4313      	orrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800218e:	4a32      	ldr	r2, [pc, #200]	; (8002258 <HAL_GPIO_Init+0x334>)
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002194:	4b30      	ldr	r3, [pc, #192]	; (8002258 <HAL_GPIO_Init+0x334>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	43db      	mvns	r3, r3
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021b8:	4a27      	ldr	r2, [pc, #156]	; (8002258 <HAL_GPIO_Init+0x334>)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021be:	4b26      	ldr	r3, [pc, #152]	; (8002258 <HAL_GPIO_Init+0x334>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021e2:	4a1d      	ldr	r2, [pc, #116]	; (8002258 <HAL_GPIO_Init+0x334>)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021e8:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <HAL_GPIO_Init+0x334>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4013      	ands	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800220c:	4a12      	ldr	r2, [pc, #72]	; (8002258 <HAL_GPIO_Init+0x334>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	3301      	adds	r3, #1
 8002216:	61fb      	str	r3, [r7, #28]
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	2b0f      	cmp	r3, #15
 800221c:	f67f ae90 	bls.w	8001f40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002220:	bf00      	nop
 8002222:	bf00      	nop
 8002224:	3724      	adds	r7, #36	; 0x24
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40023800 	.word	0x40023800
 8002234:	40013800 	.word	0x40013800
 8002238:	40020000 	.word	0x40020000
 800223c:	40020400 	.word	0x40020400
 8002240:	40020800 	.word	0x40020800
 8002244:	40020c00 	.word	0x40020c00
 8002248:	40021000 	.word	0x40021000
 800224c:	40021400 	.word	0x40021400
 8002250:	40021800 	.word	0x40021800
 8002254:	40021c00 	.word	0x40021c00
 8002258:	40013c00 	.word	0x40013c00

0800225c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691a      	ldr	r2, [r3, #16]
 800226c:	887b      	ldrh	r3, [r7, #2]
 800226e:	4013      	ands	r3, r2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d002      	beq.n	800227a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002274:	2301      	movs	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	e001      	b.n	800227e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800227a:	2300      	movs	r3, #0
 800227c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800227e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002280:	4618      	mov	r0, r3
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	460b      	mov	r3, r1
 8002296:	807b      	strh	r3, [r7, #2]
 8002298:	4613      	mov	r3, r2
 800229a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800229c:	787b      	ldrb	r3, [r7, #1]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022a2:	887a      	ldrh	r2, [r7, #2]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022a8:	e003      	b.n	80022b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022aa:	887b      	ldrh	r3, [r7, #2]
 80022ac:	041a      	lsls	r2, r3, #16
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	619a      	str	r2, [r3, #24]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022c0:	b08f      	sub	sp, #60	; 0x3c
 80022c2:	af0a      	add	r7, sp, #40	; 0x28
 80022c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d101      	bne.n	80022d0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e10f      	b.n	80024f0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d106      	bne.n	80022f0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f005 fd0e 	bl	8007d0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2203      	movs	r2, #3
 80022f4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002300:	2b00      	cmp	r3, #0
 8002302:	d102      	bne.n	800230a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f001 ffd7 	bl	80042c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	603b      	str	r3, [r7, #0]
 800231a:	687e      	ldr	r6, [r7, #4]
 800231c:	466d      	mov	r5, sp
 800231e:	f106 0410 	add.w	r4, r6, #16
 8002322:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002324:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002326:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002328:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800232a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800232e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002332:	1d33      	adds	r3, r6, #4
 8002334:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002336:	6838      	ldr	r0, [r7, #0]
 8002338:	f001 feae 	bl	8004098 <USB_CoreInit>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2202      	movs	r2, #2
 8002346:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e0d0      	b.n	80024f0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2100      	movs	r1, #0
 8002354:	4618      	mov	r0, r3
 8002356:	f001 ffc5 	bl	80042e4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800235a:	2300      	movs	r3, #0
 800235c:	73fb      	strb	r3, [r7, #15]
 800235e:	e04a      	b.n	80023f6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002360:	7bfa      	ldrb	r2, [r7, #15]
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	4413      	add	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	333d      	adds	r3, #61	; 0x3d
 8002370:	2201      	movs	r2, #1
 8002372:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002374:	7bfa      	ldrb	r2, [r7, #15]
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	4613      	mov	r3, r2
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	4413      	add	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	333c      	adds	r3, #60	; 0x3c
 8002384:	7bfa      	ldrb	r2, [r7, #15]
 8002386:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002388:	7bfa      	ldrb	r2, [r7, #15]
 800238a:	7bfb      	ldrb	r3, [r7, #15]
 800238c:	b298      	uxth	r0, r3
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	4613      	mov	r3, r2
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4413      	add	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	3344      	adds	r3, #68	; 0x44
 800239c:	4602      	mov	r2, r0
 800239e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023a0:	7bfa      	ldrb	r2, [r7, #15]
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	4613      	mov	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	4413      	add	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	440b      	add	r3, r1
 80023ae:	3340      	adds	r3, #64	; 0x40
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023b4:	7bfa      	ldrb	r2, [r7, #15]
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	4613      	mov	r3, r2
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4413      	add	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	440b      	add	r3, r1
 80023c2:	3348      	adds	r3, #72	; 0x48
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023c8:	7bfa      	ldrb	r2, [r7, #15]
 80023ca:	6879      	ldr	r1, [r7, #4]
 80023cc:	4613      	mov	r3, r2
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	4413      	add	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	440b      	add	r3, r1
 80023d6:	334c      	adds	r3, #76	; 0x4c
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023dc:	7bfa      	ldrb	r2, [r7, #15]
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	4613      	mov	r3, r2
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	4413      	add	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	440b      	add	r3, r1
 80023ea:	3354      	adds	r3, #84	; 0x54
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	3301      	adds	r3, #1
 80023f4:	73fb      	strb	r3, [r7, #15]
 80023f6:	7bfa      	ldrb	r2, [r7, #15]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d3af      	bcc.n	8002360 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002400:	2300      	movs	r3, #0
 8002402:	73fb      	strb	r3, [r7, #15]
 8002404:	e044      	b.n	8002490 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002406:	7bfa      	ldrb	r2, [r7, #15]
 8002408:	6879      	ldr	r1, [r7, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	00db      	lsls	r3, r3, #3
 800240e:	4413      	add	r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	440b      	add	r3, r1
 8002414:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002418:	2200      	movs	r2, #0
 800241a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800241c:	7bfa      	ldrb	r2, [r7, #15]
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	4413      	add	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	440b      	add	r3, r1
 800242a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800242e:	7bfa      	ldrb	r2, [r7, #15]
 8002430:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002432:	7bfa      	ldrb	r2, [r7, #15]
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4413      	add	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	440b      	add	r3, r1
 8002440:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002448:	7bfa      	ldrb	r2, [r7, #15]
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	4613      	mov	r3, r2
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	4413      	add	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	440b      	add	r3, r1
 8002456:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800245e:	7bfa      	ldrb	r2, [r7, #15]
 8002460:	6879      	ldr	r1, [r7, #4]
 8002462:	4613      	mov	r3, r2
 8002464:	00db      	lsls	r3, r3, #3
 8002466:	4413      	add	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	440b      	add	r3, r1
 800246c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002474:	7bfa      	ldrb	r2, [r7, #15]
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	4613      	mov	r3, r2
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	4413      	add	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	440b      	add	r3, r1
 8002482:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	3301      	adds	r3, #1
 800248e:	73fb      	strb	r3, [r7, #15]
 8002490:	7bfa      	ldrb	r2, [r7, #15]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	429a      	cmp	r2, r3
 8002498:	d3b5      	bcc.n	8002406 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	603b      	str	r3, [r7, #0]
 80024a0:	687e      	ldr	r6, [r7, #4]
 80024a2:	466d      	mov	r5, sp
 80024a4:	f106 0410 	add.w	r4, r6, #16
 80024a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024b0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80024b4:	e885 0003 	stmia.w	r5, {r0, r1}
 80024b8:	1d33      	adds	r3, r6, #4
 80024ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024bc:	6838      	ldr	r0, [r7, #0]
 80024be:	f001 ff5d 	bl	800437c <USB_DevInit>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d005      	beq.n	80024d4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2202      	movs	r2, #2
 80024cc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e00d      	b.n	80024f0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f003 f8ac 	bl	8005646 <USB_DevDisconnect>

  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080024f8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_PCD_Start+0x1c>
 8002510:	2302      	movs	r3, #2
 8002512:	e020      	b.n	8002556 <HAL_PCD_Start+0x5e>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002520:	2b01      	cmp	r3, #1
 8002522:	d109      	bne.n	8002538 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002528:	2b01      	cmp	r3, #1
 800252a:	d005      	beq.n	8002538 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002530:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4618      	mov	r0, r3
 800253e:	f001 feaf 	bl	80042a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4618      	mov	r0, r3
 8002548:	f003 f85c 	bl	8005604 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800255e:	b590      	push	{r4, r7, lr}
 8002560:	b08d      	sub	sp, #52	; 0x34
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800256c:	6a3b      	ldr	r3, [r7, #32]
 800256e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f003 f91a 	bl	80057ae <USB_GetMode>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	f040 848a 	bne.w	8002e96 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f003 f87e 	bl	8005688 <USB_ReadInterrupts>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	f000 8480 	beq.w	8002e94 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	0a1b      	lsrs	r3, r3, #8
 800259e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f003 f86b 	bl	8005688 <USB_ReadInterrupts>
 80025b2:	4603      	mov	r3, r0
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d107      	bne.n	80025cc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	695a      	ldr	r2, [r3, #20]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f002 0202 	and.w	r2, r2, #2
 80025ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f003 f859 	bl	8005688 <USB_ReadInterrupts>
 80025d6:	4603      	mov	r3, r0
 80025d8:	f003 0310 	and.w	r3, r3, #16
 80025dc:	2b10      	cmp	r3, #16
 80025de:	d161      	bne.n	80026a4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	699a      	ldr	r2, [r3, #24]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f022 0210 	bic.w	r2, r2, #16
 80025ee:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80025f0:	6a3b      	ldr	r3, [r7, #32]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	f003 020f 	and.w	r2, r3, #15
 80025fc:	4613      	mov	r3, r2
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	4413      	add	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	4413      	add	r3, r2
 800260c:	3304      	adds	r3, #4
 800260e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	0c5b      	lsrs	r3, r3, #17
 8002614:	f003 030f 	and.w	r3, r3, #15
 8002618:	2b02      	cmp	r3, #2
 800261a:	d124      	bne.n	8002666 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002622:	4013      	ands	r3, r2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d035      	beq.n	8002694 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	091b      	lsrs	r3, r3, #4
 8002630:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002632:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002636:	b29b      	uxth	r3, r3
 8002638:	461a      	mov	r2, r3
 800263a:	6a38      	ldr	r0, [r7, #32]
 800263c:	f002 fe90 	bl	8005360 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	091b      	lsrs	r3, r3, #4
 8002648:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800264c:	441a      	add	r2, r3
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	6a1a      	ldr	r2, [r3, #32]
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	091b      	lsrs	r3, r3, #4
 800265a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800265e:	441a      	add	r2, r3
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	621a      	str	r2, [r3, #32]
 8002664:	e016      	b.n	8002694 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	0c5b      	lsrs	r3, r3, #17
 800266a:	f003 030f 	and.w	r3, r3, #15
 800266e:	2b06      	cmp	r3, #6
 8002670:	d110      	bne.n	8002694 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002678:	2208      	movs	r2, #8
 800267a:	4619      	mov	r1, r3
 800267c:	6a38      	ldr	r0, [r7, #32]
 800267e:	f002 fe6f 	bl	8005360 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	6a1a      	ldr	r2, [r3, #32]
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	091b      	lsrs	r3, r3, #4
 800268a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800268e:	441a      	add	r2, r3
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	699a      	ldr	r2, [r3, #24]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0210 	orr.w	r2, r2, #16
 80026a2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f002 ffed 	bl	8005688 <USB_ReadInterrupts>
 80026ae:	4603      	mov	r3, r0
 80026b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026b4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80026b8:	f040 80a7 	bne.w	800280a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80026bc:	2300      	movs	r3, #0
 80026be:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f002 fff2 	bl	80056ae <USB_ReadDevAllOutEpInterrupt>
 80026ca:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80026cc:	e099      	b.n	8002802 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80026ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	f000 808e 	beq.w	80027f6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	4611      	mov	r1, r2
 80026e4:	4618      	mov	r0, r3
 80026e6:	f003 f816 	bl	8005716 <USB_ReadDevOutEPInterrupt>
 80026ea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00c      	beq.n	8002710 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80026f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f8:	015a      	lsls	r2, r3, #5
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	4413      	add	r3, r2
 80026fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002702:	461a      	mov	r2, r3
 8002704:	2301      	movs	r3, #1
 8002706:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002708:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 fec2 	bl	8003494 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	f003 0308 	and.w	r3, r3, #8
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00c      	beq.n	8002734 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800271a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271c:	015a      	lsls	r2, r3, #5
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	4413      	add	r3, r2
 8002722:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002726:	461a      	mov	r2, r3
 8002728:	2308      	movs	r3, #8
 800272a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800272c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 ff98 	bl	8003664 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	f003 0310 	and.w	r3, r3, #16
 800273a:	2b00      	cmp	r3, #0
 800273c:	d008      	beq.n	8002750 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	015a      	lsls	r2, r3, #5
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	4413      	add	r3, r2
 8002746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800274a:	461a      	mov	r2, r3
 800274c:	2310      	movs	r3, #16
 800274e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d030      	beq.n	80027bc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800275a:	6a3b      	ldr	r3, [r7, #32]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002762:	2b80      	cmp	r3, #128	; 0x80
 8002764:	d109      	bne.n	800277a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	69fa      	ldr	r2, [r7, #28]
 8002770:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002774:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002778:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800277a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800277c:	4613      	mov	r3, r2
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	4413      	add	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	4413      	add	r3, r2
 800278c:	3304      	adds	r3, #4
 800278e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	78db      	ldrb	r3, [r3, #3]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d108      	bne.n	80027aa <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	2200      	movs	r2, #0
 800279c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	4619      	mov	r1, r3
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f005 fbc9 	bl	8007f3c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	015a      	lsls	r2, r3, #5
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	4413      	add	r3, r2
 80027b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027b6:	461a      	mov	r2, r3
 80027b8:	2302      	movs	r3, #2
 80027ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	f003 0320 	and.w	r3, r3, #32
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d008      	beq.n	80027d8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	015a      	lsls	r2, r3, #5
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	4413      	add	r3, r2
 80027ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027d2:	461a      	mov	r2, r3
 80027d4:	2320      	movs	r3, #32
 80027d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d009      	beq.n	80027f6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80027e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e4:	015a      	lsls	r2, r3, #5
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	4413      	add	r3, r2
 80027ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027ee:	461a      	mov	r2, r3
 80027f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027f4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	3301      	adds	r3, #1
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80027fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fe:	085b      	lsrs	r3, r3, #1
 8002800:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002804:	2b00      	cmp	r3, #0
 8002806:	f47f af62 	bne.w	80026ce <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f002 ff3a 	bl	8005688 <USB_ReadInterrupts>
 8002814:	4603      	mov	r3, r0
 8002816:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800281a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800281e:	f040 80db 	bne.w	80029d8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4618      	mov	r0, r3
 8002828:	f002 ff5b 	bl	80056e2 <USB_ReadDevAllInEpInterrupt>
 800282c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800282e:	2300      	movs	r3, #0
 8002830:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002832:	e0cd      	b.n	80029d0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 80c2 	beq.w	80029c4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	4611      	mov	r1, r2
 800284a:	4618      	mov	r0, r3
 800284c:	f002 ff81 	bl	8005752 <USB_ReadDevInEPInterrupt>
 8002850:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b00      	cmp	r3, #0
 800285a:	d057      	beq.n	800290c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800285c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285e:	f003 030f 	and.w	r3, r3, #15
 8002862:	2201      	movs	r2, #1
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002870:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	43db      	mvns	r3, r3
 8002876:	69f9      	ldr	r1, [r7, #28]
 8002878:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800287c:	4013      	ands	r3, r2
 800287e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002882:	015a      	lsls	r2, r3, #5
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	4413      	add	r3, r2
 8002888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800288c:	461a      	mov	r2, r3
 800288e:	2301      	movs	r3, #1
 8002890:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d132      	bne.n	8002900 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800289e:	4613      	mov	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4413      	add	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	440b      	add	r3, r1
 80028a8:	334c      	adds	r3, #76	; 0x4c
 80028aa:	6819      	ldr	r1, [r3, #0]
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028b0:	4613      	mov	r3, r2
 80028b2:	00db      	lsls	r3, r3, #3
 80028b4:	4413      	add	r3, r2
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4403      	add	r3, r0
 80028ba:	3348      	adds	r3, #72	; 0x48
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4419      	add	r1, r3
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028c4:	4613      	mov	r3, r2
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	4413      	add	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	4403      	add	r3, r0
 80028ce:	334c      	adds	r3, #76	; 0x4c
 80028d0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80028d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d113      	bne.n	8002900 <HAL_PCD_IRQHandler+0x3a2>
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028dc:	4613      	mov	r3, r2
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	4413      	add	r3, r2
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	440b      	add	r3, r1
 80028e6:	3354      	adds	r3, #84	; 0x54
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d108      	bne.n	8002900 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6818      	ldr	r0, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80028f8:	461a      	mov	r2, r3
 80028fa:	2101      	movs	r1, #1
 80028fc:	f002 ff88 	bl	8005810 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002902:	b2db      	uxtb	r3, r3
 8002904:	4619      	mov	r1, r3
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f005 fa93 	bl	8007e32 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b00      	cmp	r3, #0
 8002914:	d008      	beq.n	8002928 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002918:	015a      	lsls	r2, r3, #5
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	4413      	add	r3, r2
 800291e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002922:	461a      	mov	r2, r3
 8002924:	2308      	movs	r3, #8
 8002926:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	f003 0310 	and.w	r3, r3, #16
 800292e:	2b00      	cmp	r3, #0
 8002930:	d008      	beq.n	8002944 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002934:	015a      	lsls	r2, r3, #5
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	4413      	add	r3, r2
 800293a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800293e:	461a      	mov	r2, r3
 8002940:	2310      	movs	r3, #16
 8002942:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d008      	beq.n	8002960 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800294e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002950:	015a      	lsls	r2, r3, #5
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	4413      	add	r3, r2
 8002956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800295a:	461a      	mov	r2, r3
 800295c:	2340      	movs	r3, #64	; 0x40
 800295e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d023      	beq.n	80029b2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800296a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800296c:	6a38      	ldr	r0, [r7, #32]
 800296e:	f001 fe69 	bl	8004644 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002974:	4613      	mov	r3, r2
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	4413      	add	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	3338      	adds	r3, #56	; 0x38
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	4413      	add	r3, r2
 8002982:	3304      	adds	r3, #4
 8002984:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	78db      	ldrb	r3, [r3, #3]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d108      	bne.n	80029a0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	2200      	movs	r2, #0
 8002992:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002996:	b2db      	uxtb	r3, r3
 8002998:	4619      	mov	r1, r3
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f005 fae0 	bl	8007f60 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	015a      	lsls	r2, r3, #5
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	4413      	add	r3, r2
 80029a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029ac:	461a      	mov	r2, r3
 80029ae:	2302      	movs	r3, #2
 80029b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80029bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 fcdb 	bl	800337a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80029c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c6:	3301      	adds	r3, #1
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80029ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029cc:	085b      	lsrs	r3, r3, #1
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80029d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f47f af2e 	bne.w	8002834 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f002 fe53 	bl	8005688 <USB_ReadInterrupts>
 80029e2:	4603      	mov	r3, r0
 80029e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80029e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80029ec:	d122      	bne.n	8002a34 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	69fa      	ldr	r2, [r7, #28]
 80029f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80029fc:	f023 0301 	bic.w	r3, r3, #1
 8002a00:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d108      	bne.n	8002a1e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002a14:	2100      	movs	r1, #0
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 fec2 	bl	80037a0 <HAL_PCDEx_LPM_Callback>
 8002a1c:	e002      	b.n	8002a24 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f005 fa7e 	bl	8007f20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	695a      	ldr	r2, [r3, #20]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002a32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f002 fe25 	bl	8005688 <USB_ReadInterrupts>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a48:	d112      	bne.n	8002a70 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d102      	bne.n	8002a60 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f005 fa3a 	bl	8007ed4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	695a      	ldr	r2, [r3, #20]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002a6e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f002 fe07 	bl	8005688 <USB_ReadInterrupts>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a84:	f040 80b7 	bne.w	8002bf6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	69fa      	ldr	r2, [r7, #28]
 8002a92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a96:	f023 0301 	bic.w	r3, r3, #1
 8002a9a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2110      	movs	r1, #16
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f001 fdce 	bl	8004644 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002aac:	e046      	b.n	8002b3c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab0:	015a      	lsls	r2, r3, #5
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002aba:	461a      	mov	r2, r3
 8002abc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002ac0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac4:	015a      	lsls	r2, r3, #5
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	4413      	add	r3, r2
 8002aca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ad2:	0151      	lsls	r1, r2, #5
 8002ad4:	69fa      	ldr	r2, [r7, #28]
 8002ad6:	440a      	add	r2, r1
 8002ad8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002adc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002ae0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae4:	015a      	lsls	r2, r3, #5
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	4413      	add	r3, r2
 8002aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002aee:	461a      	mov	r2, r3
 8002af0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002af4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af8:	015a      	lsls	r2, r3, #5
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	4413      	add	r3, r2
 8002afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b06:	0151      	lsls	r1, r2, #5
 8002b08:	69fa      	ldr	r2, [r7, #28]
 8002b0a:	440a      	add	r2, r1
 8002b0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002b10:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b14:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b18:	015a      	lsls	r2, r3, #5
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b26:	0151      	lsls	r1, r2, #5
 8002b28:	69fa      	ldr	r2, [r7, #28]
 8002b2a:	440a      	add	r2, r1
 8002b2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002b30:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b34:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b38:	3301      	adds	r3, #1
 8002b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d3b3      	bcc.n	8002aae <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	69fa      	ldr	r2, [r7, #28]
 8002b50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b54:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002b58:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d016      	beq.n	8002b90 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b6c:	69fa      	ldr	r2, [r7, #28]
 8002b6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b72:	f043 030b 	orr.w	r3, r3, #11
 8002b76:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b82:	69fa      	ldr	r2, [r7, #28]
 8002b84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b88:	f043 030b 	orr.w	r3, r3, #11
 8002b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b8e:	e015      	b.n	8002bbc <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	69fa      	ldr	r2, [r7, #28]
 8002b9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ba2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002ba6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	69fa      	ldr	r2, [r7, #28]
 8002bb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bb6:	f043 030b 	orr.w	r3, r3, #11
 8002bba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	69fa      	ldr	r2, [r7, #28]
 8002bc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002bce:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6818      	ldr	r0, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002be0:	461a      	mov	r2, r3
 8002be2:	f002 fe15 	bl	8005810 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	695a      	ldr	r2, [r3, #20]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002bf4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f002 fd44 	bl	8005688 <USB_ReadInterrupts>
 8002c00:	4603      	mov	r3, r0
 8002c02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c0a:	d124      	bne.n	8002c56 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f002 fdda 	bl	80057ca <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f001 fd8f 	bl	800473e <USB_GetDevSpeed>
 8002c20:	4603      	mov	r3, r0
 8002c22:	461a      	mov	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681c      	ldr	r4, [r3, #0]
 8002c2c:	f001 fa28 	bl	8004080 <HAL_RCC_GetHCLKFreq>
 8002c30:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4620      	mov	r0, r4
 8002c3c:	f001 fa8e 	bl	800415c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f005 f91e 	bl	8007e82 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	695a      	ldr	r2, [r3, #20]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002c54:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f002 fd14 	bl	8005688 <USB_ReadInterrupts>
 8002c60:	4603      	mov	r3, r0
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b08      	cmp	r3, #8
 8002c68:	d10a      	bne.n	8002c80 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f005 f8fb 	bl	8007e66 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	695a      	ldr	r2, [r3, #20]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f002 0208 	and.w	r2, r2, #8
 8002c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f002 fcff 	bl	8005688 <USB_ReadInterrupts>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c90:	2b80      	cmp	r3, #128	; 0x80
 8002c92:	d122      	bne.n	8002cda <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002c94:	6a3b      	ldr	r3, [r7, #32]
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c9c:	6a3b      	ldr	r3, [r7, #32]
 8002c9e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ca4:	e014      	b.n	8002cd0 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002ca6:	6879      	ldr	r1, [r7, #4]
 8002ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002caa:	4613      	mov	r3, r2
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	4413      	add	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	440b      	add	r3, r1
 8002cb4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d105      	bne.n	8002cca <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 fb27 	bl	8003318 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ccc:	3301      	adds	r3, #1
 8002cce:	627b      	str	r3, [r7, #36]	; 0x24
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d3e5      	bcc.n	8002ca6 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f002 fcd2 	bl	8005688 <USB_ReadInterrupts>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cee:	d13b      	bne.n	8002d68 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf4:	e02b      	b.n	8002d4e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf8:	015a      	lsls	r2, r3, #5
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	4413      	add	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	440b      	add	r3, r1
 8002d14:	3340      	adds	r3, #64	; 0x40
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d115      	bne.n	8002d48 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002d1c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	da12      	bge.n	8002d48 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d26:	4613      	mov	r3, r2
 8002d28:	00db      	lsls	r3, r3, #3
 8002d2a:	4413      	add	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	440b      	add	r3, r1
 8002d30:	333f      	adds	r3, #63	; 0x3f
 8002d32:	2201      	movs	r2, #1
 8002d34:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	4619      	mov	r1, r3
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 fae8 	bl	8003318 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d3ce      	bcc.n	8002cf6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	695a      	ldr	r2, [r3, #20]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002d66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f002 fc8b 	bl	8005688 <USB_ReadInterrupts>
 8002d72:	4603      	mov	r3, r0
 8002d74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d7c:	d155      	bne.n	8002e2a <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d7e:	2301      	movs	r3, #1
 8002d80:	627b      	str	r3, [r7, #36]	; 0x24
 8002d82:	e045      	b.n	8002e10 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d86:	015a      	lsls	r2, r3, #5
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d94:	6879      	ldr	r1, [r7, #4]
 8002d96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d98:	4613      	mov	r3, r2
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	4413      	add	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	440b      	add	r3, r1
 8002da2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d12e      	bne.n	8002e0a <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002dac:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	da2b      	bge.n	8002e0a <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002dbe:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d121      	bne.n	8002e0a <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002dc6:	6879      	ldr	r1, [r7, #4]
 8002dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dca:	4613      	mov	r3, r2
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	4413      	add	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002dd8:	2201      	movs	r2, #1
 8002dda:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002de4:	6a3b      	ldr	r3, [r7, #32]
 8002de6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002de8:	6a3b      	ldr	r3, [r7, #32]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10a      	bne.n	8002e0a <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	69fa      	ldr	r2, [r7, #28]
 8002dfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e06:	6053      	str	r3, [r2, #4]
            break;
 8002e08:	e007      	b.n	8002e1a <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d3b4      	bcc.n	8002d84 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	695a      	ldr	r2, [r3, #20]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002e28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f002 fc2a 	bl	8005688 <USB_ReadInterrupts>
 8002e34:	4603      	mov	r3, r0
 8002e36:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e3e:	d10a      	bne.n	8002e56 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f005 f89f 	bl	8007f84 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695a      	ldr	r2, [r3, #20]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002e54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f002 fc14 	bl	8005688 <USB_ReadInterrupts>
 8002e60:	4603      	mov	r3, r0
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d115      	bne.n	8002e96 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	f003 0304 	and.w	r3, r3, #4
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d002      	beq.n	8002e82 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f005 f88f 	bl	8007fa0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6859      	ldr	r1, [r3, #4]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	605a      	str	r2, [r3, #4]
 8002e92:	e000      	b.n	8002e96 <HAL_PCD_IRQHandler+0x938>
      return;
 8002e94:	bf00      	nop
    }
  }
}
 8002e96:	3734      	adds	r7, #52	; 0x34
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd90      	pop	{r4, r7, pc}

08002e9c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_PCD_SetAddress+0x1a>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	e013      	b.n	8002ede <HAL_PCD_SetAddress+0x42>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	78fa      	ldrb	r2, [r7, #3]
 8002ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f002 fb72 	bl	80055b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b084      	sub	sp, #16
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
 8002eee:	4608      	mov	r0, r1
 8002ef0:	4611      	mov	r1, r2
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	70fb      	strb	r3, [r7, #3]
 8002ef8:	460b      	mov	r3, r1
 8002efa:	803b      	strh	r3, [r7, #0]
 8002efc:	4613      	mov	r3, r2
 8002efe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002f00:	2300      	movs	r3, #0
 8002f02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	da0f      	bge.n	8002f2c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	f003 020f 	and.w	r2, r3, #15
 8002f12:	4613      	mov	r3, r2
 8002f14:	00db      	lsls	r3, r3, #3
 8002f16:	4413      	add	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	3338      	adds	r3, #56	; 0x38
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	4413      	add	r3, r2
 8002f20:	3304      	adds	r3, #4
 8002f22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2201      	movs	r2, #1
 8002f28:	705a      	strb	r2, [r3, #1]
 8002f2a:	e00f      	b.n	8002f4c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f2c:	78fb      	ldrb	r3, [r7, #3]
 8002f2e:	f003 020f 	and.w	r2, r3, #15
 8002f32:	4613      	mov	r3, r2
 8002f34:	00db      	lsls	r3, r3, #3
 8002f36:	4413      	add	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	4413      	add	r3, r2
 8002f42:	3304      	adds	r3, #4
 8002f44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f4c:	78fb      	ldrb	r3, [r7, #3]
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002f58:	883a      	ldrh	r2, [r7, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	78ba      	ldrb	r2, [r7, #2]
 8002f62:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	785b      	ldrb	r3, [r3, #1]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d004      	beq.n	8002f76 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f76:	78bb      	ldrb	r3, [r7, #2]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d102      	bne.n	8002f82 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_PCD_EP_Open+0xaa>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e00e      	b.n	8002fae <HAL_PCD_EP_Open+0xc8>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68f9      	ldr	r1, [r7, #12]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f001 fbf2 	bl	8004788 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002fac:	7afb      	ldrb	r3, [r7, #11]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b084      	sub	sp, #16
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002fc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	da0f      	bge.n	8002fea <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fca:	78fb      	ldrb	r3, [r7, #3]
 8002fcc:	f003 020f 	and.w	r2, r3, #15
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4413      	add	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	3338      	adds	r3, #56	; 0x38
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	4413      	add	r3, r2
 8002fde:	3304      	adds	r3, #4
 8002fe0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	705a      	strb	r2, [r3, #1]
 8002fe8:	e00f      	b.n	800300a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fea:	78fb      	ldrb	r3, [r7, #3]
 8002fec:	f003 020f 	and.w	r2, r3, #15
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	4413      	add	r3, r2
 8003000:	3304      	adds	r3, #4
 8003002:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800300a:	78fb      	ldrb	r3, [r7, #3]
 800300c:	f003 030f 	and.w	r3, r3, #15
 8003010:	b2da      	uxtb	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_PCD_EP_Close+0x6e>
 8003020:	2302      	movs	r3, #2
 8003022:	e00e      	b.n	8003042 <HAL_PCD_EP_Close+0x8c>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68f9      	ldr	r1, [r7, #12]
 8003032:	4618      	mov	r0, r3
 8003034:	f001 fc30 	bl	8004898 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b086      	sub	sp, #24
 800304e:	af00      	add	r7, sp, #0
 8003050:	60f8      	str	r0, [r7, #12]
 8003052:	607a      	str	r2, [r7, #4]
 8003054:	603b      	str	r3, [r7, #0]
 8003056:	460b      	mov	r3, r1
 8003058:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800305a:	7afb      	ldrb	r3, [r7, #11]
 800305c:	f003 020f 	and.w	r2, r3, #15
 8003060:	4613      	mov	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	4413      	add	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4413      	add	r3, r2
 8003070:	3304      	adds	r3, #4
 8003072:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	2200      	movs	r2, #0
 8003084:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	2200      	movs	r2, #0
 800308a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800308c:	7afb      	ldrb	r3, [r7, #11]
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	b2da      	uxtb	r2, r3
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d102      	bne.n	80030a6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80030a6:	7afb      	ldrb	r3, [r7, #11]
 80030a8:	f003 030f 	and.w	r3, r3, #15
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d109      	bne.n	80030c4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6818      	ldr	r0, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	461a      	mov	r2, r3
 80030bc:	6979      	ldr	r1, [r7, #20]
 80030be:	f001 ff0f 	bl	8004ee0 <USB_EP0StartXfer>
 80030c2:	e008      	b.n	80030d6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6818      	ldr	r0, [r3, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	6979      	ldr	r1, [r7, #20]
 80030d2:	f001 fcbd 	bl	8004a50 <USB_EPStartXfer>
  }

  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	460b      	mov	r3, r1
 80030ea:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80030ec:	78fb      	ldrb	r3, [r7, #3]
 80030ee:	f003 020f 	and.w	r2, r3, #15
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	00db      	lsls	r3, r3, #3
 80030f8:	4413      	add	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003102:	681b      	ldr	r3, [r3, #0]
}
 8003104:	4618      	mov	r0, r3
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	607a      	str	r2, [r7, #4]
 800311a:	603b      	str	r3, [r7, #0]
 800311c:	460b      	mov	r3, r1
 800311e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003120:	7afb      	ldrb	r3, [r7, #11]
 8003122:	f003 020f 	and.w	r2, r3, #15
 8003126:	4613      	mov	r3, r2
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	4413      	add	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	3338      	adds	r3, #56	; 0x38
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	4413      	add	r3, r2
 8003134:	3304      	adds	r3, #4
 8003136:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	2200      	movs	r2, #0
 8003148:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	2201      	movs	r2, #1
 800314e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003150:	7afb      	ldrb	r3, [r7, #11]
 8003152:	f003 030f 	and.w	r3, r3, #15
 8003156:	b2da      	uxtb	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d102      	bne.n	800316a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800316a:	7afb      	ldrb	r3, [r7, #11]
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	2b00      	cmp	r3, #0
 8003172:	d109      	bne.n	8003188 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6818      	ldr	r0, [r3, #0]
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	b2db      	uxtb	r3, r3
 800317e:	461a      	mov	r2, r3
 8003180:	6979      	ldr	r1, [r7, #20]
 8003182:	f001 fead 	bl	8004ee0 <USB_EP0StartXfer>
 8003186:	e008      	b.n	800319a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6818      	ldr	r0, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	b2db      	uxtb	r3, r3
 8003192:	461a      	mov	r2, r3
 8003194:	6979      	ldr	r1, [r7, #20]
 8003196:	f001 fc5b 	bl	8004a50 <USB_EPStartXfer>
  }

  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	460b      	mov	r3, r1
 80031ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80031b0:	78fb      	ldrb	r3, [r7, #3]
 80031b2:	f003 020f 	and.w	r2, r3, #15
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d901      	bls.n	80031c2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e050      	b.n	8003264 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	da0f      	bge.n	80031ea <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031ca:	78fb      	ldrb	r3, [r7, #3]
 80031cc:	f003 020f 	and.w	r2, r3, #15
 80031d0:	4613      	mov	r3, r2
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	4413      	add	r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	3338      	adds	r3, #56	; 0x38
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	4413      	add	r3, r2
 80031de:	3304      	adds	r3, #4
 80031e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2201      	movs	r2, #1
 80031e6:	705a      	strb	r2, [r3, #1]
 80031e8:	e00d      	b.n	8003206 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80031ea:	78fa      	ldrb	r2, [r7, #3]
 80031ec:	4613      	mov	r3, r2
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	4413      	add	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	4413      	add	r3, r2
 80031fc:	3304      	adds	r3, #4
 80031fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2201      	movs	r2, #1
 800320a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800320c:	78fb      	ldrb	r3, [r7, #3]
 800320e:	f003 030f 	and.w	r3, r3, #15
 8003212:	b2da      	uxtb	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_PCD_EP_SetStall+0x82>
 8003222:	2302      	movs	r3, #2
 8003224:	e01e      	b.n	8003264 <HAL_PCD_EP_SetStall+0xc0>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68f9      	ldr	r1, [r7, #12]
 8003234:	4618      	mov	r0, r3
 8003236:	f002 f8eb 	bl	8005410 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800323a:	78fb      	ldrb	r3, [r7, #3]
 800323c:	f003 030f 	and.w	r3, r3, #15
 8003240:	2b00      	cmp	r3, #0
 8003242:	d10a      	bne.n	800325a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6818      	ldr	r0, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	b2d9      	uxtb	r1, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003254:	461a      	mov	r2, r3
 8003256:	f002 fadb 	bl	8005810 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	460b      	mov	r3, r1
 8003276:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003278:	78fb      	ldrb	r3, [r7, #3]
 800327a:	f003 020f 	and.w	r2, r3, #15
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	429a      	cmp	r2, r3
 8003284:	d901      	bls.n	800328a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e042      	b.n	8003310 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800328a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800328e:	2b00      	cmp	r3, #0
 8003290:	da0f      	bge.n	80032b2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003292:	78fb      	ldrb	r3, [r7, #3]
 8003294:	f003 020f 	and.w	r2, r3, #15
 8003298:	4613      	mov	r3, r2
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	4413      	add	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	3338      	adds	r3, #56	; 0x38
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	4413      	add	r3, r2
 80032a6:	3304      	adds	r3, #4
 80032a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	705a      	strb	r2, [r3, #1]
 80032b0:	e00f      	b.n	80032d2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032b2:	78fb      	ldrb	r3, [r7, #3]
 80032b4:	f003 020f 	and.w	r2, r3, #15
 80032b8:	4613      	mov	r3, r2
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	4413      	add	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	4413      	add	r3, r2
 80032c8:	3304      	adds	r3, #4
 80032ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032d8:	78fb      	ldrb	r3, [r7, #3]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d101      	bne.n	80032f2 <HAL_PCD_EP_ClrStall+0x86>
 80032ee:	2302      	movs	r3, #2
 80032f0:	e00e      	b.n	8003310 <HAL_PCD_EP_ClrStall+0xa4>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68f9      	ldr	r1, [r7, #12]
 8003300:	4618      	mov	r0, r3
 8003302:	f002 f8f3 	bl	80054ec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	460b      	mov	r3, r1
 8003322:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003324:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003328:	2b00      	cmp	r3, #0
 800332a:	da0c      	bge.n	8003346 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800332c:	78fb      	ldrb	r3, [r7, #3]
 800332e:	f003 020f 	and.w	r2, r3, #15
 8003332:	4613      	mov	r3, r2
 8003334:	00db      	lsls	r3, r3, #3
 8003336:	4413      	add	r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	3338      	adds	r3, #56	; 0x38
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	4413      	add	r3, r2
 8003340:	3304      	adds	r3, #4
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	e00c      	b.n	8003360 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003346:	78fb      	ldrb	r3, [r7, #3]
 8003348:	f003 020f 	and.w	r2, r3, #15
 800334c:	4613      	mov	r3, r2
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	4413      	add	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	4413      	add	r3, r2
 800335c:	3304      	adds	r3, #4
 800335e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68f9      	ldr	r1, [r7, #12]
 8003366:	4618      	mov	r0, r3
 8003368:	f001 ff12 	bl	8005190 <USB_EPStopXfer>
 800336c:	4603      	mov	r3, r0
 800336e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003370:	7afb      	ldrb	r3, [r7, #11]
}
 8003372:	4618      	mov	r0, r3
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b08a      	sub	sp, #40	; 0x28
 800337e:	af02      	add	r7, sp, #8
 8003380:	6078      	str	r0, [r7, #4]
 8003382:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	4613      	mov	r3, r2
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	4413      	add	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	3338      	adds	r3, #56	; 0x38
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	4413      	add	r3, r2
 800339e:	3304      	adds	r3, #4
 80033a0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6a1a      	ldr	r2, [r3, #32]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d901      	bls.n	80033b2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e06c      	b.n	800348c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	699a      	ldr	r2, [r3, #24]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	69fa      	ldr	r2, [r7, #28]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d902      	bls.n	80033ce <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	3303      	adds	r3, #3
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033d6:	e02b      	b.n	8003430 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	699a      	ldr	r2, [r3, #24]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	69fa      	ldr	r2, [r7, #28]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d902      	bls.n	80033f4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	3303      	adds	r3, #3
 80033f8:	089b      	lsrs	r3, r3, #2
 80033fa:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6919      	ldr	r1, [r3, #16]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	b2da      	uxtb	r2, r3
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800340c:	b2db      	uxtb	r3, r3
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	4603      	mov	r3, r0
 8003412:	6978      	ldr	r0, [r7, #20]
 8003414:	f001 ff66 	bl	80052e4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	691a      	ldr	r2, [r3, #16]
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	441a      	add	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6a1a      	ldr	r2, [r3, #32]
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	441a      	add	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	015a      	lsls	r2, r3, #5
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	4413      	add	r3, r2
 8003438:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	429a      	cmp	r2, r3
 8003444:	d809      	bhi.n	800345a <PCD_WriteEmptyTxFifo+0xe0>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a1a      	ldr	r2, [r3, #32]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800344e:	429a      	cmp	r2, r3
 8003450:	d203      	bcs.n	800345a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1be      	bne.n	80033d8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	699a      	ldr	r2, [r3, #24]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	429a      	cmp	r2, r3
 8003464:	d811      	bhi.n	800348a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	f003 030f 	and.w	r3, r3, #15
 800346c:	2201      	movs	r2, #1
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800347a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	43db      	mvns	r3, r3
 8003480:	6939      	ldr	r1, [r7, #16]
 8003482:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003486:	4013      	ands	r3, r2
 8003488:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3720      	adds	r7, #32
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b088      	sub	sp, #32
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	333c      	adds	r3, #60	; 0x3c
 80034ac:	3304      	adds	r3, #4
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	015a      	lsls	r2, r3, #5
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	4413      	add	r3, r2
 80034ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d17b      	bne.n	80035c2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	f003 0308 	and.w	r3, r3, #8
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d015      	beq.n	8003500 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	4a61      	ldr	r2, [pc, #388]	; (800365c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	f240 80b9 	bls.w	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 80b3 	beq.w	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	015a      	lsls	r2, r3, #5
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	4413      	add	r3, r2
 80034f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034f6:	461a      	mov	r2, r3
 80034f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034fc:	6093      	str	r3, [r2, #8]
 80034fe:	e0a7      	b.n	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	f003 0320 	and.w	r3, r3, #32
 8003506:	2b00      	cmp	r3, #0
 8003508:	d009      	beq.n	800351e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	015a      	lsls	r2, r3, #5
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	4413      	add	r3, r2
 8003512:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003516:	461a      	mov	r2, r3
 8003518:	2320      	movs	r3, #32
 800351a:	6093      	str	r3, [r2, #8]
 800351c:	e098      	b.n	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003524:	2b00      	cmp	r3, #0
 8003526:	f040 8093 	bne.w	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	4a4b      	ldr	r2, [pc, #300]	; (800365c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d90f      	bls.n	8003552 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00a      	beq.n	8003552 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	015a      	lsls	r2, r3, #5
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	4413      	add	r3, r2
 8003544:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003548:	461a      	mov	r2, r3
 800354a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800354e:	6093      	str	r3, [r2, #8]
 8003550:	e07e      	b.n	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	4613      	mov	r3, r2
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	4413      	add	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	4413      	add	r3, r2
 8003564:	3304      	adds	r3, #4
 8003566:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	69da      	ldr	r2, [r3, #28]
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	0159      	lsls	r1, r3, #5
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	440b      	add	r3, r1
 8003574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800357e:	1ad2      	subs	r2, r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d114      	bne.n	80035b4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d109      	bne.n	80035a6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6818      	ldr	r0, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800359c:	461a      	mov	r2, r3
 800359e:	2101      	movs	r1, #1
 80035a0:	f002 f936 	bl	8005810 <USB_EP0_OutStart>
 80035a4:	e006      	b.n	80035b4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	691a      	ldr	r2, [r3, #16]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	441a      	add	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	4619      	mov	r1, r3
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f004 fc1e 	bl	8007dfc <HAL_PCD_DataOutStageCallback>
 80035c0:	e046      	b.n	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	4a26      	ldr	r2, [pc, #152]	; (8003660 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d124      	bne.n	8003614 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	015a      	lsls	r2, r3, #5
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	4413      	add	r3, r2
 80035dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035e0:	461a      	mov	r2, r3
 80035e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035e6:	6093      	str	r3, [r2, #8]
 80035e8:	e032      	b.n	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	015a      	lsls	r2, r3, #5
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	4413      	add	r3, r2
 80035fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003600:	461a      	mov	r2, r3
 8003602:	2320      	movs	r3, #32
 8003604:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	b2db      	uxtb	r3, r3
 800360a:	4619      	mov	r1, r3
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f004 fbf5 	bl	8007dfc <HAL_PCD_DataOutStageCallback>
 8003612:	e01d      	b.n	8003650 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d114      	bne.n	8003644 <PCD_EP_OutXfrComplete_int+0x1b0>
 800361a:	6879      	ldr	r1, [r7, #4]
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	4613      	mov	r3, r2
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	4413      	add	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	440b      	add	r3, r1
 8003628:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d108      	bne.n	8003644 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6818      	ldr	r0, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800363c:	461a      	mov	r2, r3
 800363e:	2100      	movs	r1, #0
 8003640:	f002 f8e6 	bl	8005810 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	b2db      	uxtb	r3, r3
 8003648:	4619      	mov	r1, r3
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f004 fbd6 	bl	8007dfc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3720      	adds	r7, #32
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	4f54300a 	.word	0x4f54300a
 8003660:	4f54310a 	.word	0x4f54310a

08003664 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	333c      	adds	r3, #60	; 0x3c
 800367c:	3304      	adds	r3, #4
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	015a      	lsls	r2, r3, #5
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	4413      	add	r3, r2
 800368a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	4a15      	ldr	r2, [pc, #84]	; (80036ec <PCD_EP_OutSetupPacket_int+0x88>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d90e      	bls.n	80036b8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d009      	beq.n	80036b8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	015a      	lsls	r2, r3, #5
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	4413      	add	r3, r2
 80036ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036b0:	461a      	mov	r2, r3
 80036b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036b6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f004 fb8d 	bl	8007dd8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	4a0a      	ldr	r2, [pc, #40]	; (80036ec <PCD_EP_OutSetupPacket_int+0x88>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d90c      	bls.n	80036e0 <PCD_EP_OutSetupPacket_int+0x7c>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d108      	bne.n	80036e0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6818      	ldr	r0, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80036d8:	461a      	mov	r2, r3
 80036da:	2101      	movs	r1, #1
 80036dc:	f002 f898 	bl	8005810 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	4f54300a 	.word	0x4f54300a

080036f0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	460b      	mov	r3, r1
 80036fa:	70fb      	strb	r3, [r7, #3]
 80036fc:	4613      	mov	r3, r2
 80036fe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003706:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003708:	78fb      	ldrb	r3, [r7, #3]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d107      	bne.n	800371e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800370e:	883b      	ldrh	r3, [r7, #0]
 8003710:	0419      	lsls	r1, r3, #16
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68ba      	ldr	r2, [r7, #8]
 8003718:	430a      	orrs	r2, r1
 800371a:	629a      	str	r2, [r3, #40]	; 0x28
 800371c:	e028      	b.n	8003770 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003724:	0c1b      	lsrs	r3, r3, #16
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	4413      	add	r3, r2
 800372a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800372c:	2300      	movs	r3, #0
 800372e:	73fb      	strb	r3, [r7, #15]
 8003730:	e00d      	b.n	800374e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	7bfb      	ldrb	r3, [r7, #15]
 8003738:	3340      	adds	r3, #64	; 0x40
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4413      	add	r3, r2
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	0c1b      	lsrs	r3, r3, #16
 8003742:	68ba      	ldr	r2, [r7, #8]
 8003744:	4413      	add	r3, r2
 8003746:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	3301      	adds	r3, #1
 800374c:	73fb      	strb	r3, [r7, #15]
 800374e:	7bfa      	ldrb	r2, [r7, #15]
 8003750:	78fb      	ldrb	r3, [r7, #3]
 8003752:	3b01      	subs	r3, #1
 8003754:	429a      	cmp	r2, r3
 8003756:	d3ec      	bcc.n	8003732 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003758:	883b      	ldrh	r3, [r7, #0]
 800375a:	0418      	lsls	r0, r3, #16
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6819      	ldr	r1, [r3, #0]
 8003760:	78fb      	ldrb	r3, [r7, #3]
 8003762:	3b01      	subs	r3, #1
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	4302      	orrs	r2, r0
 8003768:	3340      	adds	r3, #64	; 0x40
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr

0800377e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800377e:	b480      	push	{r7}
 8003780:	b083      	sub	sp, #12
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
 8003786:	460b      	mov	r3, r1
 8003788:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	887a      	ldrh	r2, [r7, #2]
 8003790:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e267      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d075      	beq.n	80038c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037d6:	4b88      	ldr	r3, [pc, #544]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 030c 	and.w	r3, r3, #12
 80037de:	2b04      	cmp	r3, #4
 80037e0:	d00c      	beq.n	80037fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037e2:	4b85      	ldr	r3, [pc, #532]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037ea:	2b08      	cmp	r3, #8
 80037ec:	d112      	bne.n	8003814 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ee:	4b82      	ldr	r3, [pc, #520]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037fa:	d10b      	bne.n	8003814 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037fc:	4b7e      	ldr	r3, [pc, #504]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d05b      	beq.n	80038c0 <HAL_RCC_OscConfig+0x108>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d157      	bne.n	80038c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e242      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800381c:	d106      	bne.n	800382c <HAL_RCC_OscConfig+0x74>
 800381e:	4b76      	ldr	r3, [pc, #472]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a75      	ldr	r2, [pc, #468]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003824:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	e01d      	b.n	8003868 <HAL_RCC_OscConfig+0xb0>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003834:	d10c      	bne.n	8003850 <HAL_RCC_OscConfig+0x98>
 8003836:	4b70      	ldr	r3, [pc, #448]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a6f      	ldr	r2, [pc, #444]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 800383c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003840:	6013      	str	r3, [r2, #0]
 8003842:	4b6d      	ldr	r3, [pc, #436]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a6c      	ldr	r2, [pc, #432]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003848:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	e00b      	b.n	8003868 <HAL_RCC_OscConfig+0xb0>
 8003850:	4b69      	ldr	r3, [pc, #420]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a68      	ldr	r2, [pc, #416]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003856:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800385a:	6013      	str	r3, [r2, #0]
 800385c:	4b66      	ldr	r3, [pc, #408]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a65      	ldr	r2, [pc, #404]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d013      	beq.n	8003898 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003870:	f7fd fb6a 	bl	8000f48 <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003876:	e008      	b.n	800388a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003878:	f7fd fb66 	bl	8000f48 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b64      	cmp	r3, #100	; 0x64
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e207      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388a:	4b5b      	ldr	r3, [pc, #364]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d0f0      	beq.n	8003878 <HAL_RCC_OscConfig+0xc0>
 8003896:	e014      	b.n	80038c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003898:	f7fd fb56 	bl	8000f48 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038a0:	f7fd fb52 	bl	8000f48 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b64      	cmp	r3, #100	; 0x64
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e1f3      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038b2:	4b51      	ldr	r3, [pc, #324]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1f0      	bne.n	80038a0 <HAL_RCC_OscConfig+0xe8>
 80038be:	e000      	b.n	80038c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d063      	beq.n	8003996 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038ce:	4b4a      	ldr	r3, [pc, #296]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f003 030c 	and.w	r3, r3, #12
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00b      	beq.n	80038f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038da:	4b47      	ldr	r3, [pc, #284]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d11c      	bne.n	8003920 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038e6:	4b44      	ldr	r3, [pc, #272]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d116      	bne.n	8003920 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f2:	4b41      	ldr	r3, [pc, #260]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d005      	beq.n	800390a <HAL_RCC_OscConfig+0x152>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d001      	beq.n	800390a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e1c7      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800390a:	4b3b      	ldr	r3, [pc, #236]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	4937      	ldr	r1, [pc, #220]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 800391a:	4313      	orrs	r3, r2
 800391c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800391e:	e03a      	b.n	8003996 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d020      	beq.n	800396a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003928:	4b34      	ldr	r3, [pc, #208]	; (80039fc <HAL_RCC_OscConfig+0x244>)
 800392a:	2201      	movs	r2, #1
 800392c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392e:	f7fd fb0b 	bl	8000f48 <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003936:	f7fd fb07 	bl	8000f48 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e1a8      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003948:	4b2b      	ldr	r3, [pc, #172]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d0f0      	beq.n	8003936 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003954:	4b28      	ldr	r3, [pc, #160]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	00db      	lsls	r3, r3, #3
 8003962:	4925      	ldr	r1, [pc, #148]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 8003964:	4313      	orrs	r3, r2
 8003966:	600b      	str	r3, [r1, #0]
 8003968:	e015      	b.n	8003996 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800396a:	4b24      	ldr	r3, [pc, #144]	; (80039fc <HAL_RCC_OscConfig+0x244>)
 800396c:	2200      	movs	r2, #0
 800396e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003970:	f7fd faea 	bl	8000f48 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003978:	f7fd fae6 	bl	8000f48 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e187      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800398a:	4b1b      	ldr	r3, [pc, #108]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1f0      	bne.n	8003978 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0308 	and.w	r3, r3, #8
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d036      	beq.n	8003a10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d016      	beq.n	80039d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039aa:	4b15      	ldr	r3, [pc, #84]	; (8003a00 <HAL_RCC_OscConfig+0x248>)
 80039ac:	2201      	movs	r2, #1
 80039ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039b0:	f7fd faca 	bl	8000f48 <HAL_GetTick>
 80039b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039b6:	e008      	b.n	80039ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039b8:	f7fd fac6 	bl	8000f48 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e167      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ca:	4b0b      	ldr	r3, [pc, #44]	; (80039f8 <HAL_RCC_OscConfig+0x240>)
 80039cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d0f0      	beq.n	80039b8 <HAL_RCC_OscConfig+0x200>
 80039d6:	e01b      	b.n	8003a10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039d8:	4b09      	ldr	r3, [pc, #36]	; (8003a00 <HAL_RCC_OscConfig+0x248>)
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039de:	f7fd fab3 	bl	8000f48 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039e4:	e00e      	b.n	8003a04 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039e6:	f7fd faaf 	bl	8000f48 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d907      	bls.n	8003a04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e150      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
 80039f8:	40023800 	.word	0x40023800
 80039fc:	42470000 	.word	0x42470000
 8003a00:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a04:	4b88      	ldr	r3, [pc, #544]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003a06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1ea      	bne.n	80039e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0304 	and.w	r3, r3, #4
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 8097 	beq.w	8003b4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a22:	4b81      	ldr	r3, [pc, #516]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10f      	bne.n	8003a4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a2e:	2300      	movs	r3, #0
 8003a30:	60bb      	str	r3, [r7, #8]
 8003a32:	4b7d      	ldr	r3, [pc, #500]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	4a7c      	ldr	r2, [pc, #496]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a3e:	4b7a      	ldr	r3, [pc, #488]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a46:	60bb      	str	r3, [r7, #8]
 8003a48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a4e:	4b77      	ldr	r3, [pc, #476]	; (8003c2c <HAL_RCC_OscConfig+0x474>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d118      	bne.n	8003a8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a5a:	4b74      	ldr	r3, [pc, #464]	; (8003c2c <HAL_RCC_OscConfig+0x474>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a73      	ldr	r2, [pc, #460]	; (8003c2c <HAL_RCC_OscConfig+0x474>)
 8003a60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a66:	f7fd fa6f 	bl	8000f48 <HAL_GetTick>
 8003a6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a6c:	e008      	b.n	8003a80 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a6e:	f7fd fa6b 	bl	8000f48 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e10c      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a80:	4b6a      	ldr	r3, [pc, #424]	; (8003c2c <HAL_RCC_OscConfig+0x474>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d0f0      	beq.n	8003a6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d106      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x2ea>
 8003a94:	4b64      	ldr	r3, [pc, #400]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a98:	4a63      	ldr	r2, [pc, #396]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003a9a:	f043 0301 	orr.w	r3, r3, #1
 8003a9e:	6713      	str	r3, [r2, #112]	; 0x70
 8003aa0:	e01c      	b.n	8003adc <HAL_RCC_OscConfig+0x324>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b05      	cmp	r3, #5
 8003aa8:	d10c      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x30c>
 8003aaa:	4b5f      	ldr	r3, [pc, #380]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aae:	4a5e      	ldr	r2, [pc, #376]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003ab0:	f043 0304 	orr.w	r3, r3, #4
 8003ab4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ab6:	4b5c      	ldr	r3, [pc, #368]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aba:	4a5b      	ldr	r2, [pc, #364]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003abc:	f043 0301 	orr.w	r3, r3, #1
 8003ac0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ac2:	e00b      	b.n	8003adc <HAL_RCC_OscConfig+0x324>
 8003ac4:	4b58      	ldr	r3, [pc, #352]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac8:	4a57      	ldr	r2, [pc, #348]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003aca:	f023 0301 	bic.w	r3, r3, #1
 8003ace:	6713      	str	r3, [r2, #112]	; 0x70
 8003ad0:	4b55      	ldr	r3, [pc, #340]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad4:	4a54      	ldr	r2, [pc, #336]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003ad6:	f023 0304 	bic.w	r3, r3, #4
 8003ada:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d015      	beq.n	8003b10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae4:	f7fd fa30 	bl	8000f48 <HAL_GetTick>
 8003ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aea:	e00a      	b.n	8003b02 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aec:	f7fd fa2c 	bl	8000f48 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e0cb      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b02:	4b49      	ldr	r3, [pc, #292]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d0ee      	beq.n	8003aec <HAL_RCC_OscConfig+0x334>
 8003b0e:	e014      	b.n	8003b3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b10:	f7fd fa1a 	bl	8000f48 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b16:	e00a      	b.n	8003b2e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b18:	f7fd fa16 	bl	8000f48 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e0b5      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b2e:	4b3e      	ldr	r3, [pc, #248]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1ee      	bne.n	8003b18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b3a:	7dfb      	ldrb	r3, [r7, #23]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d105      	bne.n	8003b4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b40:	4b39      	ldr	r3, [pc, #228]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b44:	4a38      	ldr	r2, [pc, #224]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003b46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b4a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 80a1 	beq.w	8003c98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b56:	4b34      	ldr	r3, [pc, #208]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d05c      	beq.n	8003c1c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d141      	bne.n	8003bee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b6a:	4b31      	ldr	r3, [pc, #196]	; (8003c30 <HAL_RCC_OscConfig+0x478>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b70:	f7fd f9ea 	bl	8000f48 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b78:	f7fd f9e6 	bl	8000f48 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e087      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b8a:	4b27      	ldr	r3, [pc, #156]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1f0      	bne.n	8003b78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69da      	ldr	r2, [r3, #28]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba4:	019b      	lsls	r3, r3, #6
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	085b      	lsrs	r3, r3, #1
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	041b      	lsls	r3, r3, #16
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb8:	061b      	lsls	r3, r3, #24
 8003bba:	491b      	ldr	r1, [pc, #108]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bc0:	4b1b      	ldr	r3, [pc, #108]	; (8003c30 <HAL_RCC_OscConfig+0x478>)
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc6:	f7fd f9bf 	bl	8000f48 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bce:	f7fd f9bb 	bl	8000f48 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e05c      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003be0:	4b11      	ldr	r3, [pc, #68]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d0f0      	beq.n	8003bce <HAL_RCC_OscConfig+0x416>
 8003bec:	e054      	b.n	8003c98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bee:	4b10      	ldr	r3, [pc, #64]	; (8003c30 <HAL_RCC_OscConfig+0x478>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf4:	f7fd f9a8 	bl	8000f48 <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bfc:	f7fd f9a4 	bl	8000f48 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e045      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c0e:	4b06      	ldr	r3, [pc, #24]	; (8003c28 <HAL_RCC_OscConfig+0x470>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1f0      	bne.n	8003bfc <HAL_RCC_OscConfig+0x444>
 8003c1a:	e03d      	b.n	8003c98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d107      	bne.n	8003c34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e038      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	40007000 	.word	0x40007000
 8003c30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c34:	4b1b      	ldr	r3, [pc, #108]	; (8003ca4 <HAL_RCC_OscConfig+0x4ec>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d028      	beq.n	8003c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d121      	bne.n	8003c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d11a      	bne.n	8003c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c64:	4013      	ands	r3, r2
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d111      	bne.n	8003c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7a:	085b      	lsrs	r3, r3, #1
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d107      	bne.n	8003c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d001      	beq.n	8003c98 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e000      	b.n	8003c9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	40023800 	.word	0x40023800

08003ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e0cc      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cbc:	4b68      	ldr	r3, [pc, #416]	; (8003e60 <HAL_RCC_ClockConfig+0x1b8>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	683a      	ldr	r2, [r7, #0]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d90c      	bls.n	8003ce4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cca:	4b65      	ldr	r3, [pc, #404]	; (8003e60 <HAL_RCC_ClockConfig+0x1b8>)
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	b2d2      	uxtb	r2, r2
 8003cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cd2:	4b63      	ldr	r3, [pc, #396]	; (8003e60 <HAL_RCC_ClockConfig+0x1b8>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0307 	and.w	r3, r3, #7
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d001      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e0b8      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d020      	beq.n	8003d32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0304 	and.w	r3, r3, #4
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d005      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cfc:	4b59      	ldr	r3, [pc, #356]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	4a58      	ldr	r2, [pc, #352]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0308 	and.w	r3, r3, #8
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d005      	beq.n	8003d20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d14:	4b53      	ldr	r3, [pc, #332]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	4a52      	ldr	r2, [pc, #328]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d20:	4b50      	ldr	r3, [pc, #320]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	494d      	ldr	r1, [pc, #308]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d044      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d107      	bne.n	8003d56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d46:	4b47      	ldr	r3, [pc, #284]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d119      	bne.n	8003d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e07f      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d003      	beq.n	8003d66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d62:	2b03      	cmp	r3, #3
 8003d64:	d107      	bne.n	8003d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d66:	4b3f      	ldr	r3, [pc, #252]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d109      	bne.n	8003d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e06f      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d76:	4b3b      	ldr	r3, [pc, #236]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e067      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d86:	4b37      	ldr	r3, [pc, #220]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f023 0203 	bic.w	r2, r3, #3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	4934      	ldr	r1, [pc, #208]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d98:	f7fd f8d6 	bl	8000f48 <HAL_GetTick>
 8003d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d9e:	e00a      	b.n	8003db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003da0:	f7fd f8d2 	bl	8000f48 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e04f      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003db6:	4b2b      	ldr	r3, [pc, #172]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f003 020c 	and.w	r2, r3, #12
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d1eb      	bne.n	8003da0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003dc8:	4b25      	ldr	r3, [pc, #148]	; (8003e60 <HAL_RCC_ClockConfig+0x1b8>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0307 	and.w	r3, r3, #7
 8003dd0:	683a      	ldr	r2, [r7, #0]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d20c      	bcs.n	8003df0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dd6:	4b22      	ldr	r3, [pc, #136]	; (8003e60 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dde:	4b20      	ldr	r3, [pc, #128]	; (8003e60 <HAL_RCC_ClockConfig+0x1b8>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d001      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e032      	b.n	8003e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d008      	beq.n	8003e0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dfc:	4b19      	ldr	r3, [pc, #100]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	4916      	ldr	r1, [pc, #88]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0308 	and.w	r3, r3, #8
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d009      	beq.n	8003e2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e1a:	4b12      	ldr	r3, [pc, #72]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	490e      	ldr	r1, [pc, #56]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e2e:	f000 f821 	bl	8003e74 <HAL_RCC_GetSysClockFreq>
 8003e32:	4602      	mov	r2, r0
 8003e34:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <HAL_RCC_ClockConfig+0x1bc>)
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	091b      	lsrs	r3, r3, #4
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	490a      	ldr	r1, [pc, #40]	; (8003e68 <HAL_RCC_ClockConfig+0x1c0>)
 8003e40:	5ccb      	ldrb	r3, [r1, r3]
 8003e42:	fa22 f303 	lsr.w	r3, r2, r3
 8003e46:	4a09      	ldr	r2, [pc, #36]	; (8003e6c <HAL_RCC_ClockConfig+0x1c4>)
 8003e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e4a:	4b09      	ldr	r3, [pc, #36]	; (8003e70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7fd f836 	bl	8000ec0 <HAL_InitTick>

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	40023c00 	.word	0x40023c00
 8003e64:	40023800 	.word	0x40023800
 8003e68:	08008e08 	.word	0x08008e08
 8003e6c:	20000000 	.word	0x20000000
 8003e70:	20000004 	.word	0x20000004

08003e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e78:	b094      	sub	sp, #80	; 0x50
 8003e7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	647b      	str	r3, [r7, #68]	; 0x44
 8003e80:	2300      	movs	r3, #0
 8003e82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e84:	2300      	movs	r3, #0
 8003e86:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e8c:	4b79      	ldr	r3, [pc, #484]	; (8004074 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 030c 	and.w	r3, r3, #12
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d00d      	beq.n	8003eb4 <HAL_RCC_GetSysClockFreq+0x40>
 8003e98:	2b08      	cmp	r3, #8
 8003e9a:	f200 80e1 	bhi.w	8004060 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	d003      	beq.n	8003eae <HAL_RCC_GetSysClockFreq+0x3a>
 8003ea6:	e0db      	b.n	8004060 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ea8:	4b73      	ldr	r3, [pc, #460]	; (8004078 <HAL_RCC_GetSysClockFreq+0x204>)
 8003eaa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003eac:	e0db      	b.n	8004066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003eae:	4b73      	ldr	r3, [pc, #460]	; (800407c <HAL_RCC_GetSysClockFreq+0x208>)
 8003eb0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003eb2:	e0d8      	b.n	8004066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003eb4:	4b6f      	ldr	r3, [pc, #444]	; (8004074 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ebc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ebe:	4b6d      	ldr	r3, [pc, #436]	; (8004074 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d063      	beq.n	8003f92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eca:	4b6a      	ldr	r3, [pc, #424]	; (8004074 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	099b      	lsrs	r3, r3, #6
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ed4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003edc:	633b      	str	r3, [r7, #48]	; 0x30
 8003ede:	2300      	movs	r3, #0
 8003ee0:	637b      	str	r3, [r7, #52]	; 0x34
 8003ee2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003ee6:	4622      	mov	r2, r4
 8003ee8:	462b      	mov	r3, r5
 8003eea:	f04f 0000 	mov.w	r0, #0
 8003eee:	f04f 0100 	mov.w	r1, #0
 8003ef2:	0159      	lsls	r1, r3, #5
 8003ef4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ef8:	0150      	lsls	r0, r2, #5
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	4621      	mov	r1, r4
 8003f00:	1a51      	subs	r1, r2, r1
 8003f02:	6139      	str	r1, [r7, #16]
 8003f04:	4629      	mov	r1, r5
 8003f06:	eb63 0301 	sbc.w	r3, r3, r1
 8003f0a:	617b      	str	r3, [r7, #20]
 8003f0c:	f04f 0200 	mov.w	r2, #0
 8003f10:	f04f 0300 	mov.w	r3, #0
 8003f14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f18:	4659      	mov	r1, fp
 8003f1a:	018b      	lsls	r3, r1, #6
 8003f1c:	4651      	mov	r1, sl
 8003f1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f22:	4651      	mov	r1, sl
 8003f24:	018a      	lsls	r2, r1, #6
 8003f26:	4651      	mov	r1, sl
 8003f28:	ebb2 0801 	subs.w	r8, r2, r1
 8003f2c:	4659      	mov	r1, fp
 8003f2e:	eb63 0901 	sbc.w	r9, r3, r1
 8003f32:	f04f 0200 	mov.w	r2, #0
 8003f36:	f04f 0300 	mov.w	r3, #0
 8003f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f46:	4690      	mov	r8, r2
 8003f48:	4699      	mov	r9, r3
 8003f4a:	4623      	mov	r3, r4
 8003f4c:	eb18 0303 	adds.w	r3, r8, r3
 8003f50:	60bb      	str	r3, [r7, #8]
 8003f52:	462b      	mov	r3, r5
 8003f54:	eb49 0303 	adc.w	r3, r9, r3
 8003f58:	60fb      	str	r3, [r7, #12]
 8003f5a:	f04f 0200 	mov.w	r2, #0
 8003f5e:	f04f 0300 	mov.w	r3, #0
 8003f62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f66:	4629      	mov	r1, r5
 8003f68:	024b      	lsls	r3, r1, #9
 8003f6a:	4621      	mov	r1, r4
 8003f6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f70:	4621      	mov	r1, r4
 8003f72:	024a      	lsls	r2, r1, #9
 8003f74:	4610      	mov	r0, r2
 8003f76:	4619      	mov	r1, r3
 8003f78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f7e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f84:	f7fc f97c 	bl	8000280 <__aeabi_uldivmod>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f90:	e058      	b.n	8004044 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f92:	4b38      	ldr	r3, [pc, #224]	; (8004074 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	099b      	lsrs	r3, r3, #6
 8003f98:	2200      	movs	r2, #0
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	4611      	mov	r1, r2
 8003f9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003fa2:	623b      	str	r3, [r7, #32]
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fa8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003fac:	4642      	mov	r2, r8
 8003fae:	464b      	mov	r3, r9
 8003fb0:	f04f 0000 	mov.w	r0, #0
 8003fb4:	f04f 0100 	mov.w	r1, #0
 8003fb8:	0159      	lsls	r1, r3, #5
 8003fba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fbe:	0150      	lsls	r0, r2, #5
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	4641      	mov	r1, r8
 8003fc6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003fca:	4649      	mov	r1, r9
 8003fcc:	eb63 0b01 	sbc.w	fp, r3, r1
 8003fd0:	f04f 0200 	mov.w	r2, #0
 8003fd4:	f04f 0300 	mov.w	r3, #0
 8003fd8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fdc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fe0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fe4:	ebb2 040a 	subs.w	r4, r2, sl
 8003fe8:	eb63 050b 	sbc.w	r5, r3, fp
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	00eb      	lsls	r3, r5, #3
 8003ff6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ffa:	00e2      	lsls	r2, r4, #3
 8003ffc:	4614      	mov	r4, r2
 8003ffe:	461d      	mov	r5, r3
 8004000:	4643      	mov	r3, r8
 8004002:	18e3      	adds	r3, r4, r3
 8004004:	603b      	str	r3, [r7, #0]
 8004006:	464b      	mov	r3, r9
 8004008:	eb45 0303 	adc.w	r3, r5, r3
 800400c:	607b      	str	r3, [r7, #4]
 800400e:	f04f 0200 	mov.w	r2, #0
 8004012:	f04f 0300 	mov.w	r3, #0
 8004016:	e9d7 4500 	ldrd	r4, r5, [r7]
 800401a:	4629      	mov	r1, r5
 800401c:	028b      	lsls	r3, r1, #10
 800401e:	4621      	mov	r1, r4
 8004020:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004024:	4621      	mov	r1, r4
 8004026:	028a      	lsls	r2, r1, #10
 8004028:	4610      	mov	r0, r2
 800402a:	4619      	mov	r1, r3
 800402c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800402e:	2200      	movs	r2, #0
 8004030:	61bb      	str	r3, [r7, #24]
 8004032:	61fa      	str	r2, [r7, #28]
 8004034:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004038:	f7fc f922 	bl	8000280 <__aeabi_uldivmod>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	4613      	mov	r3, r2
 8004042:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004044:	4b0b      	ldr	r3, [pc, #44]	; (8004074 <HAL_RCC_GetSysClockFreq+0x200>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	0c1b      	lsrs	r3, r3, #16
 800404a:	f003 0303 	and.w	r3, r3, #3
 800404e:	3301      	adds	r3, #1
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004054:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004056:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004058:	fbb2 f3f3 	udiv	r3, r2, r3
 800405c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800405e:	e002      	b.n	8004066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004060:	4b05      	ldr	r3, [pc, #20]	; (8004078 <HAL_RCC_GetSysClockFreq+0x204>)
 8004062:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004064:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004066:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004068:	4618      	mov	r0, r3
 800406a:	3750      	adds	r7, #80	; 0x50
 800406c:	46bd      	mov	sp, r7
 800406e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004072:	bf00      	nop
 8004074:	40023800 	.word	0x40023800
 8004078:	00f42400 	.word	0x00f42400
 800407c:	007a1200 	.word	0x007a1200

08004080 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004084:	4b03      	ldr	r3, [pc, #12]	; (8004094 <HAL_RCC_GetHCLKFreq+0x14>)
 8004086:	681b      	ldr	r3, [r3, #0]
}
 8004088:	4618      	mov	r0, r3
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	20000000 	.word	0x20000000

08004098 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004098:	b084      	sub	sp, #16
 800409a:	b580      	push	{r7, lr}
 800409c:	b084      	sub	sp, #16
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
 80040a2:	f107 001c 	add.w	r0, r7, #28
 80040a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80040aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d122      	bne.n	80040f6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80040c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80040d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d105      	bne.n	80040ea <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f001 fbee 	bl	80058cc <USB_CoreReset>
 80040f0:	4603      	mov	r3, r0
 80040f2:	73fb      	strb	r3, [r7, #15]
 80040f4:	e01a      	b.n	800412c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f001 fbe2 	bl	80058cc <USB_CoreReset>
 8004108:	4603      	mov	r3, r0
 800410a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800410c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800410e:	2b00      	cmp	r3, #0
 8004110:	d106      	bne.n	8004120 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004116:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	639a      	str	r2, [r3, #56]	; 0x38
 800411e:	e005      	b.n	800412c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004124:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800412c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412e:	2b01      	cmp	r3, #1
 8004130:	d10b      	bne.n	800414a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f043 0206 	orr.w	r2, r3, #6
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f043 0220 	orr.w	r2, r3, #32
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800414a:	7bfb      	ldrb	r3, [r7, #15]
}
 800414c:	4618      	mov	r0, r3
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004156:	b004      	add	sp, #16
 8004158:	4770      	bx	lr
	...

0800415c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	4613      	mov	r3, r2
 8004168:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800416a:	79fb      	ldrb	r3, [r7, #7]
 800416c:	2b02      	cmp	r3, #2
 800416e:	d165      	bne.n	800423c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4a41      	ldr	r2, [pc, #260]	; (8004278 <USB_SetTurnaroundTime+0x11c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d906      	bls.n	8004186 <USB_SetTurnaroundTime+0x2a>
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	4a40      	ldr	r2, [pc, #256]	; (800427c <USB_SetTurnaroundTime+0x120>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d202      	bcs.n	8004186 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004180:	230f      	movs	r3, #15
 8004182:	617b      	str	r3, [r7, #20]
 8004184:	e062      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	4a3c      	ldr	r2, [pc, #240]	; (800427c <USB_SetTurnaroundTime+0x120>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d306      	bcc.n	800419c <USB_SetTurnaroundTime+0x40>
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	4a3b      	ldr	r2, [pc, #236]	; (8004280 <USB_SetTurnaroundTime+0x124>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d202      	bcs.n	800419c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004196:	230e      	movs	r3, #14
 8004198:	617b      	str	r3, [r7, #20]
 800419a:	e057      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	4a38      	ldr	r2, [pc, #224]	; (8004280 <USB_SetTurnaroundTime+0x124>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d306      	bcc.n	80041b2 <USB_SetTurnaroundTime+0x56>
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4a37      	ldr	r2, [pc, #220]	; (8004284 <USB_SetTurnaroundTime+0x128>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d202      	bcs.n	80041b2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80041ac:	230d      	movs	r3, #13
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	e04c      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	4a33      	ldr	r2, [pc, #204]	; (8004284 <USB_SetTurnaroundTime+0x128>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d306      	bcc.n	80041c8 <USB_SetTurnaroundTime+0x6c>
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4a32      	ldr	r2, [pc, #200]	; (8004288 <USB_SetTurnaroundTime+0x12c>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d802      	bhi.n	80041c8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80041c2:	230c      	movs	r3, #12
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	e041      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	4a2f      	ldr	r2, [pc, #188]	; (8004288 <USB_SetTurnaroundTime+0x12c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d906      	bls.n	80041de <USB_SetTurnaroundTime+0x82>
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	4a2e      	ldr	r2, [pc, #184]	; (800428c <USB_SetTurnaroundTime+0x130>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d802      	bhi.n	80041de <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80041d8:	230b      	movs	r3, #11
 80041da:	617b      	str	r3, [r7, #20]
 80041dc:	e036      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	4a2a      	ldr	r2, [pc, #168]	; (800428c <USB_SetTurnaroundTime+0x130>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d906      	bls.n	80041f4 <USB_SetTurnaroundTime+0x98>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	4a29      	ldr	r2, [pc, #164]	; (8004290 <USB_SetTurnaroundTime+0x134>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d802      	bhi.n	80041f4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80041ee:	230a      	movs	r3, #10
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	e02b      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	4a26      	ldr	r2, [pc, #152]	; (8004290 <USB_SetTurnaroundTime+0x134>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d906      	bls.n	800420a <USB_SetTurnaroundTime+0xae>
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4a25      	ldr	r2, [pc, #148]	; (8004294 <USB_SetTurnaroundTime+0x138>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d202      	bcs.n	800420a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004204:	2309      	movs	r3, #9
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	e020      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	4a21      	ldr	r2, [pc, #132]	; (8004294 <USB_SetTurnaroundTime+0x138>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d306      	bcc.n	8004220 <USB_SetTurnaroundTime+0xc4>
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	4a20      	ldr	r2, [pc, #128]	; (8004298 <USB_SetTurnaroundTime+0x13c>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d802      	bhi.n	8004220 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800421a:	2308      	movs	r3, #8
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	e015      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	4a1d      	ldr	r2, [pc, #116]	; (8004298 <USB_SetTurnaroundTime+0x13c>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d906      	bls.n	8004236 <USB_SetTurnaroundTime+0xda>
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	4a1c      	ldr	r2, [pc, #112]	; (800429c <USB_SetTurnaroundTime+0x140>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d202      	bcs.n	8004236 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004230:	2307      	movs	r3, #7
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	e00a      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004236:	2306      	movs	r3, #6
 8004238:	617b      	str	r3, [r7, #20]
 800423a:	e007      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800423c:	79fb      	ldrb	r3, [r7, #7]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d102      	bne.n	8004248 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004242:	2309      	movs	r3, #9
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	e001      	b.n	800424c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004248:	2309      	movs	r3, #9
 800424a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	029b      	lsls	r3, r3, #10
 8004260:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004264:	431a      	orrs	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	371c      	adds	r7, #28
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	00d8acbf 	.word	0x00d8acbf
 800427c:	00e4e1c0 	.word	0x00e4e1c0
 8004280:	00f42400 	.word	0x00f42400
 8004284:	01067380 	.word	0x01067380
 8004288:	011a499f 	.word	0x011a499f
 800428c:	01312cff 	.word	0x01312cff
 8004290:	014ca43f 	.word	0x014ca43f
 8004294:	016e3600 	.word	0x016e3600
 8004298:	01a6ab1f 	.word	0x01a6ab1f
 800429c:	01e84800 	.word	0x01e84800

080042a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f043 0201 	orr.w	r2, r3, #1
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80042c2:	b480      	push	{r7}
 80042c4:	b083      	sub	sp, #12
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f023 0201 	bic.w	r2, r3, #1
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	460b      	mov	r3, r1
 80042ee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80042f0:	2300      	movs	r3, #0
 80042f2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d115      	bne.n	8004332 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004312:	2001      	movs	r0, #1
 8004314:	f7fc fe24 	bl	8000f60 <HAL_Delay>
      ms++;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	3301      	adds	r3, #1
 800431c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f001 fa45 	bl	80057ae <USB_GetMode>
 8004324:	4603      	mov	r3, r0
 8004326:	2b01      	cmp	r3, #1
 8004328:	d01e      	beq.n	8004368 <USB_SetCurrentMode+0x84>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2b31      	cmp	r3, #49	; 0x31
 800432e:	d9f0      	bls.n	8004312 <USB_SetCurrentMode+0x2e>
 8004330:	e01a      	b.n	8004368 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004332:	78fb      	ldrb	r3, [r7, #3]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d115      	bne.n	8004364 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004344:	2001      	movs	r0, #1
 8004346:	f7fc fe0b 	bl	8000f60 <HAL_Delay>
      ms++;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	3301      	adds	r3, #1
 800434e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f001 fa2c 	bl	80057ae <USB_GetMode>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d005      	beq.n	8004368 <USB_SetCurrentMode+0x84>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b31      	cmp	r3, #49	; 0x31
 8004360:	d9f0      	bls.n	8004344 <USB_SetCurrentMode+0x60>
 8004362:	e001      	b.n	8004368 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e005      	b.n	8004374 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2b32      	cmp	r3, #50	; 0x32
 800436c:	d101      	bne.n	8004372 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e000      	b.n	8004374 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800437c:	b084      	sub	sp, #16
 800437e:	b580      	push	{r7, lr}
 8004380:	b086      	sub	sp, #24
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
 8004386:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800438a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004396:	2300      	movs	r3, #0
 8004398:	613b      	str	r3, [r7, #16]
 800439a:	e009      	b.n	80043b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	3340      	adds	r3, #64	; 0x40
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	2200      	movs	r2, #0
 80043a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	3301      	adds	r3, #1
 80043ae:	613b      	str	r3, [r7, #16]
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	2b0e      	cmp	r3, #14
 80043b4:	d9f2      	bls.n	800439c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80043b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d11c      	bne.n	80043f6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80043ca:	f043 0302 	orr.w	r3, r3, #2
 80043ce:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ec:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	639a      	str	r2, [r3, #56]	; 0x38
 80043f4:	e00b      	b.n	800440e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043fa:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004406:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004414:	461a      	mov	r2, r3
 8004416:	2300      	movs	r3, #0
 8004418:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004420:	4619      	mov	r1, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004428:	461a      	mov	r2, r3
 800442a:	680b      	ldr	r3, [r1, #0]
 800442c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800442e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004430:	2b01      	cmp	r3, #1
 8004432:	d10c      	bne.n	800444e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004436:	2b00      	cmp	r3, #0
 8004438:	d104      	bne.n	8004444 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800443a:	2100      	movs	r1, #0
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f965 	bl	800470c <USB_SetDevSpeed>
 8004442:	e008      	b.n	8004456 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004444:	2101      	movs	r1, #1
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 f960 	bl	800470c <USB_SetDevSpeed>
 800444c:	e003      	b.n	8004456 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800444e:	2103      	movs	r1, #3
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f95b 	bl	800470c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004456:	2110      	movs	r1, #16
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 f8f3 	bl	8004644 <USB_FlushTxFifo>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 f91f 	bl	80046ac <USB_FlushRxFifo>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800447e:	461a      	mov	r2, r3
 8004480:	2300      	movs	r3, #0
 8004482:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800448a:	461a      	mov	r2, r3
 800448c:	2300      	movs	r3, #0
 800448e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004496:	461a      	mov	r2, r3
 8004498:	2300      	movs	r3, #0
 800449a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800449c:	2300      	movs	r3, #0
 800449e:	613b      	str	r3, [r7, #16]
 80044a0:	e043      	b.n	800452a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	015a      	lsls	r2, r3, #5
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	4413      	add	r3, r2
 80044aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80044b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044b8:	d118      	bne.n	80044ec <USB_DevInit+0x170>
    {
      if (i == 0U)
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10a      	bne.n	80044d6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	015a      	lsls	r2, r3, #5
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044cc:	461a      	mov	r2, r3
 80044ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80044d2:	6013      	str	r3, [r2, #0]
 80044d4:	e013      	b.n	80044fe <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	015a      	lsls	r2, r3, #5
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4413      	add	r3, r2
 80044de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044e2:	461a      	mov	r2, r3
 80044e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	e008      	b.n	80044fe <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044f8:	461a      	mov	r2, r3
 80044fa:	2300      	movs	r3, #0
 80044fc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	015a      	lsls	r2, r3, #5
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4413      	add	r3, r2
 8004506:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800450a:	461a      	mov	r2, r3
 800450c:	2300      	movs	r3, #0
 800450e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	015a      	lsls	r2, r3, #5
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4413      	add	r3, r2
 8004518:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800451c:	461a      	mov	r2, r3
 800451e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004522:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	3301      	adds	r3, #1
 8004528:	613b      	str	r3, [r7, #16]
 800452a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	429a      	cmp	r2, r3
 8004530:	d3b7      	bcc.n	80044a2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004532:	2300      	movs	r3, #0
 8004534:	613b      	str	r3, [r7, #16]
 8004536:	e043      	b.n	80045c0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	015a      	lsls	r2, r3, #5
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	4413      	add	r3, r2
 8004540:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800454a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800454e:	d118      	bne.n	8004582 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10a      	bne.n	800456c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	015a      	lsls	r2, r3, #5
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	4413      	add	r3, r2
 800455e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004562:	461a      	mov	r2, r3
 8004564:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004568:	6013      	str	r3, [r2, #0]
 800456a:	e013      	b.n	8004594 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	015a      	lsls	r2, r3, #5
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	4413      	add	r3, r2
 8004574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004578:	461a      	mov	r2, r3
 800457a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800457e:	6013      	str	r3, [r2, #0]
 8004580:	e008      	b.n	8004594 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	015a      	lsls	r2, r3, #5
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	4413      	add	r3, r2
 800458a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800458e:	461a      	mov	r2, r3
 8004590:	2300      	movs	r3, #0
 8004592:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	015a      	lsls	r2, r3, #5
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	4413      	add	r3, r2
 800459c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045a0:	461a      	mov	r2, r3
 80045a2:	2300      	movs	r3, #0
 80045a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	015a      	lsls	r2, r3, #5
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4413      	add	r3, r2
 80045ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045b2:	461a      	mov	r2, r3
 80045b4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80045b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	3301      	adds	r3, #1
 80045be:	613b      	str	r3, [r7, #16]
 80045c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d3b7      	bcc.n	8004538 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045da:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80045e8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80045ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d105      	bne.n	80045fc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	f043 0210 	orr.w	r2, r3, #16
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	699a      	ldr	r2, [r3, #24]
 8004600:	4b0f      	ldr	r3, [pc, #60]	; (8004640 <USB_DevInit+0x2c4>)
 8004602:	4313      	orrs	r3, r2
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800460a:	2b00      	cmp	r3, #0
 800460c:	d005      	beq.n	800461a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	f043 0208 	orr.w	r2, r3, #8
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800461a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800461c:	2b01      	cmp	r3, #1
 800461e:	d107      	bne.n	8004630 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004628:	f043 0304 	orr.w	r3, r3, #4
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004630:	7dfb      	ldrb	r3, [r7, #23]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3718      	adds	r7, #24
 8004636:	46bd      	mov	sp, r7
 8004638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800463c:	b004      	add	sp, #16
 800463e:	4770      	bx	lr
 8004640:	803c3800 	.word	0x803c3800

08004644 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800464e:	2300      	movs	r3, #0
 8004650:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	3301      	adds	r3, #1
 8004656:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4a13      	ldr	r2, [pc, #76]	; (80046a8 <USB_FlushTxFifo+0x64>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d901      	bls.n	8004664 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e01b      	b.n	800469c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	2b00      	cmp	r3, #0
 800466a:	daf2      	bge.n	8004652 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	019b      	lsls	r3, r3, #6
 8004674:	f043 0220 	orr.w	r2, r3, #32
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	3301      	adds	r3, #1
 8004680:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4a08      	ldr	r2, [pc, #32]	; (80046a8 <USB_FlushTxFifo+0x64>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d901      	bls.n	800468e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e006      	b.n	800469c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	f003 0320 	and.w	r3, r3, #32
 8004696:	2b20      	cmp	r3, #32
 8004698:	d0f0      	beq.n	800467c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	00030d40 	.word	0x00030d40

080046ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b085      	sub	sp, #20
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80046b4:	2300      	movs	r3, #0
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	3301      	adds	r3, #1
 80046bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	4a11      	ldr	r2, [pc, #68]	; (8004708 <USB_FlushRxFifo+0x5c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d901      	bls.n	80046ca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e018      	b.n	80046fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	daf2      	bge.n	80046b8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80046d2:	2300      	movs	r3, #0
 80046d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2210      	movs	r2, #16
 80046da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	3301      	adds	r3, #1
 80046e0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	4a08      	ldr	r2, [pc, #32]	; (8004708 <USB_FlushRxFifo+0x5c>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d901      	bls.n	80046ee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e006      	b.n	80046fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	f003 0310 	and.w	r3, r3, #16
 80046f6:	2b10      	cmp	r3, #16
 80046f8:	d0f0      	beq.n	80046dc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	00030d40 	.word	0x00030d40

0800470c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	460b      	mov	r3, r1
 8004716:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	78fb      	ldrb	r3, [r7, #3]
 8004726:	68f9      	ldr	r1, [r7, #12]
 8004728:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800472c:	4313      	orrs	r3, r2
 800472e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3714      	adds	r7, #20
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800473e:	b480      	push	{r7}
 8004740:	b087      	sub	sp, #28
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 0306 	and.w	r3, r3, #6
 8004756:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d102      	bne.n	8004764 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800475e:	2300      	movs	r3, #0
 8004760:	75fb      	strb	r3, [r7, #23]
 8004762:	e00a      	b.n	800477a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2b02      	cmp	r3, #2
 8004768:	d002      	beq.n	8004770 <USB_GetDevSpeed+0x32>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2b06      	cmp	r3, #6
 800476e:	d102      	bne.n	8004776 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004770:	2302      	movs	r3, #2
 8004772:	75fb      	strb	r3, [r7, #23]
 8004774:	e001      	b.n	800477a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004776:	230f      	movs	r3, #15
 8004778:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800477a:	7dfb      	ldrb	r3, [r7, #23]
}
 800477c:	4618      	mov	r0, r3
 800477e:	371c      	adds	r7, #28
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	785b      	ldrb	r3, [r3, #1]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d13a      	bne.n	800481a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047aa:	69da      	ldr	r2, [r3, #28]
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	f003 030f 	and.w	r3, r3, #15
 80047b4:	2101      	movs	r1, #1
 80047b6:	fa01 f303 	lsl.w	r3, r1, r3
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	68f9      	ldr	r1, [r7, #12]
 80047be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047c2:	4313      	orrs	r3, r2
 80047c4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	015a      	lsls	r2, r3, #5
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4413      	add	r3, r2
 80047ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d155      	bne.n	8004888 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	791b      	ldrb	r3, [r3, #4]
 80047f6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80047f8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	059b      	lsls	r3, r3, #22
 80047fe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004800:	4313      	orrs	r3, r2
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	0151      	lsls	r1, r2, #5
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	440a      	add	r2, r1
 800480a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800480e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004812:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004816:	6013      	str	r3, [r2, #0]
 8004818:	e036      	b.n	8004888 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004820:	69da      	ldr	r2, [r3, #28]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	f003 030f 	and.w	r3, r3, #15
 800482a:	2101      	movs	r1, #1
 800482c:	fa01 f303 	lsl.w	r3, r1, r3
 8004830:	041b      	lsls	r3, r3, #16
 8004832:	68f9      	ldr	r1, [r7, #12]
 8004834:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004838:	4313      	orrs	r3, r2
 800483a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	015a      	lsls	r2, r3, #5
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	4413      	add	r3, r2
 8004844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d11a      	bne.n	8004888 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	4413      	add	r3, r2
 800485a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	791b      	ldrb	r3, [r3, #4]
 800486c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800486e:	430b      	orrs	r3, r1
 8004870:	4313      	orrs	r3, r2
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	0151      	lsls	r1, r2, #5
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	440a      	add	r2, r1
 800487a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800487e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004882:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004886:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
	...

08004898 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	785b      	ldrb	r3, [r3, #1]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d161      	bne.n	8004978 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	015a      	lsls	r2, r3, #5
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	4413      	add	r3, r2
 80048bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80048c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048ca:	d11f      	bne.n	800490c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	015a      	lsls	r2, r3, #5
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	4413      	add	r3, r2
 80048d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	0151      	lsls	r1, r2, #5
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	440a      	add	r2, r1
 80048e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048e6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80048ea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	015a      	lsls	r2, r3, #5
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4413      	add	r3, r2
 80048f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	0151      	lsls	r1, r2, #5
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	440a      	add	r2, r1
 8004902:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004906:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800490a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004912:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	781b      	ldrb	r3, [r3, #0]
 8004918:	f003 030f 	and.w	r3, r3, #15
 800491c:	2101      	movs	r1, #1
 800491e:	fa01 f303 	lsl.w	r3, r1, r3
 8004922:	b29b      	uxth	r3, r3
 8004924:	43db      	mvns	r3, r3
 8004926:	68f9      	ldr	r1, [r7, #12]
 8004928:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800492c:	4013      	ands	r3, r2
 800492e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004936:	69da      	ldr	r2, [r3, #28]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	f003 030f 	and.w	r3, r3, #15
 8004940:	2101      	movs	r1, #1
 8004942:	fa01 f303 	lsl.w	r3, r1, r3
 8004946:	b29b      	uxth	r3, r3
 8004948:	43db      	mvns	r3, r3
 800494a:	68f9      	ldr	r1, [r7, #12]
 800494c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004950:	4013      	ands	r3, r2
 8004952:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	015a      	lsls	r2, r3, #5
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	4413      	add	r3, r2
 800495c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	0159      	lsls	r1, r3, #5
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	440b      	add	r3, r1
 800496a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800496e:	4619      	mov	r1, r3
 8004970:	4b35      	ldr	r3, [pc, #212]	; (8004a48 <USB_DeactivateEndpoint+0x1b0>)
 8004972:	4013      	ands	r3, r2
 8004974:	600b      	str	r3, [r1, #0]
 8004976:	e060      	b.n	8004a3a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	015a      	lsls	r2, r3, #5
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	4413      	add	r3, r2
 8004980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800498a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800498e:	d11f      	bne.n	80049d0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	015a      	lsls	r2, r3, #5
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	4413      	add	r3, r2
 8004998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	0151      	lsls	r1, r2, #5
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	440a      	add	r2, r1
 80049a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80049ae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	015a      	lsls	r2, r3, #5
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	4413      	add	r3, r2
 80049b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68ba      	ldr	r2, [r7, #8]
 80049c0:	0151      	lsls	r1, r2, #5
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	440a      	add	r2, r1
 80049c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80049ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	f003 030f 	and.w	r3, r3, #15
 80049e0:	2101      	movs	r1, #1
 80049e2:	fa01 f303 	lsl.w	r3, r1, r3
 80049e6:	041b      	lsls	r3, r3, #16
 80049e8:	43db      	mvns	r3, r3
 80049ea:	68f9      	ldr	r1, [r7, #12]
 80049ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049f0:	4013      	ands	r3, r2
 80049f2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049fa:	69da      	ldr	r2, [r3, #28]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	f003 030f 	and.w	r3, r3, #15
 8004a04:	2101      	movs	r1, #1
 8004a06:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0a:	041b      	lsls	r3, r3, #16
 8004a0c:	43db      	mvns	r3, r3
 8004a0e:	68f9      	ldr	r1, [r7, #12]
 8004a10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a14:	4013      	ands	r3, r2
 8004a16:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	015a      	lsls	r2, r3, #5
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	4413      	add	r3, r2
 8004a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	0159      	lsls	r1, r3, #5
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	440b      	add	r3, r1
 8004a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a32:	4619      	mov	r1, r3
 8004a34:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <USB_DeactivateEndpoint+0x1b4>)
 8004a36:	4013      	ands	r3, r2
 8004a38:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	ec337800 	.word	0xec337800
 8004a4c:	eff37800 	.word	0xeff37800

08004a50 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b08a      	sub	sp, #40	; 0x28
 8004a54:	af02      	add	r7, sp, #8
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	785b      	ldrb	r3, [r3, #1]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	f040 815c 	bne.w	8004d2a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d132      	bne.n	8004ae0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	015a      	lsls	r2, r3, #5
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	4413      	add	r3, r2
 8004a82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a86:	691b      	ldr	r3, [r3, #16]
 8004a88:	69ba      	ldr	r2, [r7, #24]
 8004a8a:	0151      	lsls	r1, r2, #5
 8004a8c:	69fa      	ldr	r2, [r7, #28]
 8004a8e:	440a      	add	r2, r1
 8004a90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a94:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004a98:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004a9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	015a      	lsls	r2, r3, #5
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	0151      	lsls	r1, r2, #5
 8004ab0:	69fa      	ldr	r2, [r7, #28]
 8004ab2:	440a      	add	r2, r1
 8004ab4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ab8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004abc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	015a      	lsls	r2, r3, #5
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	0151      	lsls	r1, r2, #5
 8004ad0:	69fa      	ldr	r2, [r7, #28]
 8004ad2:	440a      	add	r2, r1
 8004ad4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ad8:	0cdb      	lsrs	r3, r3, #19
 8004ada:	04db      	lsls	r3, r3, #19
 8004adc:	6113      	str	r3, [r2, #16]
 8004ade:	e074      	b.n	8004bca <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	015a      	lsls	r2, r3, #5
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	69ba      	ldr	r2, [r7, #24]
 8004af0:	0151      	lsls	r1, r2, #5
 8004af2:	69fa      	ldr	r2, [r7, #28]
 8004af4:	440a      	add	r2, r1
 8004af6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004afa:	0cdb      	lsrs	r3, r3, #19
 8004afc:	04db      	lsls	r3, r3, #19
 8004afe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	015a      	lsls	r2, r3, #5
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	4413      	add	r3, r2
 8004b08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	0151      	lsls	r1, r2, #5
 8004b12:	69fa      	ldr	r2, [r7, #28]
 8004b14:	440a      	add	r2, r1
 8004b16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b1a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b1e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	015a      	lsls	r2, r3, #5
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b30:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	6999      	ldr	r1, [r3, #24]
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	440b      	add	r3, r1
 8004b3c:	1e59      	subs	r1, r3, #1
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b46:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004b48:	4b9d      	ldr	r3, [pc, #628]	; (8004dc0 <USB_EPStartXfer+0x370>)
 8004b4a:	400b      	ands	r3, r1
 8004b4c:	69b9      	ldr	r1, [r7, #24]
 8004b4e:	0148      	lsls	r0, r1, #5
 8004b50:	69f9      	ldr	r1, [r7, #28]
 8004b52:	4401      	add	r1, r0
 8004b54:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	015a      	lsls	r2, r3, #5
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	4413      	add	r3, r2
 8004b64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b68:	691a      	ldr	r2, [r3, #16]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b72:	69b9      	ldr	r1, [r7, #24]
 8004b74:	0148      	lsls	r0, r1, #5
 8004b76:	69f9      	ldr	r1, [r7, #28]
 8004b78:	4401      	add	r1, r0
 8004b7a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	791b      	ldrb	r3, [r3, #4]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d11f      	bne.n	8004bca <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	015a      	lsls	r2, r3, #5
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	4413      	add	r3, r2
 8004b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	0151      	lsls	r1, r2, #5
 8004b9c:	69fa      	ldr	r2, [r7, #28]
 8004b9e:	440a      	add	r2, r1
 8004ba0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ba4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004ba8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	015a      	lsls	r2, r3, #5
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	0151      	lsls	r1, r2, #5
 8004bbc:	69fa      	ldr	r2, [r7, #28]
 8004bbe:	440a      	add	r2, r1
 8004bc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bc4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004bc8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004bca:	79fb      	ldrb	r3, [r7, #7]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d14b      	bne.n	8004c68 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d009      	beq.n	8004bec <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	015a      	lsls	r2, r3, #5
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	4413      	add	r3, r2
 8004be0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be4:	461a      	mov	r2, r3
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	791b      	ldrb	r3, [r3, #4]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d128      	bne.n	8004c46 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d110      	bne.n	8004c26 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	015a      	lsls	r2, r3, #5
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	0151      	lsls	r1, r2, #5
 8004c16:	69fa      	ldr	r2, [r7, #28]
 8004c18:	440a      	add	r2, r1
 8004c1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c1e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c22:	6013      	str	r3, [r2, #0]
 8004c24:	e00f      	b.n	8004c46 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	015a      	lsls	r2, r3, #5
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	0151      	lsls	r1, r2, #5
 8004c38:	69fa      	ldr	r2, [r7, #28]
 8004c3a:	440a      	add	r2, r1
 8004c3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c44:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	015a      	lsls	r2, r3, #5
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	4413      	add	r3, r2
 8004c4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	0151      	lsls	r1, r2, #5
 8004c58:	69fa      	ldr	r2, [r7, #28]
 8004c5a:	440a      	add	r2, r1
 8004c5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c60:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c64:	6013      	str	r3, [r2, #0]
 8004c66:	e133      	b.n	8004ed0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	015a      	lsls	r2, r3, #5
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	4413      	add	r3, r2
 8004c70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	0151      	lsls	r1, r2, #5
 8004c7a:	69fa      	ldr	r2, [r7, #28]
 8004c7c:	440a      	add	r2, r1
 8004c7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c82:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c86:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	791b      	ldrb	r3, [r3, #4]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d015      	beq.n	8004cbc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f000 811b 	beq.w	8004ed0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ca0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	f003 030f 	and.w	r3, r3, #15
 8004caa:	2101      	movs	r1, #1
 8004cac:	fa01 f303 	lsl.w	r3, r1, r3
 8004cb0:	69f9      	ldr	r1, [r7, #28]
 8004cb2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	634b      	str	r3, [r1, #52]	; 0x34
 8004cba:	e109      	b.n	8004ed0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d110      	bne.n	8004cee <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	015a      	lsls	r2, r3, #5
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	69ba      	ldr	r2, [r7, #24]
 8004cdc:	0151      	lsls	r1, r2, #5
 8004cde:	69fa      	ldr	r2, [r7, #28]
 8004ce0:	440a      	add	r2, r1
 8004ce2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ce6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004cea:	6013      	str	r3, [r2, #0]
 8004cec:	e00f      	b.n	8004d0e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	015a      	lsls	r2, r3, #5
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69ba      	ldr	r2, [r7, #24]
 8004cfe:	0151      	lsls	r1, r2, #5
 8004d00:	69fa      	ldr	r2, [r7, #28]
 8004d02:	440a      	add	r2, r1
 8004d04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d0c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	6919      	ldr	r1, [r3, #16]
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	781a      	ldrb	r2, [r3, #0]
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	b298      	uxth	r0, r3
 8004d1c:	79fb      	ldrb	r3, [r7, #7]
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	4603      	mov	r3, r0
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fade 	bl	80052e4 <USB_WritePacket>
 8004d28:	e0d2      	b.n	8004ed0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	69ba      	ldr	r2, [r7, #24]
 8004d3a:	0151      	lsls	r1, r2, #5
 8004d3c:	69fa      	ldr	r2, [r7, #28]
 8004d3e:	440a      	add	r2, r1
 8004d40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d44:	0cdb      	lsrs	r3, r3, #19
 8004d46:	04db      	lsls	r3, r3, #19
 8004d48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	015a      	lsls	r2, r3, #5
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	4413      	add	r3, r2
 8004d52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	0151      	lsls	r1, r2, #5
 8004d5c:	69fa      	ldr	r2, [r7, #28]
 8004d5e:	440a      	add	r2, r1
 8004d60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d64:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004d68:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d6c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d126      	bne.n	8004dc4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	015a      	lsls	r2, r3, #5
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	4413      	add	r3, r2
 8004d7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d82:	691a      	ldr	r2, [r3, #16]
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d8c:	69b9      	ldr	r1, [r7, #24]
 8004d8e:	0148      	lsls	r0, r1, #5
 8004d90:	69f9      	ldr	r1, [r7, #28]
 8004d92:	4401      	add	r1, r0
 8004d94:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	015a      	lsls	r2, r3, #5
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	4413      	add	r3, r2
 8004da4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	0151      	lsls	r1, r2, #5
 8004dae:	69fa      	ldr	r2, [r7, #28]
 8004db0:	440a      	add	r2, r1
 8004db2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004db6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004dba:	6113      	str	r3, [r2, #16]
 8004dbc:	e03a      	b.n	8004e34 <USB_EPStartXfer+0x3e4>
 8004dbe:	bf00      	nop
 8004dc0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	699a      	ldr	r2, [r3, #24]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	4413      	add	r3, r2
 8004dce:	1e5a      	subs	r2, r3, #1
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	8afa      	ldrh	r2, [r7, #22]
 8004de0:	fb03 f202 	mul.w	r2, r3, r2
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	015a      	lsls	r2, r3, #5
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	4413      	add	r3, r2
 8004df0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004df4:	691a      	ldr	r2, [r3, #16]
 8004df6:	8afb      	ldrh	r3, [r7, #22]
 8004df8:	04d9      	lsls	r1, r3, #19
 8004dfa:	4b38      	ldr	r3, [pc, #224]	; (8004edc <USB_EPStartXfer+0x48c>)
 8004dfc:	400b      	ands	r3, r1
 8004dfe:	69b9      	ldr	r1, [r7, #24]
 8004e00:	0148      	lsls	r0, r1, #5
 8004e02:	69f9      	ldr	r1, [r7, #28]
 8004e04:	4401      	add	r1, r0
 8004e06:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	015a      	lsls	r2, r3, #5
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	4413      	add	r3, r2
 8004e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e1a:	691a      	ldr	r2, [r3, #16]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e24:	69b9      	ldr	r1, [r7, #24]
 8004e26:	0148      	lsls	r0, r1, #5
 8004e28:	69f9      	ldr	r1, [r7, #28]
 8004e2a:	4401      	add	r1, r0
 8004e2c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004e30:	4313      	orrs	r3, r2
 8004e32:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004e34:	79fb      	ldrb	r3, [r7, #7]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d10d      	bne.n	8004e56 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d009      	beq.n	8004e56 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	6919      	ldr	r1, [r3, #16]
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	015a      	lsls	r2, r3, #5
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e52:	460a      	mov	r2, r1
 8004e54:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	791b      	ldrb	r3, [r3, #4]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d128      	bne.n	8004eb0 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d110      	bne.n	8004e90 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	015a      	lsls	r2, r3, #5
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	4413      	add	r3, r2
 8004e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	0151      	lsls	r1, r2, #5
 8004e80:	69fa      	ldr	r2, [r7, #28]
 8004e82:	440a      	add	r2, r1
 8004e84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e88:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004e8c:	6013      	str	r3, [r2, #0]
 8004e8e:	e00f      	b.n	8004eb0 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	015a      	lsls	r2, r3, #5
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	4413      	add	r3, r2
 8004e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	0151      	lsls	r1, r2, #5
 8004ea2:	69fa      	ldr	r2, [r7, #28]
 8004ea4:	440a      	add	r2, r1
 8004ea6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004eaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eae:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	015a      	lsls	r2, r3, #5
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	0151      	lsls	r1, r2, #5
 8004ec2:	69fa      	ldr	r2, [r7, #28]
 8004ec4:	440a      	add	r2, r1
 8004ec6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004eca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004ece:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3720      	adds	r7, #32
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	1ff80000 	.word	0x1ff80000

08004ee0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	4613      	mov	r3, r2
 8004eec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	785b      	ldrb	r3, [r3, #1]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	f040 80ce 	bne.w	800509e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d132      	bne.n	8004f70 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	015a      	lsls	r2, r3, #5
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	0151      	lsls	r1, r2, #5
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	440a      	add	r2, r1
 8004f20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f24:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004f28:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004f2c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	015a      	lsls	r2, r3, #5
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	4413      	add	r3, r2
 8004f36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	0151      	lsls	r1, r2, #5
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	440a      	add	r2, r1
 8004f44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f48:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004f4c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	015a      	lsls	r2, r3, #5
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	4413      	add	r3, r2
 8004f56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	693a      	ldr	r2, [r7, #16]
 8004f5e:	0151      	lsls	r1, r2, #5
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	440a      	add	r2, r1
 8004f64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f68:	0cdb      	lsrs	r3, r3, #19
 8004f6a:	04db      	lsls	r3, r3, #19
 8004f6c:	6113      	str	r3, [r2, #16]
 8004f6e:	e04e      	b.n	800500e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	015a      	lsls	r2, r3, #5
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	4413      	add	r3, r2
 8004f78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	0151      	lsls	r1, r2, #5
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	440a      	add	r2, r1
 8004f86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f8a:	0cdb      	lsrs	r3, r3, #19
 8004f8c:	04db      	lsls	r3, r3, #19
 8004f8e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	015a      	lsls	r2, r3, #5
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	4413      	add	r3, r2
 8004f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	0151      	lsls	r1, r2, #5
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	440a      	add	r2, r1
 8004fa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004faa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004fae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004fb2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	699a      	ldr	r2, [r3, #24]
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d903      	bls.n	8004fc8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	015a      	lsls	r2, r3, #5
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	0151      	lsls	r1, r2, #5
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	440a      	add	r2, r1
 8004fde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fe2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004fe6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	015a      	lsls	r2, r3, #5
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	4413      	add	r3, r2
 8004ff0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ff4:	691a      	ldr	r2, [r3, #16]
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ffe:	6939      	ldr	r1, [r7, #16]
 8005000:	0148      	lsls	r0, r1, #5
 8005002:	6979      	ldr	r1, [r7, #20]
 8005004:	4401      	add	r1, r0
 8005006:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800500a:	4313      	orrs	r3, r2
 800500c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d11e      	bne.n	8005052 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d009      	beq.n	8005030 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	015a      	lsls	r2, r3, #5
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	4413      	add	r3, r2
 8005024:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005028:	461a      	mov	r2, r3
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	015a      	lsls	r2, r3, #5
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	4413      	add	r3, r2
 8005038:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	0151      	lsls	r1, r2, #5
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	440a      	add	r2, r1
 8005046:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800504a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800504e:	6013      	str	r3, [r2, #0]
 8005050:	e097      	b.n	8005182 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	015a      	lsls	r2, r3, #5
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	4413      	add	r3, r2
 800505a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	0151      	lsls	r1, r2, #5
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	440a      	add	r2, r1
 8005068:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800506c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005070:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	2b00      	cmp	r3, #0
 8005078:	f000 8083 	beq.w	8005182 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005082:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	f003 030f 	and.w	r3, r3, #15
 800508c:	2101      	movs	r1, #1
 800508e:	fa01 f303 	lsl.w	r3, r1, r3
 8005092:	6979      	ldr	r1, [r7, #20]
 8005094:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005098:	4313      	orrs	r3, r2
 800509a:	634b      	str	r3, [r1, #52]	; 0x34
 800509c:	e071      	b.n	8005182 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	015a      	lsls	r2, r3, #5
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	4413      	add	r3, r2
 80050a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	0151      	lsls	r1, r2, #5
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	440a      	add	r2, r1
 80050b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050b8:	0cdb      	lsrs	r3, r3, #19
 80050ba:	04db      	lsls	r3, r3, #19
 80050bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	015a      	lsls	r2, r3, #5
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	4413      	add	r3, r2
 80050c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	0151      	lsls	r1, r2, #5
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	440a      	add	r2, r1
 80050d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050d8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80050dc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80050e0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	68da      	ldr	r2, [r3, #12]
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	68da      	ldr	r2, [r3, #12]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	015a      	lsls	r2, r3, #5
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	4413      	add	r3, r2
 8005102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	0151      	lsls	r1, r2, #5
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	440a      	add	r2, r1
 8005110:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005114:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005118:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	015a      	lsls	r2, r3, #5
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	4413      	add	r3, r2
 8005122:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005126:	691a      	ldr	r2, [r3, #16]
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	69db      	ldr	r3, [r3, #28]
 800512c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005130:	6939      	ldr	r1, [r7, #16]
 8005132:	0148      	lsls	r0, r1, #5
 8005134:	6979      	ldr	r1, [r7, #20]
 8005136:	4401      	add	r1, r0
 8005138:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800513c:	4313      	orrs	r3, r2
 800513e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005140:	79fb      	ldrb	r3, [r7, #7]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d10d      	bne.n	8005162 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d009      	beq.n	8005162 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	6919      	ldr	r1, [r3, #16]
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	015a      	lsls	r2, r3, #5
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	4413      	add	r3, r2
 800515a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800515e:	460a      	mov	r2, r1
 8005160:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	015a      	lsls	r2, r3, #5
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	4413      	add	r3, r2
 800516a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	0151      	lsls	r1, r2, #5
 8005174:	697a      	ldr	r2, [r7, #20]
 8005176:	440a      	add	r2, r1
 8005178:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800517c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005180:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	371c      	adds	r7, #28
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005190:	b480      	push	{r7}
 8005192:	b087      	sub	sp, #28
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800519e:	2300      	movs	r3, #0
 80051a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	785b      	ldrb	r3, [r3, #1]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d14a      	bne.n	8005244 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051c6:	f040 8086 	bne.w	80052d6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	015a      	lsls	r2, r3, #5
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	4413      	add	r3, r2
 80051d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	683a      	ldr	r2, [r7, #0]
 80051dc:	7812      	ldrb	r2, [r2, #0]
 80051de:	0151      	lsls	r1, r2, #5
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	440a      	add	r2, r1
 80051e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80051ec:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	015a      	lsls	r2, r3, #5
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	4413      	add	r3, r2
 80051f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	683a      	ldr	r2, [r7, #0]
 8005200:	7812      	ldrb	r2, [r2, #0]
 8005202:	0151      	lsls	r1, r2, #5
 8005204:	693a      	ldr	r2, [r7, #16]
 8005206:	440a      	add	r2, r1
 8005208:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800520c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005210:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	3301      	adds	r3, #1
 8005216:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f242 7210 	movw	r2, #10000	; 0x2710
 800521e:	4293      	cmp	r3, r2
 8005220:	d902      	bls.n	8005228 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	75fb      	strb	r3, [r7, #23]
          break;
 8005226:	e056      	b.n	80052d6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	015a      	lsls	r2, r3, #5
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	4413      	add	r3, r2
 8005232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800523c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005240:	d0e7      	beq.n	8005212 <USB_EPStopXfer+0x82>
 8005242:	e048      	b.n	80052d6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	015a      	lsls	r2, r3, #5
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	4413      	add	r3, r2
 800524e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005258:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800525c:	d13b      	bne.n	80052d6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	015a      	lsls	r2, r3, #5
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	4413      	add	r3, r2
 8005268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	7812      	ldrb	r2, [r2, #0]
 8005272:	0151      	lsls	r1, r2, #5
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	440a      	add	r2, r1
 8005278:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800527c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005280:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	015a      	lsls	r2, r3, #5
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	4413      	add	r3, r2
 800528c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	7812      	ldrb	r2, [r2, #0]
 8005296:	0151      	lsls	r1, r2, #5
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	440a      	add	r2, r1
 800529c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052a4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	3301      	adds	r3, #1
 80052aa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f242 7210 	movw	r2, #10000	; 0x2710
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d902      	bls.n	80052bc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	75fb      	strb	r3, [r7, #23]
          break;
 80052ba:	e00c      	b.n	80052d6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	015a      	lsls	r2, r3, #5
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	4413      	add	r3, r2
 80052c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80052d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052d4:	d0e7      	beq.n	80052a6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80052d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	371c      	adds	r7, #28
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b089      	sub	sp, #36	; 0x24
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	4611      	mov	r1, r2
 80052f0:	461a      	mov	r2, r3
 80052f2:	460b      	mov	r3, r1
 80052f4:	71fb      	strb	r3, [r7, #7]
 80052f6:	4613      	mov	r3, r2
 80052f8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005302:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005306:	2b00      	cmp	r3, #0
 8005308:	d123      	bne.n	8005352 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800530a:	88bb      	ldrh	r3, [r7, #4]
 800530c:	3303      	adds	r3, #3
 800530e:	089b      	lsrs	r3, r3, #2
 8005310:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005312:	2300      	movs	r3, #0
 8005314:	61bb      	str	r3, [r7, #24]
 8005316:	e018      	b.n	800534a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005318:	79fb      	ldrb	r3, [r7, #7]
 800531a:	031a      	lsls	r2, r3, #12
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	4413      	add	r3, r2
 8005320:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005324:	461a      	mov	r2, r3
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	3301      	adds	r3, #1
 8005330:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	3301      	adds	r3, #1
 8005336:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	3301      	adds	r3, #1
 800533c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	3301      	adds	r3, #1
 8005342:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	3301      	adds	r3, #1
 8005348:	61bb      	str	r3, [r7, #24]
 800534a:	69ba      	ldr	r2, [r7, #24]
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	429a      	cmp	r2, r3
 8005350:	d3e2      	bcc.n	8005318 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3724      	adds	r7, #36	; 0x24
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005360:	b480      	push	{r7}
 8005362:	b08b      	sub	sp, #44	; 0x2c
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	4613      	mov	r3, r2
 800536c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005376:	88fb      	ldrh	r3, [r7, #6]
 8005378:	089b      	lsrs	r3, r3, #2
 800537a:	b29b      	uxth	r3, r3
 800537c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800537e:	88fb      	ldrh	r3, [r7, #6]
 8005380:	f003 0303 	and.w	r3, r3, #3
 8005384:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005386:	2300      	movs	r3, #0
 8005388:	623b      	str	r3, [r7, #32]
 800538a:	e014      	b.n	80053b6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005396:	601a      	str	r2, [r3, #0]
    pDest++;
 8005398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539a:	3301      	adds	r3, #1
 800539c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800539e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a0:	3301      	adds	r3, #1
 80053a2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80053a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a6:	3301      	adds	r3, #1
 80053a8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80053aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ac:	3301      	adds	r3, #1
 80053ae:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80053b0:	6a3b      	ldr	r3, [r7, #32]
 80053b2:	3301      	adds	r3, #1
 80053b4:	623b      	str	r3, [r7, #32]
 80053b6:	6a3a      	ldr	r2, [r7, #32]
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d3e6      	bcc.n	800538c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80053be:	8bfb      	ldrh	r3, [r7, #30]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01e      	beq.n	8005402 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80053c4:	2300      	movs	r3, #0
 80053c6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80053c8:	69bb      	ldr	r3, [r7, #24]
 80053ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053ce:	461a      	mov	r2, r3
 80053d0:	f107 0310 	add.w	r3, r7, #16
 80053d4:	6812      	ldr	r2, [r2, #0]
 80053d6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80053d8:	693a      	ldr	r2, [r7, #16]
 80053da:	6a3b      	ldr	r3, [r7, #32]
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	00db      	lsls	r3, r3, #3
 80053e0:	fa22 f303 	lsr.w	r3, r2, r3
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e8:	701a      	strb	r2, [r3, #0]
      i++;
 80053ea:	6a3b      	ldr	r3, [r7, #32]
 80053ec:	3301      	adds	r3, #1
 80053ee:	623b      	str	r3, [r7, #32]
      pDest++;
 80053f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f2:	3301      	adds	r3, #1
 80053f4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80053f6:	8bfb      	ldrh	r3, [r7, #30]
 80053f8:	3b01      	subs	r3, #1
 80053fa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80053fc:	8bfb      	ldrh	r3, [r7, #30]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1ea      	bne.n	80053d8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005404:	4618      	mov	r0, r3
 8005406:	372c      	adds	r7, #44	; 0x2c
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005410:	b480      	push	{r7}
 8005412:	b085      	sub	sp, #20
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	785b      	ldrb	r3, [r3, #1]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d12c      	bne.n	8005486 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	015a      	lsls	r2, r3, #5
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	4413      	add	r3, r2
 8005434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2b00      	cmp	r3, #0
 800543c:	db12      	blt.n	8005464 <USB_EPSetStall+0x54>
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00f      	beq.n	8005464 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	015a      	lsls	r2, r3, #5
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	4413      	add	r3, r2
 800544c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	0151      	lsls	r1, r2, #5
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	440a      	add	r2, r1
 800545a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800545e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005462:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	015a      	lsls	r2, r3, #5
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	4413      	add	r3, r2
 800546c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	0151      	lsls	r1, r2, #5
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	440a      	add	r2, r1
 800547a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800547e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005482:	6013      	str	r3, [r2, #0]
 8005484:	e02b      	b.n	80054de <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	015a      	lsls	r2, r3, #5
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	4413      	add	r3, r2
 800548e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2b00      	cmp	r3, #0
 8005496:	db12      	blt.n	80054be <USB_EPSetStall+0xae>
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00f      	beq.n	80054be <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	015a      	lsls	r2, r3, #5
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	0151      	lsls	r1, r2, #5
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	440a      	add	r2, r1
 80054b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054b8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80054bc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	015a      	lsls	r2, r3, #5
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4413      	add	r3, r2
 80054c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	0151      	lsls	r1, r2, #5
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	440a      	add	r2, r1
 80054d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80054dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3714      	adds	r7, #20
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b085      	sub	sp, #20
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	785b      	ldrb	r3, [r3, #1]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d128      	bne.n	800555a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	015a      	lsls	r2, r3, #5
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	4413      	add	r3, r2
 8005510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	0151      	lsls	r1, r2, #5
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	440a      	add	r2, r1
 800551e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005522:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005526:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	791b      	ldrb	r3, [r3, #4]
 800552c:	2b03      	cmp	r3, #3
 800552e:	d003      	beq.n	8005538 <USB_EPClearStall+0x4c>
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	791b      	ldrb	r3, [r3, #4]
 8005534:	2b02      	cmp	r3, #2
 8005536:	d138      	bne.n	80055aa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	015a      	lsls	r2, r3, #5
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4413      	add	r3, r2
 8005540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68ba      	ldr	r2, [r7, #8]
 8005548:	0151      	lsls	r1, r2, #5
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	440a      	add	r2, r1
 800554e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	e027      	b.n	80055aa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	015a      	lsls	r2, r3, #5
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	4413      	add	r3, r2
 8005562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	0151      	lsls	r1, r2, #5
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	440a      	add	r2, r1
 8005570:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005574:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005578:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	791b      	ldrb	r3, [r3, #4]
 800557e:	2b03      	cmp	r3, #3
 8005580:	d003      	beq.n	800558a <USB_EPClearStall+0x9e>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	791b      	ldrb	r3, [r3, #4]
 8005586:	2b02      	cmp	r3, #2
 8005588:	d10f      	bne.n	80055aa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	015a      	lsls	r2, r3, #5
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	4413      	add	r3, r2
 8005592:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	0151      	lsls	r1, r2, #5
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	440a      	add	r2, r1
 80055a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80055a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055a8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	460b      	mov	r3, r1
 80055c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80055d6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80055da:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	78fb      	ldrb	r3, [r7, #3]
 80055e6:	011b      	lsls	r3, r3, #4
 80055e8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80055ec:	68f9      	ldr	r1, [r7, #12]
 80055ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80055f2:	4313      	orrs	r3, r2
 80055f4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3714      	adds	r7, #20
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800561e:	f023 0303 	bic.w	r3, r3, #3
 8005622:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005632:	f023 0302 	bic.w	r3, r3, #2
 8005636:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3714      	adds	r7, #20
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005646:	b480      	push	{r7}
 8005648:	b085      	sub	sp, #20
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005660:	f023 0303 	bic.w	r3, r3, #3
 8005664:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005674:	f043 0302 	orr.w	r3, r3, #2
 8005678:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	4013      	ands	r3, r2
 800569e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80056a0:	68fb      	ldr	r3, [r7, #12]
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b085      	sub	sp, #20
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	68ba      	ldr	r2, [r7, #8]
 80056ce:	4013      	ands	r3, r2
 80056d0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	0c1b      	lsrs	r3, r3, #16
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3714      	adds	r7, #20
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b085      	sub	sp, #20
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	4013      	ands	r3, r2
 8005704:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	b29b      	uxth	r3, r3
}
 800570a:	4618      	mov	r0, r3
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005716:	b480      	push	{r7}
 8005718:	b085      	sub	sp, #20
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	460b      	mov	r3, r1
 8005720:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005726:	78fb      	ldrb	r3, [r7, #3]
 8005728:	015a      	lsls	r2, r3, #5
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4413      	add	r3, r2
 800572e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	4013      	ands	r3, r2
 8005742:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005744:	68bb      	ldr	r3, [r7, #8]
}
 8005746:	4618      	mov	r0, r3
 8005748:	3714      	adds	r7, #20
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005752:	b480      	push	{r7}
 8005754:	b087      	sub	sp, #28
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
 800575a:	460b      	mov	r3, r1
 800575c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005774:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005776:	78fb      	ldrb	r3, [r7, #3]
 8005778:	f003 030f 	and.w	r3, r3, #15
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	fa22 f303 	lsr.w	r3, r2, r3
 8005782:	01db      	lsls	r3, r3, #7
 8005784:	b2db      	uxtb	r3, r3
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	4313      	orrs	r3, r2
 800578a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800578c:	78fb      	ldrb	r3, [r7, #3]
 800578e:	015a      	lsls	r2, r3, #5
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	4413      	add	r3, r2
 8005794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	4013      	ands	r3, r2
 800579e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80057a0:	68bb      	ldr	r3, [r7, #8]
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	371c      	adds	r7, #28
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b083      	sub	sp, #12
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	f003 0301 	and.w	r3, r3, #1
}
 80057be:	4618      	mov	r0, r3
 80057c0:	370c      	adds	r7, #12
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b085      	sub	sp, #20
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80057e4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80057e8:	f023 0307 	bic.w	r3, r3, #7
 80057ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005800:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3714      	adds	r7, #20
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005810:	b480      	push	{r7}
 8005812:	b087      	sub	sp, #28
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	460b      	mov	r3, r1
 800581a:	607a      	str	r2, [r7, #4]
 800581c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	333c      	adds	r3, #60	; 0x3c
 8005826:	3304      	adds	r3, #4
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	4a26      	ldr	r2, [pc, #152]	; (80058c8 <USB_EP0_OutStart+0xb8>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d90a      	bls.n	800584a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005840:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005844:	d101      	bne.n	800584a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005846:	2300      	movs	r3, #0
 8005848:	e037      	b.n	80058ba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005850:	461a      	mov	r2, r3
 8005852:	2300      	movs	r3, #0
 8005854:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	697a      	ldr	r2, [r7, #20]
 8005860:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005864:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005868:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005878:	f043 0318 	orr.w	r3, r3, #24
 800587c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800588c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005890:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005892:	7afb      	ldrb	r3, [r7, #11]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d10f      	bne.n	80058b8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800589e:	461a      	mov	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	697a      	ldr	r2, [r7, #20]
 80058ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058b2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80058b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	371c      	adds	r7, #28
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	4f54300a 	.word	0x4f54300a

080058cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80058d4:	2300      	movs	r3, #0
 80058d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	3301      	adds	r3, #1
 80058dc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	4a13      	ldr	r2, [pc, #76]	; (8005930 <USB_CoreReset+0x64>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d901      	bls.n	80058ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e01b      	b.n	8005922 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	daf2      	bge.n	80058d8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	f043 0201 	orr.w	r2, r3, #1
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	3301      	adds	r3, #1
 8005906:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4a09      	ldr	r2, [pc, #36]	; (8005930 <USB_CoreReset+0x64>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d901      	bls.n	8005914 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e006      	b.n	8005922 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	f003 0301 	and.w	r3, r3, #1
 800591c:	2b01      	cmp	r3, #1
 800591e:	d0f0      	beq.n	8005902 <USB_CoreReset+0x36>

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	00030d40 	.word	0x00030d40

08005934 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	460b      	mov	r3, r1
 800593e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005940:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005944:	f002 fcc4 	bl	80082d0 <USBD_static_malloc>
 8005948:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d109      	bne.n	8005964 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	32b0      	adds	r2, #176	; 0xb0
 800595a:	2100      	movs	r1, #0
 800595c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005960:	2302      	movs	r3, #2
 8005962:	e0d4      	b.n	8005b0e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005964:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005968:	2100      	movs	r1, #0
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f002 fd14 	bl	8008398 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	32b0      	adds	r2, #176	; 0xb0
 800597a:	68f9      	ldr	r1, [r7, #12]
 800597c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	32b0      	adds	r2, #176	; 0xb0
 800598a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	7c1b      	ldrb	r3, [r3, #16]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d138      	bne.n	8005a0e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800599c:	4b5e      	ldr	r3, [pc, #376]	; (8005b18 <USBD_CDC_Init+0x1e4>)
 800599e:	7819      	ldrb	r1, [r3, #0]
 80059a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059a4:	2202      	movs	r2, #2
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f002 fb6f 	bl	800808a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80059ac:	4b5a      	ldr	r3, [pc, #360]	; (8005b18 <USBD_CDC_Init+0x1e4>)
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	f003 020f 	and.w	r2, r3, #15
 80059b4:	6879      	ldr	r1, [r7, #4]
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	440b      	add	r3, r1
 80059c0:	3324      	adds	r3, #36	; 0x24
 80059c2:	2201      	movs	r2, #1
 80059c4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80059c6:	4b55      	ldr	r3, [pc, #340]	; (8005b1c <USBD_CDC_Init+0x1e8>)
 80059c8:	7819      	ldrb	r1, [r3, #0]
 80059ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059ce:	2202      	movs	r2, #2
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f002 fb5a 	bl	800808a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80059d6:	4b51      	ldr	r3, [pc, #324]	; (8005b1c <USBD_CDC_Init+0x1e8>)
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	f003 020f 	and.w	r2, r3, #15
 80059de:	6879      	ldr	r1, [r7, #4]
 80059e0:	4613      	mov	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4413      	add	r3, r2
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	440b      	add	r3, r1
 80059ea:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80059ee:	2201      	movs	r2, #1
 80059f0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80059f2:	4b4b      	ldr	r3, [pc, #300]	; (8005b20 <USBD_CDC_Init+0x1ec>)
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	f003 020f 	and.w	r2, r3, #15
 80059fa:	6879      	ldr	r1, [r7, #4]
 80059fc:	4613      	mov	r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	4413      	add	r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	440b      	add	r3, r1
 8005a06:	3326      	adds	r3, #38	; 0x26
 8005a08:	2210      	movs	r2, #16
 8005a0a:	801a      	strh	r2, [r3, #0]
 8005a0c:	e035      	b.n	8005a7a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005a0e:	4b42      	ldr	r3, [pc, #264]	; (8005b18 <USBD_CDC_Init+0x1e4>)
 8005a10:	7819      	ldrb	r1, [r3, #0]
 8005a12:	2340      	movs	r3, #64	; 0x40
 8005a14:	2202      	movs	r2, #2
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f002 fb37 	bl	800808a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005a1c:	4b3e      	ldr	r3, [pc, #248]	; (8005b18 <USBD_CDC_Init+0x1e4>)
 8005a1e:	781b      	ldrb	r3, [r3, #0]
 8005a20:	f003 020f 	and.w	r2, r3, #15
 8005a24:	6879      	ldr	r1, [r7, #4]
 8005a26:	4613      	mov	r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	4413      	add	r3, r2
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	440b      	add	r3, r1
 8005a30:	3324      	adds	r3, #36	; 0x24
 8005a32:	2201      	movs	r2, #1
 8005a34:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005a36:	4b39      	ldr	r3, [pc, #228]	; (8005b1c <USBD_CDC_Init+0x1e8>)
 8005a38:	7819      	ldrb	r1, [r3, #0]
 8005a3a:	2340      	movs	r3, #64	; 0x40
 8005a3c:	2202      	movs	r2, #2
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f002 fb23 	bl	800808a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005a44:	4b35      	ldr	r3, [pc, #212]	; (8005b1c <USBD_CDC_Init+0x1e8>)
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	f003 020f 	and.w	r2, r3, #15
 8005a4c:	6879      	ldr	r1, [r7, #4]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4413      	add	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	440b      	add	r3, r1
 8005a58:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005a60:	4b2f      	ldr	r3, [pc, #188]	; (8005b20 <USBD_CDC_Init+0x1ec>)
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	f003 020f 	and.w	r2, r3, #15
 8005a68:	6879      	ldr	r1, [r7, #4]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	4413      	add	r3, r2
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	440b      	add	r3, r1
 8005a74:	3326      	adds	r3, #38	; 0x26
 8005a76:	2210      	movs	r2, #16
 8005a78:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005a7a:	4b29      	ldr	r3, [pc, #164]	; (8005b20 <USBD_CDC_Init+0x1ec>)
 8005a7c:	7819      	ldrb	r1, [r3, #0]
 8005a7e:	2308      	movs	r3, #8
 8005a80:	2203      	movs	r2, #3
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f002 fb01 	bl	800808a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005a88:	4b25      	ldr	r3, [pc, #148]	; (8005b20 <USBD_CDC_Init+0x1ec>)
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	f003 020f 	and.w	r2, r3, #15
 8005a90:	6879      	ldr	r1, [r7, #4]
 8005a92:	4613      	mov	r3, r2
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	4413      	add	r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	440b      	add	r3, r1
 8005a9c:	3324      	adds	r3, #36	; 0x24
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	33b0      	adds	r3, #176	; 0xb0
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	4413      	add	r3, r2
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e018      	b.n	8005b0e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	7c1b      	ldrb	r3, [r3, #16]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d10a      	bne.n	8005afa <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005ae4:	4b0d      	ldr	r3, [pc, #52]	; (8005b1c <USBD_CDC_Init+0x1e8>)
 8005ae6:	7819      	ldrb	r1, [r3, #0]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005aee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f002 fbb8 	bl	8008268 <USBD_LL_PrepareReceive>
 8005af8:	e008      	b.n	8005b0c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005afa:	4b08      	ldr	r3, [pc, #32]	; (8005b1c <USBD_CDC_Init+0x1e8>)
 8005afc:	7819      	ldrb	r1, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b04:	2340      	movs	r3, #64	; 0x40
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f002 fbae 	bl	8008268 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	20000093 	.word	0x20000093
 8005b1c:	20000094 	.word	0x20000094
 8005b20:	20000095 	.word	0x20000095

08005b24 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005b30:	4b3a      	ldr	r3, [pc, #232]	; (8005c1c <USBD_CDC_DeInit+0xf8>)
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f002 facd 	bl	80080d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005b3c:	4b37      	ldr	r3, [pc, #220]	; (8005c1c <USBD_CDC_DeInit+0xf8>)
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	f003 020f 	and.w	r2, r3, #15
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	4613      	mov	r3, r2
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	4413      	add	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	440b      	add	r3, r1
 8005b50:	3324      	adds	r3, #36	; 0x24
 8005b52:	2200      	movs	r2, #0
 8005b54:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005b56:	4b32      	ldr	r3, [pc, #200]	; (8005c20 <USBD_CDC_DeInit+0xfc>)
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f002 faba 	bl	80080d6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005b62:	4b2f      	ldr	r3, [pc, #188]	; (8005c20 <USBD_CDC_DeInit+0xfc>)
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	f003 020f 	and.w	r2, r3, #15
 8005b6a:	6879      	ldr	r1, [r7, #4]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	4413      	add	r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	440b      	add	r3, r1
 8005b76:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005b7e:	4b29      	ldr	r3, [pc, #164]	; (8005c24 <USBD_CDC_DeInit+0x100>)
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	4619      	mov	r1, r3
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f002 faa6 	bl	80080d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005b8a:	4b26      	ldr	r3, [pc, #152]	; (8005c24 <USBD_CDC_DeInit+0x100>)
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	f003 020f 	and.w	r2, r3, #15
 8005b92:	6879      	ldr	r1, [r7, #4]
 8005b94:	4613      	mov	r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	440b      	add	r3, r1
 8005b9e:	3324      	adds	r3, #36	; 0x24
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005ba4:	4b1f      	ldr	r3, [pc, #124]	; (8005c24 <USBD_CDC_DeInit+0x100>)
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	f003 020f 	and.w	r2, r3, #15
 8005bac:	6879      	ldr	r1, [r7, #4]
 8005bae:	4613      	mov	r3, r2
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	4413      	add	r3, r2
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	440b      	add	r3, r1
 8005bb8:	3326      	adds	r3, #38	; 0x26
 8005bba:	2200      	movs	r2, #0
 8005bbc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	32b0      	adds	r2, #176	; 0xb0
 8005bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d01f      	beq.n	8005c10 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	33b0      	adds	r3, #176	; 0xb0
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4413      	add	r3, r2
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	32b0      	adds	r2, #176	; 0xb0
 8005bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f002 fb7a 	bl	80082ec <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	32b0      	adds	r2, #176	; 0xb0
 8005c02:	2100      	movs	r1, #0
 8005c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	20000093 	.word	0x20000093
 8005c20:	20000094 	.word	0x20000094
 8005c24:	20000095 	.word	0x20000095

08005c28 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	32b0      	adds	r2, #176	; 0xb0
 8005c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c40:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005c42:	2300      	movs	r3, #0
 8005c44:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005c46:	2300      	movs	r3, #0
 8005c48:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e0bf      	b.n	8005dd8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	781b      	ldrb	r3, [r3, #0]
 8005c5c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d050      	beq.n	8005d06 <USBD_CDC_Setup+0xde>
 8005c64:	2b20      	cmp	r3, #32
 8005c66:	f040 80af 	bne.w	8005dc8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	88db      	ldrh	r3, [r3, #6]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d03a      	beq.n	8005ce8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	b25b      	sxtb	r3, r3
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	da1b      	bge.n	8005cb4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	33b0      	adds	r3, #176	; 0xb0
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	4413      	add	r3, r2
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005c92:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005c94:	683a      	ldr	r2, [r7, #0]
 8005c96:	88d2      	ldrh	r2, [r2, #6]
 8005c98:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	88db      	ldrh	r3, [r3, #6]
 8005c9e:	2b07      	cmp	r3, #7
 8005ca0:	bf28      	it	cs
 8005ca2:	2307      	movcs	r3, #7
 8005ca4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	89fa      	ldrh	r2, [r7, #14]
 8005caa:	4619      	mov	r1, r3
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f001 fd89 	bl	80077c4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005cb2:	e090      	b.n	8005dd6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	785a      	ldrb	r2, [r3, #1]
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	88db      	ldrh	r3, [r3, #6]
 8005cc2:	2b3f      	cmp	r3, #63	; 0x3f
 8005cc4:	d803      	bhi.n	8005cce <USBD_CDC_Setup+0xa6>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	88db      	ldrh	r3, [r3, #6]
 8005cca:	b2da      	uxtb	r2, r3
 8005ccc:	e000      	b.n	8005cd0 <USBD_CDC_Setup+0xa8>
 8005cce:	2240      	movs	r2, #64	; 0x40
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005cd6:	6939      	ldr	r1, [r7, #16]
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005cde:	461a      	mov	r2, r3
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f001 fd9b 	bl	800781c <USBD_CtlPrepareRx>
      break;
 8005ce6:	e076      	b.n	8005dd6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	33b0      	adds	r3, #176	; 0xb0
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4413      	add	r3, r2
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	7850      	ldrb	r0, [r2, #1]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	6839      	ldr	r1, [r7, #0]
 8005d02:	4798      	blx	r3
      break;
 8005d04:	e067      	b.n	8005dd6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	785b      	ldrb	r3, [r3, #1]
 8005d0a:	2b0b      	cmp	r3, #11
 8005d0c:	d851      	bhi.n	8005db2 <USBD_CDC_Setup+0x18a>
 8005d0e:	a201      	add	r2, pc, #4	; (adr r2, 8005d14 <USBD_CDC_Setup+0xec>)
 8005d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d14:	08005d45 	.word	0x08005d45
 8005d18:	08005dc1 	.word	0x08005dc1
 8005d1c:	08005db3 	.word	0x08005db3
 8005d20:	08005db3 	.word	0x08005db3
 8005d24:	08005db3 	.word	0x08005db3
 8005d28:	08005db3 	.word	0x08005db3
 8005d2c:	08005db3 	.word	0x08005db3
 8005d30:	08005db3 	.word	0x08005db3
 8005d34:	08005db3 	.word	0x08005db3
 8005d38:	08005db3 	.word	0x08005db3
 8005d3c:	08005d6f 	.word	0x08005d6f
 8005d40:	08005d99 	.word	0x08005d99
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b03      	cmp	r3, #3
 8005d4e:	d107      	bne.n	8005d60 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005d50:	f107 030a 	add.w	r3, r7, #10
 8005d54:	2202      	movs	r2, #2
 8005d56:	4619      	mov	r1, r3
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f001 fd33 	bl	80077c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005d5e:	e032      	b.n	8005dc6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005d60:	6839      	ldr	r1, [r7, #0]
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f001 fcbd 	bl	80076e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	75fb      	strb	r3, [r7, #23]
          break;
 8005d6c:	e02b      	b.n	8005dc6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	2b03      	cmp	r3, #3
 8005d78:	d107      	bne.n	8005d8a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005d7a:	f107 030d 	add.w	r3, r7, #13
 8005d7e:	2201      	movs	r2, #1
 8005d80:	4619      	mov	r1, r3
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f001 fd1e 	bl	80077c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005d88:	e01d      	b.n	8005dc6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005d8a:	6839      	ldr	r1, [r7, #0]
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f001 fca8 	bl	80076e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005d92:	2303      	movs	r3, #3
 8005d94:	75fb      	strb	r3, [r7, #23]
          break;
 8005d96:	e016      	b.n	8005dc6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b03      	cmp	r3, #3
 8005da2:	d00f      	beq.n	8005dc4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005da4:	6839      	ldr	r1, [r7, #0]
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f001 fc9b 	bl	80076e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005dac:	2303      	movs	r3, #3
 8005dae:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005db0:	e008      	b.n	8005dc4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005db2:	6839      	ldr	r1, [r7, #0]
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f001 fc94 	bl	80076e2 <USBD_CtlError>
          ret = USBD_FAIL;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	75fb      	strb	r3, [r7, #23]
          break;
 8005dbe:	e002      	b.n	8005dc6 <USBD_CDC_Setup+0x19e>
          break;
 8005dc0:	bf00      	nop
 8005dc2:	e008      	b.n	8005dd6 <USBD_CDC_Setup+0x1ae>
          break;
 8005dc4:	bf00      	nop
      }
      break;
 8005dc6:	e006      	b.n	8005dd6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005dc8:	6839      	ldr	r1, [r7, #0]
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f001 fc89 	bl	80076e2 <USBD_CtlError>
      ret = USBD_FAIL;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	75fb      	strb	r3, [r7, #23]
      break;
 8005dd4:	bf00      	nop
  }

  return (uint8_t)ret;
 8005dd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3718      	adds	r7, #24
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	460b      	mov	r3, r1
 8005dea:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8005df2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	32b0      	adds	r2, #176	; 0xb0
 8005dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d101      	bne.n	8005e0a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e065      	b.n	8005ed6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	32b0      	adds	r2, #176	; 0xb0
 8005e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e18:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005e1a:	78fb      	ldrb	r3, [r7, #3]
 8005e1c:	f003 020f 	and.w	r2, r3, #15
 8005e20:	6879      	ldr	r1, [r7, #4]
 8005e22:	4613      	mov	r3, r2
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	4413      	add	r3, r2
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	440b      	add	r3, r1
 8005e2c:	3318      	adds	r3, #24
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d02f      	beq.n	8005e94 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005e34:	78fb      	ldrb	r3, [r7, #3]
 8005e36:	f003 020f 	and.w	r2, r3, #15
 8005e3a:	6879      	ldr	r1, [r7, #4]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4413      	add	r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	440b      	add	r3, r1
 8005e46:	3318      	adds	r3, #24
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	78fb      	ldrb	r3, [r7, #3]
 8005e4c:	f003 010f 	and.w	r1, r3, #15
 8005e50:	68f8      	ldr	r0, [r7, #12]
 8005e52:	460b      	mov	r3, r1
 8005e54:	00db      	lsls	r3, r3, #3
 8005e56:	440b      	add	r3, r1
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	4403      	add	r3, r0
 8005e5c:	3348      	adds	r3, #72	; 0x48
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	fbb2 f1f3 	udiv	r1, r2, r3
 8005e64:	fb01 f303 	mul.w	r3, r1, r3
 8005e68:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d112      	bne.n	8005e94 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005e6e:	78fb      	ldrb	r3, [r7, #3]
 8005e70:	f003 020f 	and.w	r2, r3, #15
 8005e74:	6879      	ldr	r1, [r7, #4]
 8005e76:	4613      	mov	r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	4413      	add	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	440b      	add	r3, r1
 8005e80:	3318      	adds	r3, #24
 8005e82:	2200      	movs	r2, #0
 8005e84:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005e86:	78f9      	ldrb	r1, [r7, #3]
 8005e88:	2300      	movs	r3, #0
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f002 f9ca 	bl	8008226 <USBD_LL_Transmit>
 8005e92:	e01f      	b.n	8005ed4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	33b0      	adds	r3, #176	; 0xb0
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	4413      	add	r3, r2
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d010      	beq.n	8005ed4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	33b0      	adds	r3, #176	; 0xb0
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	68ba      	ldr	r2, [r7, #8]
 8005ec6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005ed0:	78fa      	ldrb	r2, [r7, #3]
 8005ed2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b084      	sub	sp, #16
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	32b0      	adds	r2, #176	; 0xb0
 8005ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ef8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	32b0      	adds	r2, #176	; 0xb0
 8005f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d101      	bne.n	8005f10 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	e01a      	b.n	8005f46 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005f10:	78fb      	ldrb	r3, [r7, #3]
 8005f12:	4619      	mov	r1, r3
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f002 f9c8 	bl	80082aa <USBD_LL_GetRxDataSize>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	33b0      	adds	r3, #176	; 0xb0
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4413      	add	r3, r2
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005f40:	4611      	mov	r1, r2
 8005f42:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005f4e:	b580      	push	{r7, lr}
 8005f50:	b084      	sub	sp, #16
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	32b0      	adds	r2, #176	; 0xb0
 8005f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f64:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e025      	b.n	8005fbc <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	33b0      	adds	r3, #176	; 0xb0
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4413      	add	r3, r2
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d01a      	beq.n	8005fba <USBD_CDC_EP0_RxReady+0x6c>
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005f8a:	2bff      	cmp	r3, #255	; 0xff
 8005f8c:	d015      	beq.n	8005fba <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	33b0      	adds	r3, #176	; 0xb0
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	4413      	add	r3, r2
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8005fa6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005fae:	b292      	uxth	r2, r2
 8005fb0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	22ff      	movs	r2, #255	; 0xff
 8005fb6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005fcc:	2182      	movs	r1, #130	; 0x82
 8005fce:	4818      	ldr	r0, [pc, #96]	; (8006030 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005fd0:	f000 fd4f 	bl	8006a72 <USBD_GetEpDesc>
 8005fd4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005fd6:	2101      	movs	r1, #1
 8005fd8:	4815      	ldr	r0, [pc, #84]	; (8006030 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005fda:	f000 fd4a 	bl	8006a72 <USBD_GetEpDesc>
 8005fde:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005fe0:	2181      	movs	r1, #129	; 0x81
 8005fe2:	4813      	ldr	r0, [pc, #76]	; (8006030 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005fe4:	f000 fd45 	bl	8006a72 <USBD_GetEpDesc>
 8005fe8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	2210      	movs	r2, #16
 8005ff4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d006      	beq.n	800600a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006004:	711a      	strb	r2, [r3, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d006      	beq.n	800601e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006018:	711a      	strb	r2, [r3, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2243      	movs	r2, #67	; 0x43
 8006022:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006024:	4b02      	ldr	r3, [pc, #8]	; (8006030 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006026:	4618      	mov	r0, r3
 8006028:	3718      	adds	r7, #24
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	20000050 	.word	0x20000050

08006034 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b086      	sub	sp, #24
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800603c:	2182      	movs	r1, #130	; 0x82
 800603e:	4818      	ldr	r0, [pc, #96]	; (80060a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006040:	f000 fd17 	bl	8006a72 <USBD_GetEpDesc>
 8006044:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006046:	2101      	movs	r1, #1
 8006048:	4815      	ldr	r0, [pc, #84]	; (80060a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800604a:	f000 fd12 	bl	8006a72 <USBD_GetEpDesc>
 800604e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006050:	2181      	movs	r1, #129	; 0x81
 8006052:	4813      	ldr	r0, [pc, #76]	; (80060a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006054:	f000 fd0d 	bl	8006a72 <USBD_GetEpDesc>
 8006058:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d002      	beq.n	8006066 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	2210      	movs	r2, #16
 8006064:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d006      	beq.n	800607a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	2200      	movs	r2, #0
 8006070:	711a      	strb	r2, [r3, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	f042 0202 	orr.w	r2, r2, #2
 8006078:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d006      	beq.n	800608e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	711a      	strb	r2, [r3, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f042 0202 	orr.w	r2, r2, #2
 800608c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2243      	movs	r2, #67	; 0x43
 8006092:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006094:	4b02      	ldr	r3, [pc, #8]	; (80060a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006096:	4618      	mov	r0, r3
 8006098:	3718      	adds	r7, #24
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	20000050 	.word	0x20000050

080060a4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80060ac:	2182      	movs	r1, #130	; 0x82
 80060ae:	4818      	ldr	r0, [pc, #96]	; (8006110 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80060b0:	f000 fcdf 	bl	8006a72 <USBD_GetEpDesc>
 80060b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80060b6:	2101      	movs	r1, #1
 80060b8:	4815      	ldr	r0, [pc, #84]	; (8006110 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80060ba:	f000 fcda 	bl	8006a72 <USBD_GetEpDesc>
 80060be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80060c0:	2181      	movs	r1, #129	; 0x81
 80060c2:	4813      	ldr	r0, [pc, #76]	; (8006110 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80060c4:	f000 fcd5 	bl	8006a72 <USBD_GetEpDesc>
 80060c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d002      	beq.n	80060d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	2210      	movs	r2, #16
 80060d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d006      	beq.n	80060ea <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	2200      	movs	r2, #0
 80060e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060e4:	711a      	strb	r2, [r3, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d006      	beq.n	80060fe <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060f8:	711a      	strb	r2, [r3, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2243      	movs	r2, #67	; 0x43
 8006102:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006104:	4b02      	ldr	r3, [pc, #8]	; (8006110 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006106:	4618      	mov	r0, r3
 8006108:	3718      	adds	r7, #24
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	20000050 	.word	0x20000050

08006114 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	220a      	movs	r2, #10
 8006120:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006122:	4b03      	ldr	r3, [pc, #12]	; (8006130 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006124:	4618      	mov	r0, r3
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	2000000c 	.word	0x2000000c

08006134 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006144:	2303      	movs	r3, #3
 8006146:	e009      	b.n	800615c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	33b0      	adds	r3, #176	; 0xb0
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4413      	add	r3, r2
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800615a:	2300      	movs	r3, #0
}
 800615c:	4618      	mov	r0, r3
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006168:	b480      	push	{r7}
 800616a:	b087      	sub	sp, #28
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	32b0      	adds	r2, #176	; 0xb0
 800617e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006182:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d101      	bne.n	800618e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800618a:	2303      	movs	r3, #3
 800618c:	e008      	b.n	80061a0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	371c      	adds	r7, #28
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	32b0      	adds	r2, #176	; 0xb0
 80061c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e004      	b.n	80061da <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3714      	adds	r7, #20
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
	...

080061e8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	32b0      	adds	r2, #176	; 0xb0
 80061fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061fe:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006200:	2301      	movs	r3, #1
 8006202:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	32b0      	adds	r2, #176	; 0xb0
 800620e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006216:	2303      	movs	r3, #3
 8006218:	e025      	b.n	8006266 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006220:	2b00      	cmp	r3, #0
 8006222:	d11f      	bne.n	8006264 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	2201      	movs	r2, #1
 8006228:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800622c:	4b10      	ldr	r3, [pc, #64]	; (8006270 <USBD_CDC_TransmitPacket+0x88>)
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	f003 020f 	and.w	r2, r3, #15
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	4613      	mov	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4413      	add	r3, r2
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	4403      	add	r3, r0
 8006246:	3318      	adds	r3, #24
 8006248:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800624a:	4b09      	ldr	r3, [pc, #36]	; (8006270 <USBD_CDC_TransmitPacket+0x88>)
 800624c:	7819      	ldrb	r1, [r3, #0]
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f001 ffe3 	bl	8008226 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006260:	2300      	movs	r3, #0
 8006262:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006264:	7bfb      	ldrb	r3, [r7, #15]
}
 8006266:	4618      	mov	r0, r3
 8006268:	3710      	adds	r7, #16
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
 800626e:	bf00      	nop
 8006270:	20000093 	.word	0x20000093

08006274 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	32b0      	adds	r2, #176	; 0xb0
 8006286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800628a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	32b0      	adds	r2, #176	; 0xb0
 8006296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d101      	bne.n	80062a2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800629e:	2303      	movs	r3, #3
 80062a0:	e018      	b.n	80062d4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	7c1b      	ldrb	r3, [r3, #16]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10a      	bne.n	80062c0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80062aa:	4b0c      	ldr	r3, [pc, #48]	; (80062dc <USBD_CDC_ReceivePacket+0x68>)
 80062ac:	7819      	ldrb	r1, [r3, #0]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80062b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f001 ffd5 	bl	8008268 <USBD_LL_PrepareReceive>
 80062be:	e008      	b.n	80062d2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80062c0:	4b06      	ldr	r3, [pc, #24]	; (80062dc <USBD_CDC_ReceivePacket+0x68>)
 80062c2:	7819      	ldrb	r1, [r3, #0]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80062ca:	2340      	movs	r3, #64	; 0x40
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f001 ffcb 	bl	8008268 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	20000094 	.word	0x20000094

080062e0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	60b9      	str	r1, [r7, #8]
 80062ea:	4613      	mov	r3, r2
 80062ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80062f4:	2303      	movs	r3, #3
 80062f6:	e01f      	b.n	8006338 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d003      	beq.n	800631e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	68ba      	ldr	r2, [r7, #8]
 800631a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	79fa      	ldrb	r2, [r7, #7]
 800632a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	f001 fe45 	bl	8007fbc <USBD_LL_Init>
 8006332:	4603      	mov	r3, r0
 8006334:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006336:	7dfb      	ldrb	r3, [r7, #23]
}
 8006338:	4618      	mov	r0, r3
 800633a:	3718      	adds	r7, #24
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800634a:	2300      	movs	r3, #0
 800634c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d101      	bne.n	8006358 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006354:	2303      	movs	r3, #3
 8006356:	e025      	b.n	80063a4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	683a      	ldr	r2, [r7, #0]
 800635c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	32ae      	adds	r2, #174	; 0xae
 800636a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800636e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00f      	beq.n	8006394 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	32ae      	adds	r2, #174	; 0xae
 800637e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006384:	f107 020e 	add.w	r2, r7, #14
 8006388:	4610      	mov	r0, r2
 800638a:	4798      	blx	r3
 800638c:	4602      	mov	r2, r0
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800639a:	1c5a      	adds	r2, r3, #1
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3710      	adds	r7, #16
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b082      	sub	sp, #8
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f001 fe4d 	bl	8008054 <USBD_LL_Start>
 80063ba:	4603      	mov	r3, r0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3708      	adds	r7, #8
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80063cc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr

080063da <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80063da:	b580      	push	{r7, lr}
 80063dc:	b084      	sub	sp, #16
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
 80063e2:	460b      	mov	r3, r1
 80063e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80063e6:	2300      	movs	r3, #0
 80063e8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d009      	beq.n	8006408 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	78fa      	ldrb	r2, [r7, #3]
 80063fe:	4611      	mov	r1, r2
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	4798      	blx	r3
 8006404:	4603      	mov	r3, r0
 8006406:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006408:	7bfb      	ldrb	r3, [r7, #15]
}
 800640a:	4618      	mov	r0, r3
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b084      	sub	sp, #16
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
 800641a:	460b      	mov	r3, r1
 800641c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800641e:	2300      	movs	r3, #0
 8006420:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	78fa      	ldrb	r2, [r7, #3]
 800642c:	4611      	mov	r1, r2
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	4798      	blx	r3
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d001      	beq.n	800643c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006438:	2303      	movs	r3, #3
 800643a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800643c:	7bfb      	ldrb	r3, [r7, #15]
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b084      	sub	sp, #16
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
 800644e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006456:	6839      	ldr	r1, [r7, #0]
 8006458:	4618      	mov	r0, r3
 800645a:	f001 f908 	bl	800766e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800646c:	461a      	mov	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800647a:	f003 031f 	and.w	r3, r3, #31
 800647e:	2b02      	cmp	r3, #2
 8006480:	d01a      	beq.n	80064b8 <USBD_LL_SetupStage+0x72>
 8006482:	2b02      	cmp	r3, #2
 8006484:	d822      	bhi.n	80064cc <USBD_LL_SetupStage+0x86>
 8006486:	2b00      	cmp	r3, #0
 8006488:	d002      	beq.n	8006490 <USBD_LL_SetupStage+0x4a>
 800648a:	2b01      	cmp	r3, #1
 800648c:	d00a      	beq.n	80064a4 <USBD_LL_SetupStage+0x5e>
 800648e:	e01d      	b.n	80064cc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006496:	4619      	mov	r1, r3
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 fb5f 	bl	8006b5c <USBD_StdDevReq>
 800649e:	4603      	mov	r3, r0
 80064a0:	73fb      	strb	r3, [r7, #15]
      break;
 80064a2:	e020      	b.n	80064e6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80064aa:	4619      	mov	r1, r3
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f000 fbc7 	bl	8006c40 <USBD_StdItfReq>
 80064b2:	4603      	mov	r3, r0
 80064b4:	73fb      	strb	r3, [r7, #15]
      break;
 80064b6:	e016      	b.n	80064e6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80064be:	4619      	mov	r1, r3
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 fc29 	bl	8006d18 <USBD_StdEPReq>
 80064c6:	4603      	mov	r3, r0
 80064c8:	73fb      	strb	r3, [r7, #15]
      break;
 80064ca:	e00c      	b.n	80064e6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80064d2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	4619      	mov	r1, r3
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f001 fe1a 	bl	8008114 <USBD_LL_StallEP>
 80064e0:	4603      	mov	r3, r0
 80064e2:	73fb      	strb	r3, [r7, #15]
      break;
 80064e4:	bf00      	nop
  }

  return ret;
 80064e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3710      	adds	r7, #16
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b086      	sub	sp, #24
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	460b      	mov	r3, r1
 80064fa:	607a      	str	r2, [r7, #4]
 80064fc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80064fe:	2300      	movs	r3, #0
 8006500:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006502:	7afb      	ldrb	r3, [r7, #11]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d16e      	bne.n	80065e6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800650e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006516:	2b03      	cmp	r3, #3
 8006518:	f040 8098 	bne.w	800664c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	689a      	ldr	r2, [r3, #8]
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	429a      	cmp	r2, r3
 8006526:	d913      	bls.n	8006550 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	689a      	ldr	r2, [r3, #8]
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	1ad2      	subs	r2, r2, r3
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	68da      	ldr	r2, [r3, #12]
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	4293      	cmp	r3, r2
 8006540:	bf28      	it	cs
 8006542:	4613      	movcs	r3, r2
 8006544:	461a      	mov	r2, r3
 8006546:	6879      	ldr	r1, [r7, #4]
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f001 f984 	bl	8007856 <USBD_CtlContinueRx>
 800654e:	e07d      	b.n	800664c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006556:	f003 031f 	and.w	r3, r3, #31
 800655a:	2b02      	cmp	r3, #2
 800655c:	d014      	beq.n	8006588 <USBD_LL_DataOutStage+0x98>
 800655e:	2b02      	cmp	r3, #2
 8006560:	d81d      	bhi.n	800659e <USBD_LL_DataOutStage+0xae>
 8006562:	2b00      	cmp	r3, #0
 8006564:	d002      	beq.n	800656c <USBD_LL_DataOutStage+0x7c>
 8006566:	2b01      	cmp	r3, #1
 8006568:	d003      	beq.n	8006572 <USBD_LL_DataOutStage+0x82>
 800656a:	e018      	b.n	800659e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800656c:	2300      	movs	r3, #0
 800656e:	75bb      	strb	r3, [r7, #22]
            break;
 8006570:	e018      	b.n	80065a4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006578:	b2db      	uxtb	r3, r3
 800657a:	4619      	mov	r1, r3
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 fa5e 	bl	8006a3e <USBD_CoreFindIF>
 8006582:	4603      	mov	r3, r0
 8006584:	75bb      	strb	r3, [r7, #22]
            break;
 8006586:	e00d      	b.n	80065a4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800658e:	b2db      	uxtb	r3, r3
 8006590:	4619      	mov	r1, r3
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f000 fa60 	bl	8006a58 <USBD_CoreFindEP>
 8006598:	4603      	mov	r3, r0
 800659a:	75bb      	strb	r3, [r7, #22]
            break;
 800659c:	e002      	b.n	80065a4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800659e:	2300      	movs	r3, #0
 80065a0:	75bb      	strb	r3, [r7, #22]
            break;
 80065a2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80065a4:	7dbb      	ldrb	r3, [r7, #22]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d119      	bne.n	80065de <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b03      	cmp	r3, #3
 80065b4:	d113      	bne.n	80065de <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80065b6:	7dba      	ldrb	r2, [r7, #22]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	32ae      	adds	r2, #174	; 0xae
 80065bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00b      	beq.n	80065de <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80065c6:	7dba      	ldrb	r2, [r7, #22]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80065ce:	7dba      	ldrb	r2, [r7, #22]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	32ae      	adds	r2, #174	; 0xae
 80065d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f001 f94a 	bl	8007878 <USBD_CtlSendStatus>
 80065e4:	e032      	b.n	800664c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80065e6:	7afb      	ldrb	r3, [r7, #11]
 80065e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	4619      	mov	r1, r3
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 fa31 	bl	8006a58 <USBD_CoreFindEP>
 80065f6:	4603      	mov	r3, r0
 80065f8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80065fa:	7dbb      	ldrb	r3, [r7, #22]
 80065fc:	2bff      	cmp	r3, #255	; 0xff
 80065fe:	d025      	beq.n	800664c <USBD_LL_DataOutStage+0x15c>
 8006600:	7dbb      	ldrb	r3, [r7, #22]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d122      	bne.n	800664c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b03      	cmp	r3, #3
 8006610:	d117      	bne.n	8006642 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006612:	7dba      	ldrb	r2, [r7, #22]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	32ae      	adds	r2, #174	; 0xae
 8006618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00f      	beq.n	8006642 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006622:	7dba      	ldrb	r2, [r7, #22]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800662a:	7dba      	ldrb	r2, [r7, #22]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	32ae      	adds	r2, #174	; 0xae
 8006630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	7afa      	ldrb	r2, [r7, #11]
 8006638:	4611      	mov	r1, r2
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	4798      	blx	r3
 800663e:	4603      	mov	r3, r0
 8006640:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006642:	7dfb      	ldrb	r3, [r7, #23]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d001      	beq.n	800664c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006648:	7dfb      	ldrb	r3, [r7, #23]
 800664a:	e000      	b.n	800664e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	3718      	adds	r7, #24
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b086      	sub	sp, #24
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	460b      	mov	r3, r1
 8006660:	607a      	str	r2, [r7, #4]
 8006662:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006664:	7afb      	ldrb	r3, [r7, #11]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d16f      	bne.n	800674a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	3314      	adds	r3, #20
 800666e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006676:	2b02      	cmp	r3, #2
 8006678:	d15a      	bne.n	8006730 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	689a      	ldr	r2, [r3, #8]
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	429a      	cmp	r2, r3
 8006684:	d914      	bls.n	80066b0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	689a      	ldr	r2, [r3, #8]
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	1ad2      	subs	r2, r2, r3
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	461a      	mov	r2, r3
 800669a:	6879      	ldr	r1, [r7, #4]
 800669c:	68f8      	ldr	r0, [r7, #12]
 800669e:	f001 f8ac 	bl	80077fa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80066a2:	2300      	movs	r3, #0
 80066a4:	2200      	movs	r2, #0
 80066a6:	2100      	movs	r1, #0
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	f001 fddd 	bl	8008268 <USBD_LL_PrepareReceive>
 80066ae:	e03f      	b.n	8006730 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	68da      	ldr	r2, [r3, #12]
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d11c      	bne.n	80066f6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	685a      	ldr	r2, [r3, #4]
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d316      	bcc.n	80066f6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d20f      	bcs.n	80066f6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80066d6:	2200      	movs	r2, #0
 80066d8:	2100      	movs	r1, #0
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f001 f88d 	bl	80077fa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80066e8:	2300      	movs	r3, #0
 80066ea:	2200      	movs	r2, #0
 80066ec:	2100      	movs	r1, #0
 80066ee:	68f8      	ldr	r0, [r7, #12]
 80066f0:	f001 fdba 	bl	8008268 <USBD_LL_PrepareReceive>
 80066f4:	e01c      	b.n	8006730 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b03      	cmp	r3, #3
 8006700:	d10f      	bne.n	8006722 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d009      	beq.n	8006722 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	68f8      	ldr	r0, [r7, #12]
 8006720:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006722:	2180      	movs	r1, #128	; 0x80
 8006724:	68f8      	ldr	r0, [r7, #12]
 8006726:	f001 fcf5 	bl	8008114 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800672a:	68f8      	ldr	r0, [r7, #12]
 800672c:	f001 f8b7 	bl	800789e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d03a      	beq.n	80067b0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800673a:	68f8      	ldr	r0, [r7, #12]
 800673c:	f7ff fe42 	bl	80063c4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006748:	e032      	b.n	80067b0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800674a:	7afb      	ldrb	r3, [r7, #11]
 800674c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006750:	b2db      	uxtb	r3, r3
 8006752:	4619      	mov	r1, r3
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f000 f97f 	bl	8006a58 <USBD_CoreFindEP>
 800675a:	4603      	mov	r3, r0
 800675c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800675e:	7dfb      	ldrb	r3, [r7, #23]
 8006760:	2bff      	cmp	r3, #255	; 0xff
 8006762:	d025      	beq.n	80067b0 <USBD_LL_DataInStage+0x15a>
 8006764:	7dfb      	ldrb	r3, [r7, #23]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d122      	bne.n	80067b0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b03      	cmp	r3, #3
 8006774:	d11c      	bne.n	80067b0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006776:	7dfa      	ldrb	r2, [r7, #23]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	32ae      	adds	r2, #174	; 0xae
 800677c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d014      	beq.n	80067b0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006786:	7dfa      	ldrb	r2, [r7, #23]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800678e:	7dfa      	ldrb	r2, [r7, #23]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	32ae      	adds	r2, #174	; 0xae
 8006794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	7afa      	ldrb	r2, [r7, #11]
 800679c:	4611      	mov	r1, r2
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	4798      	blx	r3
 80067a2:	4603      	mov	r3, r0
 80067a4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80067a6:	7dbb      	ldrb	r3, [r7, #22]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80067ac:	7dbb      	ldrb	r3, [r7, #22]
 80067ae:	e000      	b.n	80067b2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3718      	adds	r7, #24
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}

080067ba <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b084      	sub	sp, #16
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80067c2:	2300      	movs	r3, #0
 80067c4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d014      	beq.n	8006820 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00e      	beq.n	8006820 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6852      	ldr	r2, [r2, #4]
 800680e:	b2d2      	uxtb	r2, r2
 8006810:	4611      	mov	r1, r2
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	4798      	blx	r3
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d001      	beq.n	8006820 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800681c:	2303      	movs	r3, #3
 800681e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006820:	2340      	movs	r3, #64	; 0x40
 8006822:	2200      	movs	r2, #0
 8006824:	2100      	movs	r1, #0
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f001 fc2f 	bl	800808a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2240      	movs	r2, #64	; 0x40
 8006838:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800683c:	2340      	movs	r3, #64	; 0x40
 800683e:	2200      	movs	r2, #0
 8006840:	2180      	movs	r1, #128	; 0x80
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f001 fc21 	bl	800808a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2240      	movs	r2, #64	; 0x40
 8006852:	621a      	str	r2, [r3, #32]

  return ret;
 8006854:	7bfb      	ldrb	r3, [r7, #15]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800685e:	b480      	push	{r7}
 8006860:	b083      	sub	sp, #12
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	460b      	mov	r3, r1
 8006868:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	78fa      	ldrb	r2, [r7, #3]
 800686e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	370c      	adds	r7, #12
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr

0800687e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800687e:	b480      	push	{r7}
 8006880:	b083      	sub	sp, #12
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800688c:	b2da      	uxtb	r2, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2204      	movs	r2, #4
 8006898:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800689c:	2300      	movs	r3, #0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b04      	cmp	r3, #4
 80068bc:	d106      	bne.n	80068cc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80068c4:	b2da      	uxtb	r2, r3
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	370c      	adds	r7, #12
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr

080068da <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80068da:	b580      	push	{r7, lr}
 80068dc:	b082      	sub	sp, #8
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b03      	cmp	r3, #3
 80068ec:	d110      	bne.n	8006910 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d00b      	beq.n	8006910 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068fe:	69db      	ldr	r3, [r3, #28]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d005      	beq.n	8006910 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800691a:	b580      	push	{r7, lr}
 800691c:	b082      	sub	sp, #8
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
 8006922:	460b      	mov	r3, r1
 8006924:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	32ae      	adds	r2, #174	; 0xae
 8006930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d101      	bne.n	800693c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006938:	2303      	movs	r3, #3
 800693a:	e01c      	b.n	8006976 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b03      	cmp	r3, #3
 8006946:	d115      	bne.n	8006974 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	32ae      	adds	r2, #174	; 0xae
 8006952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006956:	6a1b      	ldr	r3, [r3, #32]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00b      	beq.n	8006974 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	32ae      	adds	r2, #174	; 0xae
 8006966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800696a:	6a1b      	ldr	r3, [r3, #32]
 800696c:	78fa      	ldrb	r2, [r7, #3]
 800696e:	4611      	mov	r1, r2
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006974:	2300      	movs	r3, #0
}
 8006976:	4618      	mov	r0, r3
 8006978:	3708      	adds	r7, #8
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b082      	sub	sp, #8
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
 8006986:	460b      	mov	r3, r1
 8006988:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	32ae      	adds	r2, #174	; 0xae
 8006994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d101      	bne.n	80069a0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800699c:	2303      	movs	r3, #3
 800699e:	e01c      	b.n	80069da <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b03      	cmp	r3, #3
 80069aa:	d115      	bne.n	80069d8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	32ae      	adds	r2, #174	; 0xae
 80069b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00b      	beq.n	80069d8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	32ae      	adds	r2, #174	; 0xae
 80069ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d0:	78fa      	ldrb	r2, [r7, #3]
 80069d2:	4611      	mov	r1, r2
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b083      	sub	sp, #12
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80069ea:	2300      	movs	r3, #0
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006a00:	2300      	movs	r3, #0
 8006a02:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d00e      	beq.n	8006a34 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	6852      	ldr	r2, [r2, #4]
 8006a22:	b2d2      	uxtb	r2, r2
 8006a24:	4611      	mov	r1, r2
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	4798      	blx	r3
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d001      	beq.n	8006a34 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006a30:	2303      	movs	r3, #3
 8006a32:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3710      	adds	r7, #16
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006a3e:	b480      	push	{r7}
 8006a40:	b083      	sub	sp, #12
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
 8006a46:	460b      	mov	r3, r1
 8006a48:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006a4a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	460b      	mov	r3, r1
 8006a62:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006a64:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr

08006a72 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006a72:	b580      	push	{r7, lr}
 8006a74:	b086      	sub	sp, #24
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006a86:	2300      	movs	r3, #0
 8006a88:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	885b      	ldrh	r3, [r3, #2]
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d920      	bls.n	8006adc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006aa2:	e013      	b.n	8006acc <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006aa4:	f107 030a 	add.w	r3, r7, #10
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	6978      	ldr	r0, [r7, #20]
 8006aac:	f000 f81b 	bl	8006ae6 <USBD_GetNextDesc>
 8006ab0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	785b      	ldrb	r3, [r3, #1]
 8006ab6:	2b05      	cmp	r3, #5
 8006ab8:	d108      	bne.n	8006acc <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	789b      	ldrb	r3, [r3, #2]
 8006ac2:	78fa      	ldrb	r2, [r7, #3]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d008      	beq.n	8006ada <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	885b      	ldrh	r3, [r3, #2]
 8006ad0:	b29a      	uxth	r2, r3
 8006ad2:	897b      	ldrh	r3, [r7, #10]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d8e5      	bhi.n	8006aa4 <USBD_GetEpDesc+0x32>
 8006ad8:	e000      	b.n	8006adc <USBD_GetEpDesc+0x6a>
          break;
 8006ada:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006adc:	693b      	ldr	r3, [r7, #16]
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3718      	adds	r7, #24
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}

08006ae6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006ae6:	b480      	push	{r7}
 8006ae8:	b085      	sub	sp, #20
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
 8006aee:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	881a      	ldrh	r2, [r3, #0]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	4413      	add	r3, r2
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4413      	add	r3, r2
 8006b10:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006b12:	68fb      	ldr	r3, [r7, #12]
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3714      	adds	r7, #20
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	3301      	adds	r3, #1
 8006b36:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006b3e:	8a3b      	ldrh	r3, [r7, #16]
 8006b40:	021b      	lsls	r3, r3, #8
 8006b42:	b21a      	sxth	r2, r3
 8006b44:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	b21b      	sxth	r3, r3
 8006b4c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006b4e:	89fb      	ldrh	r3, [r7, #14]
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	371c      	adds	r7, #28
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b66:	2300      	movs	r3, #0
 8006b68:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b72:	2b40      	cmp	r3, #64	; 0x40
 8006b74:	d005      	beq.n	8006b82 <USBD_StdDevReq+0x26>
 8006b76:	2b40      	cmp	r3, #64	; 0x40
 8006b78:	d857      	bhi.n	8006c2a <USBD_StdDevReq+0xce>
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00f      	beq.n	8006b9e <USBD_StdDevReq+0x42>
 8006b7e:	2b20      	cmp	r3, #32
 8006b80:	d153      	bne.n	8006c2a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	32ae      	adds	r2, #174	; 0xae
 8006b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	6839      	ldr	r1, [r7, #0]
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	4798      	blx	r3
 8006b98:	4603      	mov	r3, r0
 8006b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b9c:	e04a      	b.n	8006c34 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	785b      	ldrb	r3, [r3, #1]
 8006ba2:	2b09      	cmp	r3, #9
 8006ba4:	d83b      	bhi.n	8006c1e <USBD_StdDevReq+0xc2>
 8006ba6:	a201      	add	r2, pc, #4	; (adr r2, 8006bac <USBD_StdDevReq+0x50>)
 8006ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bac:	08006c01 	.word	0x08006c01
 8006bb0:	08006c15 	.word	0x08006c15
 8006bb4:	08006c1f 	.word	0x08006c1f
 8006bb8:	08006c0b 	.word	0x08006c0b
 8006bbc:	08006c1f 	.word	0x08006c1f
 8006bc0:	08006bdf 	.word	0x08006bdf
 8006bc4:	08006bd5 	.word	0x08006bd5
 8006bc8:	08006c1f 	.word	0x08006c1f
 8006bcc:	08006bf7 	.word	0x08006bf7
 8006bd0:	08006be9 	.word	0x08006be9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006bd4:	6839      	ldr	r1, [r7, #0]
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 fa3c 	bl	8007054 <USBD_GetDescriptor>
          break;
 8006bdc:	e024      	b.n	8006c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006bde:	6839      	ldr	r1, [r7, #0]
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f000 fba1 	bl	8007328 <USBD_SetAddress>
          break;
 8006be6:	e01f      	b.n	8006c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006be8:	6839      	ldr	r1, [r7, #0]
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 fbe0 	bl	80073b0 <USBD_SetConfig>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	73fb      	strb	r3, [r7, #15]
          break;
 8006bf4:	e018      	b.n	8006c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006bf6:	6839      	ldr	r1, [r7, #0]
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fc83 	bl	8007504 <USBD_GetConfig>
          break;
 8006bfe:	e013      	b.n	8006c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006c00:	6839      	ldr	r1, [r7, #0]
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 fcb4 	bl	8007570 <USBD_GetStatus>
          break;
 8006c08:	e00e      	b.n	8006c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006c0a:	6839      	ldr	r1, [r7, #0]
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fce3 	bl	80075d8 <USBD_SetFeature>
          break;
 8006c12:	e009      	b.n	8006c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006c14:	6839      	ldr	r1, [r7, #0]
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 fd07 	bl	800762a <USBD_ClrFeature>
          break;
 8006c1c:	e004      	b.n	8006c28 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006c1e:	6839      	ldr	r1, [r7, #0]
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 fd5e 	bl	80076e2 <USBD_CtlError>
          break;
 8006c26:	bf00      	nop
      }
      break;
 8006c28:	e004      	b.n	8006c34 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006c2a:	6839      	ldr	r1, [r7, #0]
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f000 fd58 	bl	80076e2 <USBD_CtlError>
      break;
 8006c32:	bf00      	nop
  }

  return ret;
 8006c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop

08006c40 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006c56:	2b40      	cmp	r3, #64	; 0x40
 8006c58:	d005      	beq.n	8006c66 <USBD_StdItfReq+0x26>
 8006c5a:	2b40      	cmp	r3, #64	; 0x40
 8006c5c:	d852      	bhi.n	8006d04 <USBD_StdItfReq+0xc4>
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d001      	beq.n	8006c66 <USBD_StdItfReq+0x26>
 8006c62:	2b20      	cmp	r3, #32
 8006c64:	d14e      	bne.n	8006d04 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d840      	bhi.n	8006cf6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	889b      	ldrh	r3, [r3, #4]
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d836      	bhi.n	8006cec <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	889b      	ldrh	r3, [r3, #4]
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	4619      	mov	r1, r3
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f7ff fed9 	bl	8006a3e <USBD_CoreFindIF>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006c90:	7bbb      	ldrb	r3, [r7, #14]
 8006c92:	2bff      	cmp	r3, #255	; 0xff
 8006c94:	d01d      	beq.n	8006cd2 <USBD_StdItfReq+0x92>
 8006c96:	7bbb      	ldrb	r3, [r7, #14]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d11a      	bne.n	8006cd2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006c9c:	7bba      	ldrb	r2, [r7, #14]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	32ae      	adds	r2, #174	; 0xae
 8006ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d00f      	beq.n	8006ccc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006cac:	7bba      	ldrb	r2, [r7, #14]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006cb4:	7bba      	ldrb	r2, [r7, #14]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	32ae      	adds	r2, #174	; 0xae
 8006cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	6839      	ldr	r1, [r7, #0]
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	4798      	blx	r3
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006cca:	e004      	b.n	8006cd6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006cd0:	e001      	b.n	8006cd6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	88db      	ldrh	r3, [r3, #6]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d110      	bne.n	8006d00 <USBD_StdItfReq+0xc0>
 8006cde:	7bfb      	ldrb	r3, [r7, #15]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10d      	bne.n	8006d00 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 fdc7 	bl	8007878 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006cea:	e009      	b.n	8006d00 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006cec:	6839      	ldr	r1, [r7, #0]
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 fcf7 	bl	80076e2 <USBD_CtlError>
          break;
 8006cf4:	e004      	b.n	8006d00 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006cf6:	6839      	ldr	r1, [r7, #0]
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 fcf2 	bl	80076e2 <USBD_CtlError>
          break;
 8006cfe:	e000      	b.n	8006d02 <USBD_StdItfReq+0xc2>
          break;
 8006d00:	bf00      	nop
      }
      break;
 8006d02:	e004      	b.n	8006d0e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006d04:	6839      	ldr	r1, [r7, #0]
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 fceb 	bl	80076e2 <USBD_CtlError>
      break;
 8006d0c:	bf00      	nop
  }

  return ret;
 8006d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3710      	adds	r7, #16
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	889b      	ldrh	r3, [r3, #4]
 8006d2a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006d34:	2b40      	cmp	r3, #64	; 0x40
 8006d36:	d007      	beq.n	8006d48 <USBD_StdEPReq+0x30>
 8006d38:	2b40      	cmp	r3, #64	; 0x40
 8006d3a:	f200 817f 	bhi.w	800703c <USBD_StdEPReq+0x324>
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d02a      	beq.n	8006d98 <USBD_StdEPReq+0x80>
 8006d42:	2b20      	cmp	r3, #32
 8006d44:	f040 817a 	bne.w	800703c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006d48:	7bbb      	ldrb	r3, [r7, #14]
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f7ff fe83 	bl	8006a58 <USBD_CoreFindEP>
 8006d52:	4603      	mov	r3, r0
 8006d54:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006d56:	7b7b      	ldrb	r3, [r7, #13]
 8006d58:	2bff      	cmp	r3, #255	; 0xff
 8006d5a:	f000 8174 	beq.w	8007046 <USBD_StdEPReq+0x32e>
 8006d5e:	7b7b      	ldrb	r3, [r7, #13]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f040 8170 	bne.w	8007046 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006d66:	7b7a      	ldrb	r2, [r7, #13]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006d6e:	7b7a      	ldrb	r2, [r7, #13]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	32ae      	adds	r2, #174	; 0xae
 8006d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	f000 8163 	beq.w	8007046 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006d80:	7b7a      	ldrb	r2, [r7, #13]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	32ae      	adds	r2, #174	; 0xae
 8006d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	6839      	ldr	r1, [r7, #0]
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	4798      	blx	r3
 8006d92:	4603      	mov	r3, r0
 8006d94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006d96:	e156      	b.n	8007046 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	785b      	ldrb	r3, [r3, #1]
 8006d9c:	2b03      	cmp	r3, #3
 8006d9e:	d008      	beq.n	8006db2 <USBD_StdEPReq+0x9a>
 8006da0:	2b03      	cmp	r3, #3
 8006da2:	f300 8145 	bgt.w	8007030 <USBD_StdEPReq+0x318>
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f000 809b 	beq.w	8006ee2 <USBD_StdEPReq+0x1ca>
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d03c      	beq.n	8006e2a <USBD_StdEPReq+0x112>
 8006db0:	e13e      	b.n	8007030 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d002      	beq.n	8006dc4 <USBD_StdEPReq+0xac>
 8006dbe:	2b03      	cmp	r3, #3
 8006dc0:	d016      	beq.n	8006df0 <USBD_StdEPReq+0xd8>
 8006dc2:	e02c      	b.n	8006e1e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006dc4:	7bbb      	ldrb	r3, [r7, #14]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00d      	beq.n	8006de6 <USBD_StdEPReq+0xce>
 8006dca:	7bbb      	ldrb	r3, [r7, #14]
 8006dcc:	2b80      	cmp	r3, #128	; 0x80
 8006dce:	d00a      	beq.n	8006de6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006dd0:	7bbb      	ldrb	r3, [r7, #14]
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f001 f99d 	bl	8008114 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006dda:	2180      	movs	r1, #128	; 0x80
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f001 f999 	bl	8008114 <USBD_LL_StallEP>
 8006de2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006de4:	e020      	b.n	8006e28 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006de6:	6839      	ldr	r1, [r7, #0]
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 fc7a 	bl	80076e2 <USBD_CtlError>
              break;
 8006dee:	e01b      	b.n	8006e28 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	885b      	ldrh	r3, [r3, #2]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d10e      	bne.n	8006e16 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006df8:	7bbb      	ldrb	r3, [r7, #14]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00b      	beq.n	8006e16 <USBD_StdEPReq+0xfe>
 8006dfe:	7bbb      	ldrb	r3, [r7, #14]
 8006e00:	2b80      	cmp	r3, #128	; 0x80
 8006e02:	d008      	beq.n	8006e16 <USBD_StdEPReq+0xfe>
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	88db      	ldrh	r3, [r3, #6]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d104      	bne.n	8006e16 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006e0c:	7bbb      	ldrb	r3, [r7, #14]
 8006e0e:	4619      	mov	r1, r3
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f001 f97f 	bl	8008114 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 fd2e 	bl	8007878 <USBD_CtlSendStatus>

              break;
 8006e1c:	e004      	b.n	8006e28 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006e1e:	6839      	ldr	r1, [r7, #0]
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 fc5e 	bl	80076e2 <USBD_CtlError>
              break;
 8006e26:	bf00      	nop
          }
          break;
 8006e28:	e107      	b.n	800703a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b02      	cmp	r3, #2
 8006e34:	d002      	beq.n	8006e3c <USBD_StdEPReq+0x124>
 8006e36:	2b03      	cmp	r3, #3
 8006e38:	d016      	beq.n	8006e68 <USBD_StdEPReq+0x150>
 8006e3a:	e04b      	b.n	8006ed4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006e3c:	7bbb      	ldrb	r3, [r7, #14]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00d      	beq.n	8006e5e <USBD_StdEPReq+0x146>
 8006e42:	7bbb      	ldrb	r3, [r7, #14]
 8006e44:	2b80      	cmp	r3, #128	; 0x80
 8006e46:	d00a      	beq.n	8006e5e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006e48:	7bbb      	ldrb	r3, [r7, #14]
 8006e4a:	4619      	mov	r1, r3
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f001 f961 	bl	8008114 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006e52:	2180      	movs	r1, #128	; 0x80
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f001 f95d 	bl	8008114 <USBD_LL_StallEP>
 8006e5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006e5c:	e040      	b.n	8006ee0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006e5e:	6839      	ldr	r1, [r7, #0]
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fc3e 	bl	80076e2 <USBD_CtlError>
              break;
 8006e66:	e03b      	b.n	8006ee0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	885b      	ldrh	r3, [r3, #2]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d136      	bne.n	8006ede <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006e70:	7bbb      	ldrb	r3, [r7, #14]
 8006e72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d004      	beq.n	8006e84 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006e7a:	7bbb      	ldrb	r3, [r7, #14]
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f001 f967 	bl	8008152 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f000 fcf7 	bl	8007878 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006e8a:	7bbb      	ldrb	r3, [r7, #14]
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7ff fde2 	bl	8006a58 <USBD_CoreFindEP>
 8006e94:	4603      	mov	r3, r0
 8006e96:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006e98:	7b7b      	ldrb	r3, [r7, #13]
 8006e9a:	2bff      	cmp	r3, #255	; 0xff
 8006e9c:	d01f      	beq.n	8006ede <USBD_StdEPReq+0x1c6>
 8006e9e:	7b7b      	ldrb	r3, [r7, #13]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d11c      	bne.n	8006ede <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006ea4:	7b7a      	ldrb	r2, [r7, #13]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006eac:	7b7a      	ldrb	r2, [r7, #13]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	32ae      	adds	r2, #174	; 0xae
 8006eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d010      	beq.n	8006ede <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006ebc:	7b7a      	ldrb	r2, [r7, #13]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	32ae      	adds	r2, #174	; 0xae
 8006ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	6839      	ldr	r1, [r7, #0]
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	4798      	blx	r3
 8006ece:	4603      	mov	r3, r0
 8006ed0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006ed2:	e004      	b.n	8006ede <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006ed4:	6839      	ldr	r1, [r7, #0]
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 fc03 	bl	80076e2 <USBD_CtlError>
              break;
 8006edc:	e000      	b.n	8006ee0 <USBD_StdEPReq+0x1c8>
              break;
 8006ede:	bf00      	nop
          }
          break;
 8006ee0:	e0ab      	b.n	800703a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	d002      	beq.n	8006ef4 <USBD_StdEPReq+0x1dc>
 8006eee:	2b03      	cmp	r3, #3
 8006ef0:	d032      	beq.n	8006f58 <USBD_StdEPReq+0x240>
 8006ef2:	e097      	b.n	8007024 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ef4:	7bbb      	ldrb	r3, [r7, #14]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d007      	beq.n	8006f0a <USBD_StdEPReq+0x1f2>
 8006efa:	7bbb      	ldrb	r3, [r7, #14]
 8006efc:	2b80      	cmp	r3, #128	; 0x80
 8006efe:	d004      	beq.n	8006f0a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 fbed 	bl	80076e2 <USBD_CtlError>
                break;
 8006f08:	e091      	b.n	800702e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	da0b      	bge.n	8006f2a <USBD_StdEPReq+0x212>
 8006f12:	7bbb      	ldrb	r3, [r7, #14]
 8006f14:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f18:	4613      	mov	r3, r2
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	4413      	add	r3, r2
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	3310      	adds	r3, #16
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	4413      	add	r3, r2
 8006f26:	3304      	adds	r3, #4
 8006f28:	e00b      	b.n	8006f42 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006f2a:	7bbb      	ldrb	r3, [r7, #14]
 8006f2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f30:	4613      	mov	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4413      	add	r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	4413      	add	r3, r2
 8006f40:	3304      	adds	r3, #4
 8006f42:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	2200      	movs	r2, #0
 8006f48:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	2202      	movs	r2, #2
 8006f4e:	4619      	mov	r1, r3
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 fc37 	bl	80077c4 <USBD_CtlSendData>
              break;
 8006f56:	e06a      	b.n	800702e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006f58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	da11      	bge.n	8006f84 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006f60:	7bbb      	ldrb	r3, [r7, #14]
 8006f62:	f003 020f 	and.w	r2, r3, #15
 8006f66:	6879      	ldr	r1, [r7, #4]
 8006f68:	4613      	mov	r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	4413      	add	r3, r2
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	440b      	add	r3, r1
 8006f72:	3324      	adds	r3, #36	; 0x24
 8006f74:	881b      	ldrh	r3, [r3, #0]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d117      	bne.n	8006faa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006f7a:	6839      	ldr	r1, [r7, #0]
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 fbb0 	bl	80076e2 <USBD_CtlError>
                  break;
 8006f82:	e054      	b.n	800702e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006f84:	7bbb      	ldrb	r3, [r7, #14]
 8006f86:	f003 020f 	and.w	r2, r3, #15
 8006f8a:	6879      	ldr	r1, [r7, #4]
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	440b      	add	r3, r1
 8006f96:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006f9a:	881b      	ldrh	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d104      	bne.n	8006faa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006fa0:	6839      	ldr	r1, [r7, #0]
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fb9d 	bl	80076e2 <USBD_CtlError>
                  break;
 8006fa8:	e041      	b.n	800702e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006faa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	da0b      	bge.n	8006fca <USBD_StdEPReq+0x2b2>
 8006fb2:	7bbb      	ldrb	r3, [r7, #14]
 8006fb4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006fb8:	4613      	mov	r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4413      	add	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	3310      	adds	r3, #16
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	4413      	add	r3, r2
 8006fc6:	3304      	adds	r3, #4
 8006fc8:	e00b      	b.n	8006fe2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006fca:	7bbb      	ldrb	r3, [r7, #14]
 8006fcc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	4413      	add	r3, r2
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	4413      	add	r3, r2
 8006fe0:	3304      	adds	r3, #4
 8006fe2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006fe4:	7bbb      	ldrb	r3, [r7, #14]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d002      	beq.n	8006ff0 <USBD_StdEPReq+0x2d8>
 8006fea:	7bbb      	ldrb	r3, [r7, #14]
 8006fec:	2b80      	cmp	r3, #128	; 0x80
 8006fee:	d103      	bne.n	8006ff8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	e00e      	b.n	8007016 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006ff8:	7bbb      	ldrb	r3, [r7, #14]
 8006ffa:	4619      	mov	r1, r3
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f001 f8c7 	bl	8008190 <USBD_LL_IsStallEP>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	d003      	beq.n	8007010 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	2201      	movs	r2, #1
 800700c:	601a      	str	r2, [r3, #0]
 800700e:	e002      	b.n	8007016 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	2202      	movs	r2, #2
 800701a:	4619      	mov	r1, r3
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 fbd1 	bl	80077c4 <USBD_CtlSendData>
              break;
 8007022:	e004      	b.n	800702e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007024:	6839      	ldr	r1, [r7, #0]
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 fb5b 	bl	80076e2 <USBD_CtlError>
              break;
 800702c:	bf00      	nop
          }
          break;
 800702e:	e004      	b.n	800703a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007030:	6839      	ldr	r1, [r7, #0]
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 fb55 	bl	80076e2 <USBD_CtlError>
          break;
 8007038:	bf00      	nop
      }
      break;
 800703a:	e005      	b.n	8007048 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800703c:	6839      	ldr	r1, [r7, #0]
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 fb4f 	bl	80076e2 <USBD_CtlError>
      break;
 8007044:	e000      	b.n	8007048 <USBD_StdEPReq+0x330>
      break;
 8007046:	bf00      	nop
  }

  return ret;
 8007048:	7bfb      	ldrb	r3, [r7, #15]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3710      	adds	r7, #16
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
	...

08007054 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800705e:	2300      	movs	r3, #0
 8007060:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007062:	2300      	movs	r3, #0
 8007064:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007066:	2300      	movs	r3, #0
 8007068:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	885b      	ldrh	r3, [r3, #2]
 800706e:	0a1b      	lsrs	r3, r3, #8
 8007070:	b29b      	uxth	r3, r3
 8007072:	3b01      	subs	r3, #1
 8007074:	2b06      	cmp	r3, #6
 8007076:	f200 8128 	bhi.w	80072ca <USBD_GetDescriptor+0x276>
 800707a:	a201      	add	r2, pc, #4	; (adr r2, 8007080 <USBD_GetDescriptor+0x2c>)
 800707c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007080:	0800709d 	.word	0x0800709d
 8007084:	080070b5 	.word	0x080070b5
 8007088:	080070f5 	.word	0x080070f5
 800708c:	080072cb 	.word	0x080072cb
 8007090:	080072cb 	.word	0x080072cb
 8007094:	0800726b 	.word	0x0800726b
 8007098:	08007297 	.word	0x08007297
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	7c12      	ldrb	r2, [r2, #16]
 80070a8:	f107 0108 	add.w	r1, r7, #8
 80070ac:	4610      	mov	r0, r2
 80070ae:	4798      	blx	r3
 80070b0:	60f8      	str	r0, [r7, #12]
      break;
 80070b2:	e112      	b.n	80072da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	7c1b      	ldrb	r3, [r3, #16]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d10d      	bne.n	80070d8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070c4:	f107 0208 	add.w	r2, r7, #8
 80070c8:	4610      	mov	r0, r2
 80070ca:	4798      	blx	r3
 80070cc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	3301      	adds	r3, #1
 80070d2:	2202      	movs	r2, #2
 80070d4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80070d6:	e100      	b.n	80072da <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e0:	f107 0208 	add.w	r2, r7, #8
 80070e4:	4610      	mov	r0, r2
 80070e6:	4798      	blx	r3
 80070e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	3301      	adds	r3, #1
 80070ee:	2202      	movs	r2, #2
 80070f0:	701a      	strb	r2, [r3, #0]
      break;
 80070f2:	e0f2      	b.n	80072da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	885b      	ldrh	r3, [r3, #2]
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	2b05      	cmp	r3, #5
 80070fc:	f200 80ac 	bhi.w	8007258 <USBD_GetDescriptor+0x204>
 8007100:	a201      	add	r2, pc, #4	; (adr r2, 8007108 <USBD_GetDescriptor+0xb4>)
 8007102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007106:	bf00      	nop
 8007108:	08007121 	.word	0x08007121
 800710c:	08007155 	.word	0x08007155
 8007110:	08007189 	.word	0x08007189
 8007114:	080071bd 	.word	0x080071bd
 8007118:	080071f1 	.word	0x080071f1
 800711c:	08007225 	.word	0x08007225
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00b      	beq.n	8007144 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	7c12      	ldrb	r2, [r2, #16]
 8007138:	f107 0108 	add.w	r1, r7, #8
 800713c:	4610      	mov	r0, r2
 800713e:	4798      	blx	r3
 8007140:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007142:	e091      	b.n	8007268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007144:	6839      	ldr	r1, [r7, #0]
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 facb 	bl	80076e2 <USBD_CtlError>
            err++;
 800714c:	7afb      	ldrb	r3, [r7, #11]
 800714e:	3301      	adds	r3, #1
 8007150:	72fb      	strb	r3, [r7, #11]
          break;
 8007152:	e089      	b.n	8007268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00b      	beq.n	8007178 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	7c12      	ldrb	r2, [r2, #16]
 800716c:	f107 0108 	add.w	r1, r7, #8
 8007170:	4610      	mov	r0, r2
 8007172:	4798      	blx	r3
 8007174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007176:	e077      	b.n	8007268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007178:	6839      	ldr	r1, [r7, #0]
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 fab1 	bl	80076e2 <USBD_CtlError>
            err++;
 8007180:	7afb      	ldrb	r3, [r7, #11]
 8007182:	3301      	adds	r3, #1
 8007184:	72fb      	strb	r3, [r7, #11]
          break;
 8007186:	e06f      	b.n	8007268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d00b      	beq.n	80071ac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	7c12      	ldrb	r2, [r2, #16]
 80071a0:	f107 0108 	add.w	r1, r7, #8
 80071a4:	4610      	mov	r0, r2
 80071a6:	4798      	blx	r3
 80071a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80071aa:	e05d      	b.n	8007268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80071ac:	6839      	ldr	r1, [r7, #0]
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 fa97 	bl	80076e2 <USBD_CtlError>
            err++;
 80071b4:	7afb      	ldrb	r3, [r7, #11]
 80071b6:	3301      	adds	r3, #1
 80071b8:	72fb      	strb	r3, [r7, #11]
          break;
 80071ba:	e055      	b.n	8007268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071c2:	691b      	ldr	r3, [r3, #16]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00b      	beq.n	80071e0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	7c12      	ldrb	r2, [r2, #16]
 80071d4:	f107 0108 	add.w	r1, r7, #8
 80071d8:	4610      	mov	r0, r2
 80071da:	4798      	blx	r3
 80071dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80071de:	e043      	b.n	8007268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80071e0:	6839      	ldr	r1, [r7, #0]
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 fa7d 	bl	80076e2 <USBD_CtlError>
            err++;
 80071e8:	7afb      	ldrb	r3, [r7, #11]
 80071ea:	3301      	adds	r3, #1
 80071ec:	72fb      	strb	r3, [r7, #11]
          break;
 80071ee:	e03b      	b.n	8007268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071f6:	695b      	ldr	r3, [r3, #20]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00b      	beq.n	8007214 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007202:	695b      	ldr	r3, [r3, #20]
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	7c12      	ldrb	r2, [r2, #16]
 8007208:	f107 0108 	add.w	r1, r7, #8
 800720c:	4610      	mov	r0, r2
 800720e:	4798      	blx	r3
 8007210:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007212:	e029      	b.n	8007268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007214:	6839      	ldr	r1, [r7, #0]
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 fa63 	bl	80076e2 <USBD_CtlError>
            err++;
 800721c:	7afb      	ldrb	r3, [r7, #11]
 800721e:	3301      	adds	r3, #1
 8007220:	72fb      	strb	r3, [r7, #11]
          break;
 8007222:	e021      	b.n	8007268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00b      	beq.n	8007248 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007236:	699b      	ldr	r3, [r3, #24]
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	7c12      	ldrb	r2, [r2, #16]
 800723c:	f107 0108 	add.w	r1, r7, #8
 8007240:	4610      	mov	r0, r2
 8007242:	4798      	blx	r3
 8007244:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007246:	e00f      	b.n	8007268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007248:	6839      	ldr	r1, [r7, #0]
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 fa49 	bl	80076e2 <USBD_CtlError>
            err++;
 8007250:	7afb      	ldrb	r3, [r7, #11]
 8007252:	3301      	adds	r3, #1
 8007254:	72fb      	strb	r3, [r7, #11]
          break;
 8007256:	e007      	b.n	8007268 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007258:	6839      	ldr	r1, [r7, #0]
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 fa41 	bl	80076e2 <USBD_CtlError>
          err++;
 8007260:	7afb      	ldrb	r3, [r7, #11]
 8007262:	3301      	adds	r3, #1
 8007264:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007266:	bf00      	nop
      }
      break;
 8007268:	e037      	b.n	80072da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	7c1b      	ldrb	r3, [r3, #16]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d109      	bne.n	8007286 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800727a:	f107 0208 	add.w	r2, r7, #8
 800727e:	4610      	mov	r0, r2
 8007280:	4798      	blx	r3
 8007282:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007284:	e029      	b.n	80072da <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007286:	6839      	ldr	r1, [r7, #0]
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 fa2a 	bl	80076e2 <USBD_CtlError>
        err++;
 800728e:	7afb      	ldrb	r3, [r7, #11]
 8007290:	3301      	adds	r3, #1
 8007292:	72fb      	strb	r3, [r7, #11]
      break;
 8007294:	e021      	b.n	80072da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	7c1b      	ldrb	r3, [r3, #16]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d10d      	bne.n	80072ba <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a6:	f107 0208 	add.w	r2, r7, #8
 80072aa:	4610      	mov	r0, r2
 80072ac:	4798      	blx	r3
 80072ae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	3301      	adds	r3, #1
 80072b4:	2207      	movs	r2, #7
 80072b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80072b8:	e00f      	b.n	80072da <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80072ba:	6839      	ldr	r1, [r7, #0]
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f000 fa10 	bl	80076e2 <USBD_CtlError>
        err++;
 80072c2:	7afb      	ldrb	r3, [r7, #11]
 80072c4:	3301      	adds	r3, #1
 80072c6:	72fb      	strb	r3, [r7, #11]
      break;
 80072c8:	e007      	b.n	80072da <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80072ca:	6839      	ldr	r1, [r7, #0]
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 fa08 	bl	80076e2 <USBD_CtlError>
      err++;
 80072d2:	7afb      	ldrb	r3, [r7, #11]
 80072d4:	3301      	adds	r3, #1
 80072d6:	72fb      	strb	r3, [r7, #11]
      break;
 80072d8:	bf00      	nop
  }

  if (err != 0U)
 80072da:	7afb      	ldrb	r3, [r7, #11]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d11e      	bne.n	800731e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	88db      	ldrh	r3, [r3, #6]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d016      	beq.n	8007316 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80072e8:	893b      	ldrh	r3, [r7, #8]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00e      	beq.n	800730c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	88da      	ldrh	r2, [r3, #6]
 80072f2:	893b      	ldrh	r3, [r7, #8]
 80072f4:	4293      	cmp	r3, r2
 80072f6:	bf28      	it	cs
 80072f8:	4613      	movcs	r3, r2
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80072fe:	893b      	ldrh	r3, [r7, #8]
 8007300:	461a      	mov	r2, r3
 8007302:	68f9      	ldr	r1, [r7, #12]
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 fa5d 	bl	80077c4 <USBD_CtlSendData>
 800730a:	e009      	b.n	8007320 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800730c:	6839      	ldr	r1, [r7, #0]
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f9e7 	bl	80076e2 <USBD_CtlError>
 8007314:	e004      	b.n	8007320 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 faae 	bl	8007878 <USBD_CtlSendStatus>
 800731c:	e000      	b.n	8007320 <USBD_GetDescriptor+0x2cc>
    return;
 800731e:	bf00      	nop
  }
}
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop

08007328 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	889b      	ldrh	r3, [r3, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d131      	bne.n	800739e <USBD_SetAddress+0x76>
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	88db      	ldrh	r3, [r3, #6]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d12d      	bne.n	800739e <USBD_SetAddress+0x76>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	885b      	ldrh	r3, [r3, #2]
 8007346:	2b7f      	cmp	r3, #127	; 0x7f
 8007348:	d829      	bhi.n	800739e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	885b      	ldrh	r3, [r3, #2]
 800734e:	b2db      	uxtb	r3, r3
 8007350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007354:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b03      	cmp	r3, #3
 8007360:	d104      	bne.n	800736c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007362:	6839      	ldr	r1, [r7, #0]
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 f9bc 	bl	80076e2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800736a:	e01d      	b.n	80073a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	7bfa      	ldrb	r2, [r7, #15]
 8007370:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007374:	7bfb      	ldrb	r3, [r7, #15]
 8007376:	4619      	mov	r1, r3
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 ff35 	bl	80081e8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 fa7a 	bl	8007878 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007384:	7bfb      	ldrb	r3, [r7, #15]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d004      	beq.n	8007394 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2202      	movs	r2, #2
 800738e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007392:	e009      	b.n	80073a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800739c:	e004      	b.n	80073a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800739e:	6839      	ldr	r1, [r7, #0]
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 f99e 	bl	80076e2 <USBD_CtlError>
  }
}
 80073a6:	bf00      	nop
 80073a8:	bf00      	nop
 80073aa:	3710      	adds	r7, #16
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80073ba:	2300      	movs	r3, #0
 80073bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	885b      	ldrh	r3, [r3, #2]
 80073c2:	b2da      	uxtb	r2, r3
 80073c4:	4b4e      	ldr	r3, [pc, #312]	; (8007500 <USBD_SetConfig+0x150>)
 80073c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80073c8:	4b4d      	ldr	r3, [pc, #308]	; (8007500 <USBD_SetConfig+0x150>)
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d905      	bls.n	80073dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80073d0:	6839      	ldr	r1, [r7, #0]
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f985 	bl	80076e2 <USBD_CtlError>
    return USBD_FAIL;
 80073d8:	2303      	movs	r3, #3
 80073da:	e08c      	b.n	80074f6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d002      	beq.n	80073ee <USBD_SetConfig+0x3e>
 80073e8:	2b03      	cmp	r3, #3
 80073ea:	d029      	beq.n	8007440 <USBD_SetConfig+0x90>
 80073ec:	e075      	b.n	80074da <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80073ee:	4b44      	ldr	r3, [pc, #272]	; (8007500 <USBD_SetConfig+0x150>)
 80073f0:	781b      	ldrb	r3, [r3, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d020      	beq.n	8007438 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80073f6:	4b42      	ldr	r3, [pc, #264]	; (8007500 <USBD_SetConfig+0x150>)
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	461a      	mov	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007400:	4b3f      	ldr	r3, [pc, #252]	; (8007500 <USBD_SetConfig+0x150>)
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	4619      	mov	r1, r3
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f7fe ffe7 	bl	80063da <USBD_SetClassConfig>
 800740c:	4603      	mov	r3, r0
 800740e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007410:	7bfb      	ldrb	r3, [r7, #15]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d008      	beq.n	8007428 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007416:	6839      	ldr	r1, [r7, #0]
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f000 f962 	bl	80076e2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2202      	movs	r2, #2
 8007422:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007426:	e065      	b.n	80074f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 fa25 	bl	8007878 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2203      	movs	r2, #3
 8007432:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007436:	e05d      	b.n	80074f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f000 fa1d 	bl	8007878 <USBD_CtlSendStatus>
      break;
 800743e:	e059      	b.n	80074f4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007440:	4b2f      	ldr	r3, [pc, #188]	; (8007500 <USBD_SetConfig+0x150>)
 8007442:	781b      	ldrb	r3, [r3, #0]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d112      	bne.n	800746e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2202      	movs	r2, #2
 800744c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007450:	4b2b      	ldr	r3, [pc, #172]	; (8007500 <USBD_SetConfig+0x150>)
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	461a      	mov	r2, r3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800745a:	4b29      	ldr	r3, [pc, #164]	; (8007500 <USBD_SetConfig+0x150>)
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	4619      	mov	r1, r3
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f7fe ffd6 	bl	8006412 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fa06 	bl	8007878 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800746c:	e042      	b.n	80074f4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800746e:	4b24      	ldr	r3, [pc, #144]	; (8007500 <USBD_SetConfig+0x150>)
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	461a      	mov	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	429a      	cmp	r2, r3
 800747a:	d02a      	beq.n	80074d2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	b2db      	uxtb	r3, r3
 8007482:	4619      	mov	r1, r3
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f7fe ffc4 	bl	8006412 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800748a:	4b1d      	ldr	r3, [pc, #116]	; (8007500 <USBD_SetConfig+0x150>)
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	461a      	mov	r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007494:	4b1a      	ldr	r3, [pc, #104]	; (8007500 <USBD_SetConfig+0x150>)
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	4619      	mov	r1, r3
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f7fe ff9d 	bl	80063da <USBD_SetClassConfig>
 80074a0:	4603      	mov	r3, r0
 80074a2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80074a4:	7bfb      	ldrb	r3, [r7, #15]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00f      	beq.n	80074ca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80074aa:	6839      	ldr	r1, [r7, #0]
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 f918 	bl	80076e2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	4619      	mov	r1, r3
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7fe ffa9 	bl	8006412 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2202      	movs	r2, #2
 80074c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80074c8:	e014      	b.n	80074f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 f9d4 	bl	8007878 <USBD_CtlSendStatus>
      break;
 80074d0:	e010      	b.n	80074f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 f9d0 	bl	8007878 <USBD_CtlSendStatus>
      break;
 80074d8:	e00c      	b.n	80074f4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80074da:	6839      	ldr	r1, [r7, #0]
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 f900 	bl	80076e2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80074e2:	4b07      	ldr	r3, [pc, #28]	; (8007500 <USBD_SetConfig+0x150>)
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	4619      	mov	r1, r3
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7fe ff92 	bl	8006412 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80074ee:	2303      	movs	r3, #3
 80074f0:	73fb      	strb	r3, [r7, #15]
      break;
 80074f2:	bf00      	nop
  }

  return ret;
 80074f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
 80074fe:	bf00      	nop
 8007500:	200001a8 	.word	0x200001a8

08007504 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	88db      	ldrh	r3, [r3, #6]
 8007512:	2b01      	cmp	r3, #1
 8007514:	d004      	beq.n	8007520 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007516:	6839      	ldr	r1, [r7, #0]
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f8e2 	bl	80076e2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800751e:	e023      	b.n	8007568 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b02      	cmp	r3, #2
 800752a:	dc02      	bgt.n	8007532 <USBD_GetConfig+0x2e>
 800752c:	2b00      	cmp	r3, #0
 800752e:	dc03      	bgt.n	8007538 <USBD_GetConfig+0x34>
 8007530:	e015      	b.n	800755e <USBD_GetConfig+0x5a>
 8007532:	2b03      	cmp	r3, #3
 8007534:	d00b      	beq.n	800754e <USBD_GetConfig+0x4a>
 8007536:	e012      	b.n	800755e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	3308      	adds	r3, #8
 8007542:	2201      	movs	r2, #1
 8007544:	4619      	mov	r1, r3
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 f93c 	bl	80077c4 <USBD_CtlSendData>
        break;
 800754c:	e00c      	b.n	8007568 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	3304      	adds	r3, #4
 8007552:	2201      	movs	r2, #1
 8007554:	4619      	mov	r1, r3
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 f934 	bl	80077c4 <USBD_CtlSendData>
        break;
 800755c:	e004      	b.n	8007568 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800755e:	6839      	ldr	r1, [r7, #0]
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 f8be 	bl	80076e2 <USBD_CtlError>
        break;
 8007566:	bf00      	nop
}
 8007568:	bf00      	nop
 800756a:	3708      	adds	r7, #8
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b082      	sub	sp, #8
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007580:	b2db      	uxtb	r3, r3
 8007582:	3b01      	subs	r3, #1
 8007584:	2b02      	cmp	r3, #2
 8007586:	d81e      	bhi.n	80075c6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	88db      	ldrh	r3, [r3, #6]
 800758c:	2b02      	cmp	r3, #2
 800758e:	d004      	beq.n	800759a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007590:	6839      	ldr	r1, [r7, #0]
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 f8a5 	bl	80076e2 <USBD_CtlError>
        break;
 8007598:	e01a      	b.n	80075d0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2201      	movs	r2, #1
 800759e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d005      	beq.n	80075b6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	f043 0202 	orr.w	r2, r3, #2
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	330c      	adds	r3, #12
 80075ba:	2202      	movs	r2, #2
 80075bc:	4619      	mov	r1, r3
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f900 	bl	80077c4 <USBD_CtlSendData>
      break;
 80075c4:	e004      	b.n	80075d0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80075c6:	6839      	ldr	r1, [r7, #0]
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f88a 	bl	80076e2 <USBD_CtlError>
      break;
 80075ce:	bf00      	nop
  }
}
 80075d0:	bf00      	nop
 80075d2:	3708      	adds	r7, #8
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	885b      	ldrh	r3, [r3, #2]
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d107      	bne.n	80075fa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f000 f940 	bl	8007878 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80075f8:	e013      	b.n	8007622 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	885b      	ldrh	r3, [r3, #2]
 80075fe:	2b02      	cmp	r3, #2
 8007600:	d10b      	bne.n	800761a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	889b      	ldrh	r3, [r3, #4]
 8007606:	0a1b      	lsrs	r3, r3, #8
 8007608:	b29b      	uxth	r3, r3
 800760a:	b2da      	uxtb	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f930 	bl	8007878 <USBD_CtlSendStatus>
}
 8007618:	e003      	b.n	8007622 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800761a:	6839      	ldr	r1, [r7, #0]
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 f860 	bl	80076e2 <USBD_CtlError>
}
 8007622:	bf00      	nop
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800762a:	b580      	push	{r7, lr}
 800762c:	b082      	sub	sp, #8
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
 8007632:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800763a:	b2db      	uxtb	r3, r3
 800763c:	3b01      	subs	r3, #1
 800763e:	2b02      	cmp	r3, #2
 8007640:	d80b      	bhi.n	800765a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	885b      	ldrh	r3, [r3, #2]
 8007646:	2b01      	cmp	r3, #1
 8007648:	d10c      	bne.n	8007664 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 f910 	bl	8007878 <USBD_CtlSendStatus>
      }
      break;
 8007658:	e004      	b.n	8007664 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800765a:	6839      	ldr	r1, [r7, #0]
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f000 f840 	bl	80076e2 <USBD_CtlError>
      break;
 8007662:	e000      	b.n	8007666 <USBD_ClrFeature+0x3c>
      break;
 8007664:	bf00      	nop
  }
}
 8007666:	bf00      	nop
 8007668:	3708      	adds	r7, #8
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
 8007676:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	781a      	ldrb	r2, [r3, #0]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	3301      	adds	r3, #1
 8007688:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	781a      	ldrb	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	3301      	adds	r3, #1
 8007696:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007698:	68f8      	ldr	r0, [r7, #12]
 800769a:	f7ff fa41 	bl	8006b20 <SWAPBYTE>
 800769e:	4603      	mov	r3, r0
 80076a0:	461a      	mov	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	3301      	adds	r3, #1
 80076aa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	3301      	adds	r3, #1
 80076b0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f7ff fa34 	bl	8006b20 <SWAPBYTE>
 80076b8:	4603      	mov	r3, r0
 80076ba:	461a      	mov	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	3301      	adds	r3, #1
 80076c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	3301      	adds	r3, #1
 80076ca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80076cc:	68f8      	ldr	r0, [r7, #12]
 80076ce:	f7ff fa27 	bl	8006b20 <SWAPBYTE>
 80076d2:	4603      	mov	r3, r0
 80076d4:	461a      	mov	r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	80da      	strh	r2, [r3, #6]
}
 80076da:	bf00      	nop
 80076dc:	3710      	adds	r7, #16
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b082      	sub	sp, #8
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]
 80076ea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80076ec:	2180      	movs	r1, #128	; 0x80
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 fd10 	bl	8008114 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80076f4:	2100      	movs	r1, #0
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 fd0c 	bl	8008114 <USBD_LL_StallEP>
}
 80076fc:	bf00      	nop
 80076fe:	3708      	adds	r7, #8
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b086      	sub	sp, #24
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007710:	2300      	movs	r3, #0
 8007712:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d036      	beq.n	8007788 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800771e:	6938      	ldr	r0, [r7, #16]
 8007720:	f000 f836 	bl	8007790 <USBD_GetLen>
 8007724:	4603      	mov	r3, r0
 8007726:	3301      	adds	r3, #1
 8007728:	b29b      	uxth	r3, r3
 800772a:	005b      	lsls	r3, r3, #1
 800772c:	b29a      	uxth	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007732:	7dfb      	ldrb	r3, [r7, #23]
 8007734:	68ba      	ldr	r2, [r7, #8]
 8007736:	4413      	add	r3, r2
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	7812      	ldrb	r2, [r2, #0]
 800773c:	701a      	strb	r2, [r3, #0]
  idx++;
 800773e:	7dfb      	ldrb	r3, [r7, #23]
 8007740:	3301      	adds	r3, #1
 8007742:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007744:	7dfb      	ldrb	r3, [r7, #23]
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	4413      	add	r3, r2
 800774a:	2203      	movs	r2, #3
 800774c:	701a      	strb	r2, [r3, #0]
  idx++;
 800774e:	7dfb      	ldrb	r3, [r7, #23]
 8007750:	3301      	adds	r3, #1
 8007752:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007754:	e013      	b.n	800777e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007756:	7dfb      	ldrb	r3, [r7, #23]
 8007758:	68ba      	ldr	r2, [r7, #8]
 800775a:	4413      	add	r3, r2
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	7812      	ldrb	r2, [r2, #0]
 8007760:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	3301      	adds	r3, #1
 8007766:	613b      	str	r3, [r7, #16]
    idx++;
 8007768:	7dfb      	ldrb	r3, [r7, #23]
 800776a:	3301      	adds	r3, #1
 800776c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800776e:	7dfb      	ldrb	r3, [r7, #23]
 8007770:	68ba      	ldr	r2, [r7, #8]
 8007772:	4413      	add	r3, r2
 8007774:	2200      	movs	r2, #0
 8007776:	701a      	strb	r2, [r3, #0]
    idx++;
 8007778:	7dfb      	ldrb	r3, [r7, #23]
 800777a:	3301      	adds	r3, #1
 800777c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1e7      	bne.n	8007756 <USBD_GetString+0x52>
 8007786:	e000      	b.n	800778a <USBD_GetString+0x86>
    return;
 8007788:	bf00      	nop
  }
}
 800778a:	3718      	adds	r7, #24
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007798:	2300      	movs	r3, #0
 800779a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80077a0:	e005      	b.n	80077ae <USBD_GetLen+0x1e>
  {
    len++;
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
 80077a4:	3301      	adds	r3, #1
 80077a6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	3301      	adds	r3, #1
 80077ac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1f5      	bne.n	80077a2 <USBD_GetLen+0x12>
  }

  return len;
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2202      	movs	r2, #2
 80077d4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	68ba      	ldr	r2, [r7, #8]
 80077e8:	2100      	movs	r1, #0
 80077ea:	68f8      	ldr	r0, [r7, #12]
 80077ec:	f000 fd1b 	bl	8008226 <USBD_LL_Transmit>

  return USBD_OK;
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3710      	adds	r7, #16
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}

080077fa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80077fa:	b580      	push	{r7, lr}
 80077fc:	b084      	sub	sp, #16
 80077fe:	af00      	add	r7, sp, #0
 8007800:	60f8      	str	r0, [r7, #12]
 8007802:	60b9      	str	r1, [r7, #8]
 8007804:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	68ba      	ldr	r2, [r7, #8]
 800780a:	2100      	movs	r1, #0
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f000 fd0a 	bl	8008226 <USBD_LL_Transmit>

  return USBD_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3710      	adds	r7, #16
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2203      	movs	r2, #3
 800782c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	2100      	movs	r1, #0
 8007846:	68f8      	ldr	r0, [r7, #12]
 8007848:	f000 fd0e 	bl	8008268 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b084      	sub	sp, #16
 800785a:	af00      	add	r7, sp, #0
 800785c:	60f8      	str	r0, [r7, #12]
 800785e:	60b9      	str	r1, [r7, #8]
 8007860:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	2100      	movs	r1, #0
 8007868:	68f8      	ldr	r0, [r7, #12]
 800786a:	f000 fcfd 	bl	8008268 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800786e:	2300      	movs	r3, #0
}
 8007870:	4618      	mov	r0, r3
 8007872:	3710      	adds	r7, #16
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2204      	movs	r2, #4
 8007884:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007888:	2300      	movs	r3, #0
 800788a:	2200      	movs	r2, #0
 800788c:	2100      	movs	r1, #0
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 fcc9 	bl	8008226 <USBD_LL_Transmit>

  return USBD_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	3708      	adds	r7, #8
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b082      	sub	sp, #8
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2205      	movs	r2, #5
 80078aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80078ae:	2300      	movs	r3, #0
 80078b0:	2200      	movs	r2, #0
 80078b2:	2100      	movs	r1, #0
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fcd7 	bl	8008268 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80078ba:	2300      	movs	r3, #0
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3708      	adds	r7, #8
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80078c8:	2200      	movs	r2, #0
 80078ca:	4912      	ldr	r1, [pc, #72]	; (8007914 <MX_USB_DEVICE_Init+0x50>)
 80078cc:	4812      	ldr	r0, [pc, #72]	; (8007918 <MX_USB_DEVICE_Init+0x54>)
 80078ce:	f7fe fd07 	bl	80062e0 <USBD_Init>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d001      	beq.n	80078dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80078d8:	f7f9 f91e 	bl	8000b18 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80078dc:	490f      	ldr	r1, [pc, #60]	; (800791c <MX_USB_DEVICE_Init+0x58>)
 80078de:	480e      	ldr	r0, [pc, #56]	; (8007918 <MX_USB_DEVICE_Init+0x54>)
 80078e0:	f7fe fd2e 	bl	8006340 <USBD_RegisterClass>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d001      	beq.n	80078ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80078ea:	f7f9 f915 	bl	8000b18 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80078ee:	490c      	ldr	r1, [pc, #48]	; (8007920 <MX_USB_DEVICE_Init+0x5c>)
 80078f0:	4809      	ldr	r0, [pc, #36]	; (8007918 <MX_USB_DEVICE_Init+0x54>)
 80078f2:	f7fe fc1f 	bl	8006134 <USBD_CDC_RegisterInterface>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d001      	beq.n	8007900 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80078fc:	f7f9 f90c 	bl	8000b18 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007900:	4805      	ldr	r0, [pc, #20]	; (8007918 <MX_USB_DEVICE_Init+0x54>)
 8007902:	f7fe fd53 	bl	80063ac <USBD_Start>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d001      	beq.n	8007910 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800790c:	f7f9 f904 	bl	8000b18 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007910:	bf00      	nop
 8007912:	bd80      	pop	{r7, pc}
 8007914:	200000ac 	.word	0x200000ac
 8007918:	200001ac 	.word	0x200001ac
 800791c:	20000018 	.word	0x20000018
 8007920:	20000098 	.word	0x20000098

08007924 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007928:	2200      	movs	r2, #0
 800792a:	4905      	ldr	r1, [pc, #20]	; (8007940 <CDC_Init_FS+0x1c>)
 800792c:	4805      	ldr	r0, [pc, #20]	; (8007944 <CDC_Init_FS+0x20>)
 800792e:	f7fe fc1b 	bl	8006168 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007932:	4905      	ldr	r1, [pc, #20]	; (8007948 <CDC_Init_FS+0x24>)
 8007934:	4803      	ldr	r0, [pc, #12]	; (8007944 <CDC_Init_FS+0x20>)
 8007936:	f7fe fc39 	bl	80061ac <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800793a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800793c:	4618      	mov	r0, r3
 800793e:	bd80      	pop	{r7, pc}
 8007940:	20000c88 	.word	0x20000c88
 8007944:	200001ac 	.word	0x200001ac
 8007948:	20000488 	.word	0x20000488

0800794c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800794c:	b480      	push	{r7}
 800794e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007950:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007952:	4618      	mov	r0, r3
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	4603      	mov	r3, r0
 8007964:	6039      	str	r1, [r7, #0]
 8007966:	71fb      	strb	r3, [r7, #7]
 8007968:	4613      	mov	r3, r2
 800796a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800796c:	79fb      	ldrb	r3, [r7, #7]
 800796e:	2b23      	cmp	r3, #35	; 0x23
 8007970:	d84a      	bhi.n	8007a08 <CDC_Control_FS+0xac>
 8007972:	a201      	add	r2, pc, #4	; (adr r2, 8007978 <CDC_Control_FS+0x1c>)
 8007974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007978:	08007a09 	.word	0x08007a09
 800797c:	08007a09 	.word	0x08007a09
 8007980:	08007a09 	.word	0x08007a09
 8007984:	08007a09 	.word	0x08007a09
 8007988:	08007a09 	.word	0x08007a09
 800798c:	08007a09 	.word	0x08007a09
 8007990:	08007a09 	.word	0x08007a09
 8007994:	08007a09 	.word	0x08007a09
 8007998:	08007a09 	.word	0x08007a09
 800799c:	08007a09 	.word	0x08007a09
 80079a0:	08007a09 	.word	0x08007a09
 80079a4:	08007a09 	.word	0x08007a09
 80079a8:	08007a09 	.word	0x08007a09
 80079ac:	08007a09 	.word	0x08007a09
 80079b0:	08007a09 	.word	0x08007a09
 80079b4:	08007a09 	.word	0x08007a09
 80079b8:	08007a09 	.word	0x08007a09
 80079bc:	08007a09 	.word	0x08007a09
 80079c0:	08007a09 	.word	0x08007a09
 80079c4:	08007a09 	.word	0x08007a09
 80079c8:	08007a09 	.word	0x08007a09
 80079cc:	08007a09 	.word	0x08007a09
 80079d0:	08007a09 	.word	0x08007a09
 80079d4:	08007a09 	.word	0x08007a09
 80079d8:	08007a09 	.word	0x08007a09
 80079dc:	08007a09 	.word	0x08007a09
 80079e0:	08007a09 	.word	0x08007a09
 80079e4:	08007a09 	.word	0x08007a09
 80079e8:	08007a09 	.word	0x08007a09
 80079ec:	08007a09 	.word	0x08007a09
 80079f0:	08007a09 	.word	0x08007a09
 80079f4:	08007a09 	.word	0x08007a09
 80079f8:	08007a09 	.word	0x08007a09
 80079fc:	08007a09 	.word	0x08007a09
 8007a00:	08007a09 	.word	0x08007a09
 8007a04:	08007a09 	.word	0x08007a09
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007a08:	bf00      	nop
  }

  return (USBD_OK);
 8007a0a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007a22:	6879      	ldr	r1, [r7, #4]
 8007a24:	4813      	ldr	r0, [pc, #76]	; (8007a74 <CDC_Receive_FS+0x5c>)
 8007a26:	f7fe fbc1 	bl	80061ac <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007a2a:	4812      	ldr	r0, [pc, #72]	; (8007a74 <CDC_Receive_FS+0x5c>)
 8007a2c:	f7fe fc22 	bl	8006274 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf,*Len);
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	4619      	mov	r1, r3
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 f81f 	bl	8007a7c <CDC_Transmit_FS>
  if(Buf[0] == '1'){
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	2b31      	cmp	r3, #49	; 0x31
 8007a44:	d106      	bne.n	8007a54 <CDC_Receive_FS+0x3c>
	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8007a46:	2201      	movs	r2, #1
 8007a48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007a4c:	480a      	ldr	r0, [pc, #40]	; (8007a78 <CDC_Receive_FS+0x60>)
 8007a4e:	f7fa fc1d 	bl	800228c <HAL_GPIO_WritePin>
 8007a52:	e009      	b.n	8007a68 <CDC_Receive_FS+0x50>
  }
  else if(Buf[0] == '0'){
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	2b30      	cmp	r3, #48	; 0x30
 8007a5a:	d105      	bne.n	8007a68 <CDC_Receive_FS+0x50>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007a62:	4805      	ldr	r0, [pc, #20]	; (8007a78 <CDC_Receive_FS+0x60>)
 8007a64:	f7fa fc12 	bl	800228c <HAL_GPIO_WritePin>
  }
  return (USBD_OK);
 8007a68:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3708      	adds	r7, #8
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}
 8007a72:	bf00      	nop
 8007a74:	200001ac 	.word	0x200001ac
 8007a78:	40020c00 	.word	0x40020c00

08007a7c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	460b      	mov	r3, r1
 8007a86:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007a8c:	4b0d      	ldr	r3, [pc, #52]	; (8007ac4 <CDC_Transmit_FS+0x48>)
 8007a8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a92:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d001      	beq.n	8007aa2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e00b      	b.n	8007aba <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007aa2:	887b      	ldrh	r3, [r7, #2]
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	6879      	ldr	r1, [r7, #4]
 8007aa8:	4806      	ldr	r0, [pc, #24]	; (8007ac4 <CDC_Transmit_FS+0x48>)
 8007aaa:	f7fe fb5d 	bl	8006168 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007aae:	4805      	ldr	r0, [pc, #20]	; (8007ac4 <CDC_Transmit_FS+0x48>)
 8007ab0:	f7fe fb9a 	bl	80061e8 <USBD_CDC_TransmitPacket>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	200001ac 	.word	0x200001ac

08007ac8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	4613      	mov	r3, r2
 8007ad4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007ada:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	371c      	adds	r7, #28
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr
	...

08007aec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	4603      	mov	r3, r0
 8007af4:	6039      	str	r1, [r7, #0]
 8007af6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	2212      	movs	r2, #18
 8007afc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007afe:	4b03      	ldr	r3, [pc, #12]	; (8007b0c <USBD_FS_DeviceDescriptor+0x20>)
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	370c      	adds	r7, #12
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr
 8007b0c:	200000c8 	.word	0x200000c8

08007b10 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	4603      	mov	r3, r0
 8007b18:	6039      	str	r1, [r7, #0]
 8007b1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	2204      	movs	r2, #4
 8007b20:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007b22:	4b03      	ldr	r3, [pc, #12]	; (8007b30 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr
 8007b30:	200000dc 	.word	0x200000dc

08007b34 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	6039      	str	r1, [r7, #0]
 8007b3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007b40:	79fb      	ldrb	r3, [r7, #7]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d105      	bne.n	8007b52 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	4907      	ldr	r1, [pc, #28]	; (8007b68 <USBD_FS_ProductStrDescriptor+0x34>)
 8007b4a:	4808      	ldr	r0, [pc, #32]	; (8007b6c <USBD_FS_ProductStrDescriptor+0x38>)
 8007b4c:	f7ff fdda 	bl	8007704 <USBD_GetString>
 8007b50:	e004      	b.n	8007b5c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007b52:	683a      	ldr	r2, [r7, #0]
 8007b54:	4904      	ldr	r1, [pc, #16]	; (8007b68 <USBD_FS_ProductStrDescriptor+0x34>)
 8007b56:	4805      	ldr	r0, [pc, #20]	; (8007b6c <USBD_FS_ProductStrDescriptor+0x38>)
 8007b58:	f7ff fdd4 	bl	8007704 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007b5c:	4b02      	ldr	r3, [pc, #8]	; (8007b68 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3708      	adds	r7, #8
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	20001488 	.word	0x20001488
 8007b6c:	08008dc0 	.word	0x08008dc0

08007b70 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	4603      	mov	r3, r0
 8007b78:	6039      	str	r1, [r7, #0]
 8007b7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007b7c:	683a      	ldr	r2, [r7, #0]
 8007b7e:	4904      	ldr	r1, [pc, #16]	; (8007b90 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007b80:	4804      	ldr	r0, [pc, #16]	; (8007b94 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007b82:	f7ff fdbf 	bl	8007704 <USBD_GetString>
  return USBD_StrDesc;
 8007b86:	4b02      	ldr	r3, [pc, #8]	; (8007b90 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3708      	adds	r7, #8
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	20001488 	.word	0x20001488
 8007b94:	08008dd8 	.word	0x08008dd8

08007b98 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	6039      	str	r1, [r7, #0]
 8007ba2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	221a      	movs	r2, #26
 8007ba8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007baa:	f000 f843 	bl	8007c34 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007bae:	4b02      	ldr	r3, [pc, #8]	; (8007bb8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3708      	adds	r7, #8
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	200000e0 	.word	0x200000e0

08007bbc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b082      	sub	sp, #8
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	6039      	str	r1, [r7, #0]
 8007bc6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007bc8:	79fb      	ldrb	r3, [r7, #7]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d105      	bne.n	8007bda <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007bce:	683a      	ldr	r2, [r7, #0]
 8007bd0:	4907      	ldr	r1, [pc, #28]	; (8007bf0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007bd2:	4808      	ldr	r0, [pc, #32]	; (8007bf4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007bd4:	f7ff fd96 	bl	8007704 <USBD_GetString>
 8007bd8:	e004      	b.n	8007be4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007bda:	683a      	ldr	r2, [r7, #0]
 8007bdc:	4904      	ldr	r1, [pc, #16]	; (8007bf0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007bde:	4805      	ldr	r0, [pc, #20]	; (8007bf4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007be0:	f7ff fd90 	bl	8007704 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007be4:	4b02      	ldr	r3, [pc, #8]	; (8007bf0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3708      	adds	r7, #8
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	20001488 	.word	0x20001488
 8007bf4:	08008dec 	.word	0x08008dec

08007bf8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b082      	sub	sp, #8
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	4603      	mov	r3, r0
 8007c00:	6039      	str	r1, [r7, #0]
 8007c02:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007c04:	79fb      	ldrb	r3, [r7, #7]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d105      	bne.n	8007c16 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007c0a:	683a      	ldr	r2, [r7, #0]
 8007c0c:	4907      	ldr	r1, [pc, #28]	; (8007c2c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007c0e:	4808      	ldr	r0, [pc, #32]	; (8007c30 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007c10:	f7ff fd78 	bl	8007704 <USBD_GetString>
 8007c14:	e004      	b.n	8007c20 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007c16:	683a      	ldr	r2, [r7, #0]
 8007c18:	4904      	ldr	r1, [pc, #16]	; (8007c2c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007c1a:	4805      	ldr	r0, [pc, #20]	; (8007c30 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007c1c:	f7ff fd72 	bl	8007704 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007c20:	4b02      	ldr	r3, [pc, #8]	; (8007c2c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3708      	adds	r7, #8
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop
 8007c2c:	20001488 	.word	0x20001488
 8007c30:	08008df8 	.word	0x08008df8

08007c34 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007c3a:	4b0f      	ldr	r3, [pc, #60]	; (8007c78 <Get_SerialNum+0x44>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007c40:	4b0e      	ldr	r3, [pc, #56]	; (8007c7c <Get_SerialNum+0x48>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007c46:	4b0e      	ldr	r3, [pc, #56]	; (8007c80 <Get_SerialNum+0x4c>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4413      	add	r3, r2
 8007c52:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d009      	beq.n	8007c6e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007c5a:	2208      	movs	r2, #8
 8007c5c:	4909      	ldr	r1, [pc, #36]	; (8007c84 <Get_SerialNum+0x50>)
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 f814 	bl	8007c8c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007c64:	2204      	movs	r2, #4
 8007c66:	4908      	ldr	r1, [pc, #32]	; (8007c88 <Get_SerialNum+0x54>)
 8007c68:	68b8      	ldr	r0, [r7, #8]
 8007c6a:	f000 f80f 	bl	8007c8c <IntToUnicode>
  }
}
 8007c6e:	bf00      	nop
 8007c70:	3710      	adds	r7, #16
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	1fff7a10 	.word	0x1fff7a10
 8007c7c:	1fff7a14 	.word	0x1fff7a14
 8007c80:	1fff7a18 	.word	0x1fff7a18
 8007c84:	200000e2 	.word	0x200000e2
 8007c88:	200000f2 	.word	0x200000f2

08007c8c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b087      	sub	sp, #28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	4613      	mov	r3, r2
 8007c98:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	75fb      	strb	r3, [r7, #23]
 8007ca2:	e027      	b.n	8007cf4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	0f1b      	lsrs	r3, r3, #28
 8007ca8:	2b09      	cmp	r3, #9
 8007caa:	d80b      	bhi.n	8007cc4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	0f1b      	lsrs	r3, r3, #28
 8007cb0:	b2da      	uxtb	r2, r3
 8007cb2:	7dfb      	ldrb	r3, [r7, #23]
 8007cb4:	005b      	lsls	r3, r3, #1
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	440b      	add	r3, r1
 8007cbc:	3230      	adds	r2, #48	; 0x30
 8007cbe:	b2d2      	uxtb	r2, r2
 8007cc0:	701a      	strb	r2, [r3, #0]
 8007cc2:	e00a      	b.n	8007cda <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	0f1b      	lsrs	r3, r3, #28
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	7dfb      	ldrb	r3, [r7, #23]
 8007ccc:	005b      	lsls	r3, r3, #1
 8007cce:	4619      	mov	r1, r3
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	440b      	add	r3, r1
 8007cd4:	3237      	adds	r2, #55	; 0x37
 8007cd6:	b2d2      	uxtb	r2, r2
 8007cd8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	011b      	lsls	r3, r3, #4
 8007cde:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007ce0:	7dfb      	ldrb	r3, [r7, #23]
 8007ce2:	005b      	lsls	r3, r3, #1
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	4413      	add	r3, r2
 8007cea:	2200      	movs	r2, #0
 8007cec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007cee:	7dfb      	ldrb	r3, [r7, #23]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	75fb      	strb	r3, [r7, #23]
 8007cf4:	7dfa      	ldrb	r2, [r7, #23]
 8007cf6:	79fb      	ldrb	r3, [r7, #7]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d3d3      	bcc.n	8007ca4 <IntToUnicode+0x18>
  }
}
 8007cfc:	bf00      	nop
 8007cfe:	bf00      	nop
 8007d00:	371c      	adds	r7, #28
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr
	...

08007d0c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b08a      	sub	sp, #40	; 0x28
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d14:	f107 0314 	add.w	r3, r7, #20
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]
 8007d1c:	605a      	str	r2, [r3, #4]
 8007d1e:	609a      	str	r2, [r3, #8]
 8007d20:	60da      	str	r2, [r3, #12]
 8007d22:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007d2c:	d14b      	bne.n	8007dc6 <HAL_PCD_MspInit+0xba>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d2e:	2300      	movs	r3, #0
 8007d30:	613b      	str	r3, [r7, #16]
 8007d32:	4b27      	ldr	r3, [pc, #156]	; (8007dd0 <HAL_PCD_MspInit+0xc4>)
 8007d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d36:	4a26      	ldr	r2, [pc, #152]	; (8007dd0 <HAL_PCD_MspInit+0xc4>)
 8007d38:	f043 0301 	orr.w	r3, r3, #1
 8007d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8007d3e:	4b24      	ldr	r3, [pc, #144]	; (8007dd0 <HAL_PCD_MspInit+0xc4>)
 8007d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d42:	f003 0301 	and.w	r3, r3, #1
 8007d46:	613b      	str	r3, [r7, #16]
 8007d48:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8007d4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007d4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d50:	2302      	movs	r3, #2
 8007d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d54:	2300      	movs	r3, #0
 8007d56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007d5c:	230a      	movs	r3, #10
 8007d5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d60:	f107 0314 	add.w	r3, r7, #20
 8007d64:	4619      	mov	r1, r3
 8007d66:	481b      	ldr	r0, [pc, #108]	; (8007dd4 <HAL_PCD_MspInit+0xc8>)
 8007d68:	f7fa f8dc 	bl	8001f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007d6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d72:	2302      	movs	r3, #2
 8007d74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007d76:	2301      	movs	r3, #1
 8007d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007d7e:	230a      	movs	r3, #10
 8007d80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d82:	f107 0314 	add.w	r3, r7, #20
 8007d86:	4619      	mov	r1, r3
 8007d88:	4812      	ldr	r0, [pc, #72]	; (8007dd4 <HAL_PCD_MspInit+0xc8>)
 8007d8a:	f7fa f8cb 	bl	8001f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007d8e:	4b10      	ldr	r3, [pc, #64]	; (8007dd0 <HAL_PCD_MspInit+0xc4>)
 8007d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d92:	4a0f      	ldr	r2, [pc, #60]	; (8007dd0 <HAL_PCD_MspInit+0xc4>)
 8007d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d98:	6353      	str	r3, [r2, #52]	; 0x34
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	60fb      	str	r3, [r7, #12]
 8007d9e:	4b0c      	ldr	r3, [pc, #48]	; (8007dd0 <HAL_PCD_MspInit+0xc4>)
 8007da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007da2:	4a0b      	ldr	r2, [pc, #44]	; (8007dd0 <HAL_PCD_MspInit+0xc4>)
 8007da4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007da8:	6453      	str	r3, [r2, #68]	; 0x44
 8007daa:	4b09      	ldr	r3, [pc, #36]	; (8007dd0 <HAL_PCD_MspInit+0xc4>)
 8007dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007db2:	60fb      	str	r3, [r7, #12]
 8007db4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007db6:	2200      	movs	r2, #0
 8007db8:	2100      	movs	r1, #0
 8007dba:	2043      	movs	r0, #67	; 0x43
 8007dbc:	f7fa f87b 	bl	8001eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007dc0:	2043      	movs	r0, #67	; 0x43
 8007dc2:	f7fa f894 	bl	8001eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007dc6:	bf00      	nop
 8007dc8:	3728      	adds	r7, #40	; 0x28
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	40023800 	.word	0x40023800
 8007dd4:	40020000 	.word	0x40020000

08007dd8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007dec:	4619      	mov	r1, r3
 8007dee:	4610      	mov	r0, r2
 8007df0:	f7fe fb29 	bl	8006446 <USBD_LL_SetupStage>
}
 8007df4:	bf00      	nop
 8007df6:	3708      	adds	r7, #8
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	460b      	mov	r3, r1
 8007e06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007e0e:	78fa      	ldrb	r2, [r7, #3]
 8007e10:	6879      	ldr	r1, [r7, #4]
 8007e12:	4613      	mov	r3, r2
 8007e14:	00db      	lsls	r3, r3, #3
 8007e16:	4413      	add	r3, r2
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	440b      	add	r3, r1
 8007e1c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	78fb      	ldrb	r3, [r7, #3]
 8007e24:	4619      	mov	r1, r3
 8007e26:	f7fe fb63 	bl	80064f0 <USBD_LL_DataOutStage>
}
 8007e2a:	bf00      	nop
 8007e2c:	3708      	adds	r7, #8
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e32:	b580      	push	{r7, lr}
 8007e34:	b082      	sub	sp, #8
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007e44:	78fa      	ldrb	r2, [r7, #3]
 8007e46:	6879      	ldr	r1, [r7, #4]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	00db      	lsls	r3, r3, #3
 8007e4c:	4413      	add	r3, r2
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	440b      	add	r3, r1
 8007e52:	334c      	adds	r3, #76	; 0x4c
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	78fb      	ldrb	r3, [r7, #3]
 8007e58:	4619      	mov	r1, r3
 8007e5a:	f7fe fbfc 	bl	8006656 <USBD_LL_DataInStage>
}
 8007e5e:	bf00      	nop
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b082      	sub	sp, #8
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7fe fd30 	bl	80068da <USBD_LL_SOF>
}
 8007e7a:	bf00      	nop
 8007e7c:	3708      	adds	r7, #8
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}

08007e82 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e82:	b580      	push	{r7, lr}
 8007e84:	b084      	sub	sp, #16
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d102      	bne.n	8007e9c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8007e96:	2300      	movs	r3, #0
 8007e98:	73fb      	strb	r3, [r7, #15]
 8007e9a:	e008      	b.n	8007eae <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	d102      	bne.n	8007eaa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	73fb      	strb	r3, [r7, #15]
 8007ea8:	e001      	b.n	8007eae <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8007eaa:	f7f8 fe35 	bl	8000b18 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007eb4:	7bfa      	ldrb	r2, [r7, #15]
 8007eb6:	4611      	mov	r1, r2
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f7fe fcd0 	bl	800685e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f7fe fc78 	bl	80067ba <USBD_LL_Reset>
}
 8007eca:	bf00      	nop
 8007ecc:	3710      	adds	r7, #16
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
	...

08007ed4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b082      	sub	sp, #8
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fe fccb 	bl	800687e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	6812      	ldr	r2, [r2, #0]
 8007ef6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007efa:	f043 0301 	orr.w	r3, r3, #1
 8007efe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6a1b      	ldr	r3, [r3, #32]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d005      	beq.n	8007f14 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007f08:	4b04      	ldr	r3, [pc, #16]	; (8007f1c <HAL_PCD_SuspendCallback+0x48>)
 8007f0a:	691b      	ldr	r3, [r3, #16]
 8007f0c:	4a03      	ldr	r2, [pc, #12]	; (8007f1c <HAL_PCD_SuspendCallback+0x48>)
 8007f0e:	f043 0306 	orr.w	r3, r3, #6
 8007f12:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007f14:	bf00      	nop
 8007f16:	3708      	adds	r7, #8
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}
 8007f1c:	e000ed00 	.word	0xe000ed00

08007f20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f7fe fcbb 	bl	80068aa <USBD_LL_Resume>
}
 8007f34:	bf00      	nop
 8007f36:	3708      	adds	r7, #8
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	460b      	mov	r3, r1
 8007f46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007f4e:	78fa      	ldrb	r2, [r7, #3]
 8007f50:	4611      	mov	r1, r2
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7fe fd13 	bl	800697e <USBD_LL_IsoOUTIncomplete>
}
 8007f58:	bf00      	nop
 8007f5a:	3708      	adds	r7, #8
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b082      	sub	sp, #8
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	460b      	mov	r3, r1
 8007f6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007f72:	78fa      	ldrb	r2, [r7, #3]
 8007f74:	4611      	mov	r1, r2
 8007f76:	4618      	mov	r0, r3
 8007f78:	f7fe fccf 	bl	800691a <USBD_LL_IsoINIncomplete>
}
 8007f7c:	bf00      	nop
 8007f7e:	3708      	adds	r7, #8
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007f92:	4618      	mov	r0, r3
 8007f94:	f7fe fd25 	bl	80069e2 <USBD_LL_DevConnected>
}
 8007f98:	bf00      	nop
 8007f9a:	3708      	adds	r7, #8
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f7fe fd22 	bl	80069f8 <USBD_LL_DevDisconnected>
}
 8007fb4:	bf00      	nop
 8007fb6:	3708      	adds	r7, #8
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d13c      	bne.n	8008046 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007fcc:	4a20      	ldr	r2, [pc, #128]	; (8008050 <USBD_LL_Init+0x94>)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	4a1e      	ldr	r2, [pc, #120]	; (8008050 <USBD_LL_Init+0x94>)
 8007fd8:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007fdc:	4b1c      	ldr	r3, [pc, #112]	; (8008050 <USBD_LL_Init+0x94>)
 8007fde:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007fe2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007fe4:	4b1a      	ldr	r3, [pc, #104]	; (8008050 <USBD_LL_Init+0x94>)
 8007fe6:	2204      	movs	r2, #4
 8007fe8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007fea:	4b19      	ldr	r3, [pc, #100]	; (8008050 <USBD_LL_Init+0x94>)
 8007fec:	2202      	movs	r2, #2
 8007fee:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007ff0:	4b17      	ldr	r3, [pc, #92]	; (8008050 <USBD_LL_Init+0x94>)
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007ff6:	4b16      	ldr	r3, [pc, #88]	; (8008050 <USBD_LL_Init+0x94>)
 8007ff8:	2202      	movs	r2, #2
 8007ffa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007ffc:	4b14      	ldr	r3, [pc, #80]	; (8008050 <USBD_LL_Init+0x94>)
 8007ffe:	2200      	movs	r2, #0
 8008000:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008002:	4b13      	ldr	r3, [pc, #76]	; (8008050 <USBD_LL_Init+0x94>)
 8008004:	2200      	movs	r2, #0
 8008006:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008008:	4b11      	ldr	r3, [pc, #68]	; (8008050 <USBD_LL_Init+0x94>)
 800800a:	2200      	movs	r2, #0
 800800c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800800e:	4b10      	ldr	r3, [pc, #64]	; (8008050 <USBD_LL_Init+0x94>)
 8008010:	2200      	movs	r2, #0
 8008012:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008014:	4b0e      	ldr	r3, [pc, #56]	; (8008050 <USBD_LL_Init+0x94>)
 8008016:	2200      	movs	r2, #0
 8008018:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800801a:	480d      	ldr	r0, [pc, #52]	; (8008050 <USBD_LL_Init+0x94>)
 800801c:	f7fa f94f 	bl	80022be <HAL_PCD_Init>
 8008020:	4603      	mov	r3, r0
 8008022:	2b00      	cmp	r3, #0
 8008024:	d001      	beq.n	800802a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008026:	f7f8 fd77 	bl	8000b18 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800802a:	2180      	movs	r1, #128	; 0x80
 800802c:	4808      	ldr	r0, [pc, #32]	; (8008050 <USBD_LL_Init+0x94>)
 800802e:	f7fb fba6 	bl	800377e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008032:	2240      	movs	r2, #64	; 0x40
 8008034:	2100      	movs	r1, #0
 8008036:	4806      	ldr	r0, [pc, #24]	; (8008050 <USBD_LL_Init+0x94>)
 8008038:	f7fb fb5a 	bl	80036f0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800803c:	2280      	movs	r2, #128	; 0x80
 800803e:	2101      	movs	r1, #1
 8008040:	4803      	ldr	r0, [pc, #12]	; (8008050 <USBD_LL_Init+0x94>)
 8008042:	f7fb fb55 	bl	80036f0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3708      	adds	r7, #8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}
 8008050:	20001688 	.word	0x20001688

08008054 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b084      	sub	sp, #16
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800805c:	2300      	movs	r3, #0
 800805e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008060:	2300      	movs	r3, #0
 8008062:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800806a:	4618      	mov	r0, r3
 800806c:	f7fa fa44 	bl	80024f8 <HAL_PCD_Start>
 8008070:	4603      	mov	r3, r0
 8008072:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008074:	7bfb      	ldrb	r3, [r7, #15]
 8008076:	4618      	mov	r0, r3
 8008078:	f000 f942 	bl	8008300 <USBD_Get_USB_Status>
 800807c:	4603      	mov	r3, r0
 800807e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008080:	7bbb      	ldrb	r3, [r7, #14]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b084      	sub	sp, #16
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
 8008092:	4608      	mov	r0, r1
 8008094:	4611      	mov	r1, r2
 8008096:	461a      	mov	r2, r3
 8008098:	4603      	mov	r3, r0
 800809a:	70fb      	strb	r3, [r7, #3]
 800809c:	460b      	mov	r3, r1
 800809e:	70bb      	strb	r3, [r7, #2]
 80080a0:	4613      	mov	r3, r2
 80080a2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080a4:	2300      	movs	r3, #0
 80080a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80080a8:	2300      	movs	r3, #0
 80080aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80080b2:	78bb      	ldrb	r3, [r7, #2]
 80080b4:	883a      	ldrh	r2, [r7, #0]
 80080b6:	78f9      	ldrb	r1, [r7, #3]
 80080b8:	f7fa ff15 	bl	8002ee6 <HAL_PCD_EP_Open>
 80080bc:	4603      	mov	r3, r0
 80080be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80080c0:	7bfb      	ldrb	r3, [r7, #15]
 80080c2:	4618      	mov	r0, r3
 80080c4:	f000 f91c 	bl	8008300 <USBD_Get_USB_Status>
 80080c8:	4603      	mov	r3, r0
 80080ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80080cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3710      	adds	r7, #16
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}

080080d6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b084      	sub	sp, #16
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
 80080de:	460b      	mov	r3, r1
 80080e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080e2:	2300      	movs	r3, #0
 80080e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80080f0:	78fa      	ldrb	r2, [r7, #3]
 80080f2:	4611      	mov	r1, r2
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7fa ff5e 	bl	8002fb6 <HAL_PCD_EP_Close>
 80080fa:	4603      	mov	r3, r0
 80080fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
 8008100:	4618      	mov	r0, r3
 8008102:	f000 f8fd 	bl	8008300 <USBD_Get_USB_Status>
 8008106:	4603      	mov	r3, r0
 8008108:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800810a:	7bbb      	ldrb	r3, [r7, #14]
}
 800810c:	4618      	mov	r0, r3
 800810e:	3710      	adds	r7, #16
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	460b      	mov	r3, r1
 800811e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008120:	2300      	movs	r3, #0
 8008122:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008124:	2300      	movs	r3, #0
 8008126:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800812e:	78fa      	ldrb	r2, [r7, #3]
 8008130:	4611      	mov	r1, r2
 8008132:	4618      	mov	r0, r3
 8008134:	f7fb f836 	bl	80031a4 <HAL_PCD_EP_SetStall>
 8008138:	4603      	mov	r3, r0
 800813a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800813c:	7bfb      	ldrb	r3, [r7, #15]
 800813e:	4618      	mov	r0, r3
 8008140:	f000 f8de 	bl	8008300 <USBD_Get_USB_Status>
 8008144:	4603      	mov	r3, r0
 8008146:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008148:	7bbb      	ldrb	r3, [r7, #14]
}
 800814a:	4618      	mov	r0, r3
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	460b      	mov	r3, r1
 800815c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800815e:	2300      	movs	r3, #0
 8008160:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008162:	2300      	movs	r3, #0
 8008164:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800816c:	78fa      	ldrb	r2, [r7, #3]
 800816e:	4611      	mov	r1, r2
 8008170:	4618      	mov	r0, r3
 8008172:	f7fb f87b 	bl	800326c <HAL_PCD_EP_ClrStall>
 8008176:	4603      	mov	r3, r0
 8008178:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800817a:	7bfb      	ldrb	r3, [r7, #15]
 800817c:	4618      	mov	r0, r3
 800817e:	f000 f8bf 	bl	8008300 <USBD_Get_USB_Status>
 8008182:	4603      	mov	r3, r0
 8008184:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008186:	7bbb      	ldrb	r3, [r7, #14]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008190:	b480      	push	{r7}
 8008192:	b085      	sub	sp, #20
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	460b      	mov	r3, r1
 800819a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80081a2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80081a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	da0b      	bge.n	80081c4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80081ac:	78fb      	ldrb	r3, [r7, #3]
 80081ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80081b2:	68f9      	ldr	r1, [r7, #12]
 80081b4:	4613      	mov	r3, r2
 80081b6:	00db      	lsls	r3, r3, #3
 80081b8:	4413      	add	r3, r2
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	440b      	add	r3, r1
 80081be:	333e      	adds	r3, #62	; 0x3e
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	e00b      	b.n	80081dc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80081c4:	78fb      	ldrb	r3, [r7, #3]
 80081c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80081ca:	68f9      	ldr	r1, [r7, #12]
 80081cc:	4613      	mov	r3, r2
 80081ce:	00db      	lsls	r3, r3, #3
 80081d0:	4413      	add	r3, r2
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	440b      	add	r3, r1
 80081d6:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80081da:	781b      	ldrb	r3, [r3, #0]
  }
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	460b      	mov	r3, r1
 80081f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081f8:	2300      	movs	r3, #0
 80081fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008202:	78fa      	ldrb	r2, [r7, #3]
 8008204:	4611      	mov	r1, r2
 8008206:	4618      	mov	r0, r3
 8008208:	f7fa fe48 	bl	8002e9c <HAL_PCD_SetAddress>
 800820c:	4603      	mov	r3, r0
 800820e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008210:	7bfb      	ldrb	r3, [r7, #15]
 8008212:	4618      	mov	r0, r3
 8008214:	f000 f874 	bl	8008300 <USBD_Get_USB_Status>
 8008218:	4603      	mov	r3, r0
 800821a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800821c:	7bbb      	ldrb	r3, [r7, #14]
}
 800821e:	4618      	mov	r0, r3
 8008220:	3710      	adds	r7, #16
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b086      	sub	sp, #24
 800822a:	af00      	add	r7, sp, #0
 800822c:	60f8      	str	r0, [r7, #12]
 800822e:	607a      	str	r2, [r7, #4]
 8008230:	603b      	str	r3, [r7, #0]
 8008232:	460b      	mov	r3, r1
 8008234:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008236:	2300      	movs	r3, #0
 8008238:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800823a:	2300      	movs	r3, #0
 800823c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008244:	7af9      	ldrb	r1, [r7, #11]
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	f7fa ff61 	bl	8003110 <HAL_PCD_EP_Transmit>
 800824e:	4603      	mov	r3, r0
 8008250:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008252:	7dfb      	ldrb	r3, [r7, #23]
 8008254:	4618      	mov	r0, r3
 8008256:	f000 f853 	bl	8008300 <USBD_Get_USB_Status>
 800825a:	4603      	mov	r3, r0
 800825c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800825e:	7dbb      	ldrb	r3, [r7, #22]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3718      	adds	r7, #24
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b086      	sub	sp, #24
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	607a      	str	r2, [r7, #4]
 8008272:	603b      	str	r3, [r7, #0]
 8008274:	460b      	mov	r3, r1
 8008276:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008278:	2300      	movs	r3, #0
 800827a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800827c:	2300      	movs	r3, #0
 800827e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008286:	7af9      	ldrb	r1, [r7, #11]
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	f7fa fedd 	bl	800304a <HAL_PCD_EP_Receive>
 8008290:	4603      	mov	r3, r0
 8008292:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008294:	7dfb      	ldrb	r3, [r7, #23]
 8008296:	4618      	mov	r0, r3
 8008298:	f000 f832 	bl	8008300 <USBD_Get_USB_Status>
 800829c:	4603      	mov	r3, r0
 800829e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80082a0:	7dbb      	ldrb	r3, [r7, #22]
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3718      	adds	r7, #24
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}

080082aa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80082aa:	b580      	push	{r7, lr}
 80082ac:	b082      	sub	sp, #8
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
 80082b2:	460b      	mov	r3, r1
 80082b4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80082bc:	78fa      	ldrb	r2, [r7, #3]
 80082be:	4611      	mov	r1, r2
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7fa ff0d 	bl	80030e0 <HAL_PCD_EP_GetRxCount>
 80082c6:	4603      	mov	r3, r0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3708      	adds	r7, #8
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80082d8:	4b03      	ldr	r3, [pc, #12]	; (80082e8 <USBD_static_malloc+0x18>)
}
 80082da:	4618      	mov	r0, r3
 80082dc:	370c      	adds	r7, #12
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr
 80082e6:	bf00      	nop
 80082e8:	20001b94 	.word	0x20001b94

080082ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]

}
 80082f4:	bf00      	nop
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008300:	b480      	push	{r7}
 8008302:	b085      	sub	sp, #20
 8008304:	af00      	add	r7, sp, #0
 8008306:	4603      	mov	r3, r0
 8008308:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800830a:	2300      	movs	r3, #0
 800830c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800830e:	79fb      	ldrb	r3, [r7, #7]
 8008310:	2b03      	cmp	r3, #3
 8008312:	d817      	bhi.n	8008344 <USBD_Get_USB_Status+0x44>
 8008314:	a201      	add	r2, pc, #4	; (adr r2, 800831c <USBD_Get_USB_Status+0x1c>)
 8008316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831a:	bf00      	nop
 800831c:	0800832d 	.word	0x0800832d
 8008320:	08008333 	.word	0x08008333
 8008324:	08008339 	.word	0x08008339
 8008328:	0800833f 	.word	0x0800833f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800832c:	2300      	movs	r3, #0
 800832e:	73fb      	strb	r3, [r7, #15]
    break;
 8008330:	e00b      	b.n	800834a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008332:	2303      	movs	r3, #3
 8008334:	73fb      	strb	r3, [r7, #15]
    break;
 8008336:	e008      	b.n	800834a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008338:	2301      	movs	r3, #1
 800833a:	73fb      	strb	r3, [r7, #15]
    break;
 800833c:	e005      	b.n	800834a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800833e:	2303      	movs	r3, #3
 8008340:	73fb      	strb	r3, [r7, #15]
    break;
 8008342:	e002      	b.n	800834a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008344:	2303      	movs	r3, #3
 8008346:	73fb      	strb	r3, [r7, #15]
    break;
 8008348:	bf00      	nop
  }
  return usb_status;
 800834a:	7bfb      	ldrb	r3, [r7, #15]
}
 800834c:	4618      	mov	r0, r3
 800834e:	3714      	adds	r7, #20
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <siprintf>:
 8008358:	b40e      	push	{r1, r2, r3}
 800835a:	b500      	push	{lr}
 800835c:	b09c      	sub	sp, #112	; 0x70
 800835e:	ab1d      	add	r3, sp, #116	; 0x74
 8008360:	9002      	str	r0, [sp, #8]
 8008362:	9006      	str	r0, [sp, #24]
 8008364:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008368:	4809      	ldr	r0, [pc, #36]	; (8008390 <siprintf+0x38>)
 800836a:	9107      	str	r1, [sp, #28]
 800836c:	9104      	str	r1, [sp, #16]
 800836e:	4909      	ldr	r1, [pc, #36]	; (8008394 <siprintf+0x3c>)
 8008370:	f853 2b04 	ldr.w	r2, [r3], #4
 8008374:	9105      	str	r1, [sp, #20]
 8008376:	6800      	ldr	r0, [r0, #0]
 8008378:	9301      	str	r3, [sp, #4]
 800837a:	a902      	add	r1, sp, #8
 800837c:	f000 f992 	bl	80086a4 <_svfiprintf_r>
 8008380:	9b02      	ldr	r3, [sp, #8]
 8008382:	2200      	movs	r2, #0
 8008384:	701a      	strb	r2, [r3, #0]
 8008386:	b01c      	add	sp, #112	; 0x70
 8008388:	f85d eb04 	ldr.w	lr, [sp], #4
 800838c:	b003      	add	sp, #12
 800838e:	4770      	bx	lr
 8008390:	20000148 	.word	0x20000148
 8008394:	ffff0208 	.word	0xffff0208

08008398 <memset>:
 8008398:	4402      	add	r2, r0
 800839a:	4603      	mov	r3, r0
 800839c:	4293      	cmp	r3, r2
 800839e:	d100      	bne.n	80083a2 <memset+0xa>
 80083a0:	4770      	bx	lr
 80083a2:	f803 1b01 	strb.w	r1, [r3], #1
 80083a6:	e7f9      	b.n	800839c <memset+0x4>

080083a8 <__errno>:
 80083a8:	4b01      	ldr	r3, [pc, #4]	; (80083b0 <__errno+0x8>)
 80083aa:	6818      	ldr	r0, [r3, #0]
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	20000148 	.word	0x20000148

080083b4 <__libc_init_array>:
 80083b4:	b570      	push	{r4, r5, r6, lr}
 80083b6:	4d0d      	ldr	r5, [pc, #52]	; (80083ec <__libc_init_array+0x38>)
 80083b8:	4c0d      	ldr	r4, [pc, #52]	; (80083f0 <__libc_init_array+0x3c>)
 80083ba:	1b64      	subs	r4, r4, r5
 80083bc:	10a4      	asrs	r4, r4, #2
 80083be:	2600      	movs	r6, #0
 80083c0:	42a6      	cmp	r6, r4
 80083c2:	d109      	bne.n	80083d8 <__libc_init_array+0x24>
 80083c4:	4d0b      	ldr	r5, [pc, #44]	; (80083f4 <__libc_init_array+0x40>)
 80083c6:	4c0c      	ldr	r4, [pc, #48]	; (80083f8 <__libc_init_array+0x44>)
 80083c8:	f000 fc6a 	bl	8008ca0 <_init>
 80083cc:	1b64      	subs	r4, r4, r5
 80083ce:	10a4      	asrs	r4, r4, #2
 80083d0:	2600      	movs	r6, #0
 80083d2:	42a6      	cmp	r6, r4
 80083d4:	d105      	bne.n	80083e2 <__libc_init_array+0x2e>
 80083d6:	bd70      	pop	{r4, r5, r6, pc}
 80083d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80083dc:	4798      	blx	r3
 80083de:	3601      	adds	r6, #1
 80083e0:	e7ee      	b.n	80083c0 <__libc_init_array+0xc>
 80083e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80083e6:	4798      	blx	r3
 80083e8:	3601      	adds	r6, #1
 80083ea:	e7f2      	b.n	80083d2 <__libc_init_array+0x1e>
 80083ec:	08008e54 	.word	0x08008e54
 80083f0:	08008e54 	.word	0x08008e54
 80083f4:	08008e54 	.word	0x08008e54
 80083f8:	08008e58 	.word	0x08008e58

080083fc <__retarget_lock_acquire_recursive>:
 80083fc:	4770      	bx	lr

080083fe <__retarget_lock_release_recursive>:
 80083fe:	4770      	bx	lr

08008400 <_free_r>:
 8008400:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008402:	2900      	cmp	r1, #0
 8008404:	d044      	beq.n	8008490 <_free_r+0x90>
 8008406:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800840a:	9001      	str	r0, [sp, #4]
 800840c:	2b00      	cmp	r3, #0
 800840e:	f1a1 0404 	sub.w	r4, r1, #4
 8008412:	bfb8      	it	lt
 8008414:	18e4      	addlt	r4, r4, r3
 8008416:	f000 f8df 	bl	80085d8 <__malloc_lock>
 800841a:	4a1e      	ldr	r2, [pc, #120]	; (8008494 <_free_r+0x94>)
 800841c:	9801      	ldr	r0, [sp, #4]
 800841e:	6813      	ldr	r3, [r2, #0]
 8008420:	b933      	cbnz	r3, 8008430 <_free_r+0x30>
 8008422:	6063      	str	r3, [r4, #4]
 8008424:	6014      	str	r4, [r2, #0]
 8008426:	b003      	add	sp, #12
 8008428:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800842c:	f000 b8da 	b.w	80085e4 <__malloc_unlock>
 8008430:	42a3      	cmp	r3, r4
 8008432:	d908      	bls.n	8008446 <_free_r+0x46>
 8008434:	6825      	ldr	r5, [r4, #0]
 8008436:	1961      	adds	r1, r4, r5
 8008438:	428b      	cmp	r3, r1
 800843a:	bf01      	itttt	eq
 800843c:	6819      	ldreq	r1, [r3, #0]
 800843e:	685b      	ldreq	r3, [r3, #4]
 8008440:	1949      	addeq	r1, r1, r5
 8008442:	6021      	streq	r1, [r4, #0]
 8008444:	e7ed      	b.n	8008422 <_free_r+0x22>
 8008446:	461a      	mov	r2, r3
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	b10b      	cbz	r3, 8008450 <_free_r+0x50>
 800844c:	42a3      	cmp	r3, r4
 800844e:	d9fa      	bls.n	8008446 <_free_r+0x46>
 8008450:	6811      	ldr	r1, [r2, #0]
 8008452:	1855      	adds	r5, r2, r1
 8008454:	42a5      	cmp	r5, r4
 8008456:	d10b      	bne.n	8008470 <_free_r+0x70>
 8008458:	6824      	ldr	r4, [r4, #0]
 800845a:	4421      	add	r1, r4
 800845c:	1854      	adds	r4, r2, r1
 800845e:	42a3      	cmp	r3, r4
 8008460:	6011      	str	r1, [r2, #0]
 8008462:	d1e0      	bne.n	8008426 <_free_r+0x26>
 8008464:	681c      	ldr	r4, [r3, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	6053      	str	r3, [r2, #4]
 800846a:	440c      	add	r4, r1
 800846c:	6014      	str	r4, [r2, #0]
 800846e:	e7da      	b.n	8008426 <_free_r+0x26>
 8008470:	d902      	bls.n	8008478 <_free_r+0x78>
 8008472:	230c      	movs	r3, #12
 8008474:	6003      	str	r3, [r0, #0]
 8008476:	e7d6      	b.n	8008426 <_free_r+0x26>
 8008478:	6825      	ldr	r5, [r4, #0]
 800847a:	1961      	adds	r1, r4, r5
 800847c:	428b      	cmp	r3, r1
 800847e:	bf04      	itt	eq
 8008480:	6819      	ldreq	r1, [r3, #0]
 8008482:	685b      	ldreq	r3, [r3, #4]
 8008484:	6063      	str	r3, [r4, #4]
 8008486:	bf04      	itt	eq
 8008488:	1949      	addeq	r1, r1, r5
 800848a:	6021      	streq	r1, [r4, #0]
 800848c:	6054      	str	r4, [r2, #4]
 800848e:	e7ca      	b.n	8008426 <_free_r+0x26>
 8008490:	b003      	add	sp, #12
 8008492:	bd30      	pop	{r4, r5, pc}
 8008494:	20001ef4 	.word	0x20001ef4

08008498 <sbrk_aligned>:
 8008498:	b570      	push	{r4, r5, r6, lr}
 800849a:	4e0e      	ldr	r6, [pc, #56]	; (80084d4 <sbrk_aligned+0x3c>)
 800849c:	460c      	mov	r4, r1
 800849e:	6831      	ldr	r1, [r6, #0]
 80084a0:	4605      	mov	r5, r0
 80084a2:	b911      	cbnz	r1, 80084aa <sbrk_aligned+0x12>
 80084a4:	f000 fba6 	bl	8008bf4 <_sbrk_r>
 80084a8:	6030      	str	r0, [r6, #0]
 80084aa:	4621      	mov	r1, r4
 80084ac:	4628      	mov	r0, r5
 80084ae:	f000 fba1 	bl	8008bf4 <_sbrk_r>
 80084b2:	1c43      	adds	r3, r0, #1
 80084b4:	d00a      	beq.n	80084cc <sbrk_aligned+0x34>
 80084b6:	1cc4      	adds	r4, r0, #3
 80084b8:	f024 0403 	bic.w	r4, r4, #3
 80084bc:	42a0      	cmp	r0, r4
 80084be:	d007      	beq.n	80084d0 <sbrk_aligned+0x38>
 80084c0:	1a21      	subs	r1, r4, r0
 80084c2:	4628      	mov	r0, r5
 80084c4:	f000 fb96 	bl	8008bf4 <_sbrk_r>
 80084c8:	3001      	adds	r0, #1
 80084ca:	d101      	bne.n	80084d0 <sbrk_aligned+0x38>
 80084cc:	f04f 34ff 	mov.w	r4, #4294967295
 80084d0:	4620      	mov	r0, r4
 80084d2:	bd70      	pop	{r4, r5, r6, pc}
 80084d4:	20001ef8 	.word	0x20001ef8

080084d8 <_malloc_r>:
 80084d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084dc:	1ccd      	adds	r5, r1, #3
 80084de:	f025 0503 	bic.w	r5, r5, #3
 80084e2:	3508      	adds	r5, #8
 80084e4:	2d0c      	cmp	r5, #12
 80084e6:	bf38      	it	cc
 80084e8:	250c      	movcc	r5, #12
 80084ea:	2d00      	cmp	r5, #0
 80084ec:	4607      	mov	r7, r0
 80084ee:	db01      	blt.n	80084f4 <_malloc_r+0x1c>
 80084f0:	42a9      	cmp	r1, r5
 80084f2:	d905      	bls.n	8008500 <_malloc_r+0x28>
 80084f4:	230c      	movs	r3, #12
 80084f6:	603b      	str	r3, [r7, #0]
 80084f8:	2600      	movs	r6, #0
 80084fa:	4630      	mov	r0, r6
 80084fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008500:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80085d4 <_malloc_r+0xfc>
 8008504:	f000 f868 	bl	80085d8 <__malloc_lock>
 8008508:	f8d8 3000 	ldr.w	r3, [r8]
 800850c:	461c      	mov	r4, r3
 800850e:	bb5c      	cbnz	r4, 8008568 <_malloc_r+0x90>
 8008510:	4629      	mov	r1, r5
 8008512:	4638      	mov	r0, r7
 8008514:	f7ff ffc0 	bl	8008498 <sbrk_aligned>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	4604      	mov	r4, r0
 800851c:	d155      	bne.n	80085ca <_malloc_r+0xf2>
 800851e:	f8d8 4000 	ldr.w	r4, [r8]
 8008522:	4626      	mov	r6, r4
 8008524:	2e00      	cmp	r6, #0
 8008526:	d145      	bne.n	80085b4 <_malloc_r+0xdc>
 8008528:	2c00      	cmp	r4, #0
 800852a:	d048      	beq.n	80085be <_malloc_r+0xe6>
 800852c:	6823      	ldr	r3, [r4, #0]
 800852e:	4631      	mov	r1, r6
 8008530:	4638      	mov	r0, r7
 8008532:	eb04 0903 	add.w	r9, r4, r3
 8008536:	f000 fb5d 	bl	8008bf4 <_sbrk_r>
 800853a:	4581      	cmp	r9, r0
 800853c:	d13f      	bne.n	80085be <_malloc_r+0xe6>
 800853e:	6821      	ldr	r1, [r4, #0]
 8008540:	1a6d      	subs	r5, r5, r1
 8008542:	4629      	mov	r1, r5
 8008544:	4638      	mov	r0, r7
 8008546:	f7ff ffa7 	bl	8008498 <sbrk_aligned>
 800854a:	3001      	adds	r0, #1
 800854c:	d037      	beq.n	80085be <_malloc_r+0xe6>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	442b      	add	r3, r5
 8008552:	6023      	str	r3, [r4, #0]
 8008554:	f8d8 3000 	ldr.w	r3, [r8]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d038      	beq.n	80085ce <_malloc_r+0xf6>
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	42a2      	cmp	r2, r4
 8008560:	d12b      	bne.n	80085ba <_malloc_r+0xe2>
 8008562:	2200      	movs	r2, #0
 8008564:	605a      	str	r2, [r3, #4]
 8008566:	e00f      	b.n	8008588 <_malloc_r+0xb0>
 8008568:	6822      	ldr	r2, [r4, #0]
 800856a:	1b52      	subs	r2, r2, r5
 800856c:	d41f      	bmi.n	80085ae <_malloc_r+0xd6>
 800856e:	2a0b      	cmp	r2, #11
 8008570:	d917      	bls.n	80085a2 <_malloc_r+0xca>
 8008572:	1961      	adds	r1, r4, r5
 8008574:	42a3      	cmp	r3, r4
 8008576:	6025      	str	r5, [r4, #0]
 8008578:	bf18      	it	ne
 800857a:	6059      	strne	r1, [r3, #4]
 800857c:	6863      	ldr	r3, [r4, #4]
 800857e:	bf08      	it	eq
 8008580:	f8c8 1000 	streq.w	r1, [r8]
 8008584:	5162      	str	r2, [r4, r5]
 8008586:	604b      	str	r3, [r1, #4]
 8008588:	4638      	mov	r0, r7
 800858a:	f104 060b 	add.w	r6, r4, #11
 800858e:	f000 f829 	bl	80085e4 <__malloc_unlock>
 8008592:	f026 0607 	bic.w	r6, r6, #7
 8008596:	1d23      	adds	r3, r4, #4
 8008598:	1af2      	subs	r2, r6, r3
 800859a:	d0ae      	beq.n	80084fa <_malloc_r+0x22>
 800859c:	1b9b      	subs	r3, r3, r6
 800859e:	50a3      	str	r3, [r4, r2]
 80085a0:	e7ab      	b.n	80084fa <_malloc_r+0x22>
 80085a2:	42a3      	cmp	r3, r4
 80085a4:	6862      	ldr	r2, [r4, #4]
 80085a6:	d1dd      	bne.n	8008564 <_malloc_r+0x8c>
 80085a8:	f8c8 2000 	str.w	r2, [r8]
 80085ac:	e7ec      	b.n	8008588 <_malloc_r+0xb0>
 80085ae:	4623      	mov	r3, r4
 80085b0:	6864      	ldr	r4, [r4, #4]
 80085b2:	e7ac      	b.n	800850e <_malloc_r+0x36>
 80085b4:	4634      	mov	r4, r6
 80085b6:	6876      	ldr	r6, [r6, #4]
 80085b8:	e7b4      	b.n	8008524 <_malloc_r+0x4c>
 80085ba:	4613      	mov	r3, r2
 80085bc:	e7cc      	b.n	8008558 <_malloc_r+0x80>
 80085be:	230c      	movs	r3, #12
 80085c0:	603b      	str	r3, [r7, #0]
 80085c2:	4638      	mov	r0, r7
 80085c4:	f000 f80e 	bl	80085e4 <__malloc_unlock>
 80085c8:	e797      	b.n	80084fa <_malloc_r+0x22>
 80085ca:	6025      	str	r5, [r4, #0]
 80085cc:	e7dc      	b.n	8008588 <_malloc_r+0xb0>
 80085ce:	605b      	str	r3, [r3, #4]
 80085d0:	deff      	udf	#255	; 0xff
 80085d2:	bf00      	nop
 80085d4:	20001ef4 	.word	0x20001ef4

080085d8 <__malloc_lock>:
 80085d8:	4801      	ldr	r0, [pc, #4]	; (80085e0 <__malloc_lock+0x8>)
 80085da:	f7ff bf0f 	b.w	80083fc <__retarget_lock_acquire_recursive>
 80085de:	bf00      	nop
 80085e0:	20001ef0 	.word	0x20001ef0

080085e4 <__malloc_unlock>:
 80085e4:	4801      	ldr	r0, [pc, #4]	; (80085ec <__malloc_unlock+0x8>)
 80085e6:	f7ff bf0a 	b.w	80083fe <__retarget_lock_release_recursive>
 80085ea:	bf00      	nop
 80085ec:	20001ef0 	.word	0x20001ef0

080085f0 <__ssputs_r>:
 80085f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f4:	688e      	ldr	r6, [r1, #8]
 80085f6:	461f      	mov	r7, r3
 80085f8:	42be      	cmp	r6, r7
 80085fa:	680b      	ldr	r3, [r1, #0]
 80085fc:	4682      	mov	sl, r0
 80085fe:	460c      	mov	r4, r1
 8008600:	4690      	mov	r8, r2
 8008602:	d82c      	bhi.n	800865e <__ssputs_r+0x6e>
 8008604:	898a      	ldrh	r2, [r1, #12]
 8008606:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800860a:	d026      	beq.n	800865a <__ssputs_r+0x6a>
 800860c:	6965      	ldr	r5, [r4, #20]
 800860e:	6909      	ldr	r1, [r1, #16]
 8008610:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008614:	eba3 0901 	sub.w	r9, r3, r1
 8008618:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800861c:	1c7b      	adds	r3, r7, #1
 800861e:	444b      	add	r3, r9
 8008620:	106d      	asrs	r5, r5, #1
 8008622:	429d      	cmp	r5, r3
 8008624:	bf38      	it	cc
 8008626:	461d      	movcc	r5, r3
 8008628:	0553      	lsls	r3, r2, #21
 800862a:	d527      	bpl.n	800867c <__ssputs_r+0x8c>
 800862c:	4629      	mov	r1, r5
 800862e:	f7ff ff53 	bl	80084d8 <_malloc_r>
 8008632:	4606      	mov	r6, r0
 8008634:	b360      	cbz	r0, 8008690 <__ssputs_r+0xa0>
 8008636:	6921      	ldr	r1, [r4, #16]
 8008638:	464a      	mov	r2, r9
 800863a:	f000 faeb 	bl	8008c14 <memcpy>
 800863e:	89a3      	ldrh	r3, [r4, #12]
 8008640:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008648:	81a3      	strh	r3, [r4, #12]
 800864a:	6126      	str	r6, [r4, #16]
 800864c:	6165      	str	r5, [r4, #20]
 800864e:	444e      	add	r6, r9
 8008650:	eba5 0509 	sub.w	r5, r5, r9
 8008654:	6026      	str	r6, [r4, #0]
 8008656:	60a5      	str	r5, [r4, #8]
 8008658:	463e      	mov	r6, r7
 800865a:	42be      	cmp	r6, r7
 800865c:	d900      	bls.n	8008660 <__ssputs_r+0x70>
 800865e:	463e      	mov	r6, r7
 8008660:	6820      	ldr	r0, [r4, #0]
 8008662:	4632      	mov	r2, r6
 8008664:	4641      	mov	r1, r8
 8008666:	f000 faab 	bl	8008bc0 <memmove>
 800866a:	68a3      	ldr	r3, [r4, #8]
 800866c:	1b9b      	subs	r3, r3, r6
 800866e:	60a3      	str	r3, [r4, #8]
 8008670:	6823      	ldr	r3, [r4, #0]
 8008672:	4433      	add	r3, r6
 8008674:	6023      	str	r3, [r4, #0]
 8008676:	2000      	movs	r0, #0
 8008678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800867c:	462a      	mov	r2, r5
 800867e:	f000 fad7 	bl	8008c30 <_realloc_r>
 8008682:	4606      	mov	r6, r0
 8008684:	2800      	cmp	r0, #0
 8008686:	d1e0      	bne.n	800864a <__ssputs_r+0x5a>
 8008688:	6921      	ldr	r1, [r4, #16]
 800868a:	4650      	mov	r0, sl
 800868c:	f7ff feb8 	bl	8008400 <_free_r>
 8008690:	230c      	movs	r3, #12
 8008692:	f8ca 3000 	str.w	r3, [sl]
 8008696:	89a3      	ldrh	r3, [r4, #12]
 8008698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800869c:	81a3      	strh	r3, [r4, #12]
 800869e:	f04f 30ff 	mov.w	r0, #4294967295
 80086a2:	e7e9      	b.n	8008678 <__ssputs_r+0x88>

080086a4 <_svfiprintf_r>:
 80086a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a8:	4698      	mov	r8, r3
 80086aa:	898b      	ldrh	r3, [r1, #12]
 80086ac:	061b      	lsls	r3, r3, #24
 80086ae:	b09d      	sub	sp, #116	; 0x74
 80086b0:	4607      	mov	r7, r0
 80086b2:	460d      	mov	r5, r1
 80086b4:	4614      	mov	r4, r2
 80086b6:	d50e      	bpl.n	80086d6 <_svfiprintf_r+0x32>
 80086b8:	690b      	ldr	r3, [r1, #16]
 80086ba:	b963      	cbnz	r3, 80086d6 <_svfiprintf_r+0x32>
 80086bc:	2140      	movs	r1, #64	; 0x40
 80086be:	f7ff ff0b 	bl	80084d8 <_malloc_r>
 80086c2:	6028      	str	r0, [r5, #0]
 80086c4:	6128      	str	r0, [r5, #16]
 80086c6:	b920      	cbnz	r0, 80086d2 <_svfiprintf_r+0x2e>
 80086c8:	230c      	movs	r3, #12
 80086ca:	603b      	str	r3, [r7, #0]
 80086cc:	f04f 30ff 	mov.w	r0, #4294967295
 80086d0:	e0d0      	b.n	8008874 <_svfiprintf_r+0x1d0>
 80086d2:	2340      	movs	r3, #64	; 0x40
 80086d4:	616b      	str	r3, [r5, #20]
 80086d6:	2300      	movs	r3, #0
 80086d8:	9309      	str	r3, [sp, #36]	; 0x24
 80086da:	2320      	movs	r3, #32
 80086dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80086e4:	2330      	movs	r3, #48	; 0x30
 80086e6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800888c <_svfiprintf_r+0x1e8>
 80086ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086ee:	f04f 0901 	mov.w	r9, #1
 80086f2:	4623      	mov	r3, r4
 80086f4:	469a      	mov	sl, r3
 80086f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086fa:	b10a      	cbz	r2, 8008700 <_svfiprintf_r+0x5c>
 80086fc:	2a25      	cmp	r2, #37	; 0x25
 80086fe:	d1f9      	bne.n	80086f4 <_svfiprintf_r+0x50>
 8008700:	ebba 0b04 	subs.w	fp, sl, r4
 8008704:	d00b      	beq.n	800871e <_svfiprintf_r+0x7a>
 8008706:	465b      	mov	r3, fp
 8008708:	4622      	mov	r2, r4
 800870a:	4629      	mov	r1, r5
 800870c:	4638      	mov	r0, r7
 800870e:	f7ff ff6f 	bl	80085f0 <__ssputs_r>
 8008712:	3001      	adds	r0, #1
 8008714:	f000 80a9 	beq.w	800886a <_svfiprintf_r+0x1c6>
 8008718:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800871a:	445a      	add	r2, fp
 800871c:	9209      	str	r2, [sp, #36]	; 0x24
 800871e:	f89a 3000 	ldrb.w	r3, [sl]
 8008722:	2b00      	cmp	r3, #0
 8008724:	f000 80a1 	beq.w	800886a <_svfiprintf_r+0x1c6>
 8008728:	2300      	movs	r3, #0
 800872a:	f04f 32ff 	mov.w	r2, #4294967295
 800872e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008732:	f10a 0a01 	add.w	sl, sl, #1
 8008736:	9304      	str	r3, [sp, #16]
 8008738:	9307      	str	r3, [sp, #28]
 800873a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800873e:	931a      	str	r3, [sp, #104]	; 0x68
 8008740:	4654      	mov	r4, sl
 8008742:	2205      	movs	r2, #5
 8008744:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008748:	4850      	ldr	r0, [pc, #320]	; (800888c <_svfiprintf_r+0x1e8>)
 800874a:	f7f7 fd49 	bl	80001e0 <memchr>
 800874e:	9a04      	ldr	r2, [sp, #16]
 8008750:	b9d8      	cbnz	r0, 800878a <_svfiprintf_r+0xe6>
 8008752:	06d0      	lsls	r0, r2, #27
 8008754:	bf44      	itt	mi
 8008756:	2320      	movmi	r3, #32
 8008758:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800875c:	0711      	lsls	r1, r2, #28
 800875e:	bf44      	itt	mi
 8008760:	232b      	movmi	r3, #43	; 0x2b
 8008762:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008766:	f89a 3000 	ldrb.w	r3, [sl]
 800876a:	2b2a      	cmp	r3, #42	; 0x2a
 800876c:	d015      	beq.n	800879a <_svfiprintf_r+0xf6>
 800876e:	9a07      	ldr	r2, [sp, #28]
 8008770:	4654      	mov	r4, sl
 8008772:	2000      	movs	r0, #0
 8008774:	f04f 0c0a 	mov.w	ip, #10
 8008778:	4621      	mov	r1, r4
 800877a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800877e:	3b30      	subs	r3, #48	; 0x30
 8008780:	2b09      	cmp	r3, #9
 8008782:	d94d      	bls.n	8008820 <_svfiprintf_r+0x17c>
 8008784:	b1b0      	cbz	r0, 80087b4 <_svfiprintf_r+0x110>
 8008786:	9207      	str	r2, [sp, #28]
 8008788:	e014      	b.n	80087b4 <_svfiprintf_r+0x110>
 800878a:	eba0 0308 	sub.w	r3, r0, r8
 800878e:	fa09 f303 	lsl.w	r3, r9, r3
 8008792:	4313      	orrs	r3, r2
 8008794:	9304      	str	r3, [sp, #16]
 8008796:	46a2      	mov	sl, r4
 8008798:	e7d2      	b.n	8008740 <_svfiprintf_r+0x9c>
 800879a:	9b03      	ldr	r3, [sp, #12]
 800879c:	1d19      	adds	r1, r3, #4
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	9103      	str	r1, [sp, #12]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	bfbb      	ittet	lt
 80087a6:	425b      	neglt	r3, r3
 80087a8:	f042 0202 	orrlt.w	r2, r2, #2
 80087ac:	9307      	strge	r3, [sp, #28]
 80087ae:	9307      	strlt	r3, [sp, #28]
 80087b0:	bfb8      	it	lt
 80087b2:	9204      	strlt	r2, [sp, #16]
 80087b4:	7823      	ldrb	r3, [r4, #0]
 80087b6:	2b2e      	cmp	r3, #46	; 0x2e
 80087b8:	d10c      	bne.n	80087d4 <_svfiprintf_r+0x130>
 80087ba:	7863      	ldrb	r3, [r4, #1]
 80087bc:	2b2a      	cmp	r3, #42	; 0x2a
 80087be:	d134      	bne.n	800882a <_svfiprintf_r+0x186>
 80087c0:	9b03      	ldr	r3, [sp, #12]
 80087c2:	1d1a      	adds	r2, r3, #4
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	9203      	str	r2, [sp, #12]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	bfb8      	it	lt
 80087cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80087d0:	3402      	adds	r4, #2
 80087d2:	9305      	str	r3, [sp, #20]
 80087d4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800889c <_svfiprintf_r+0x1f8>
 80087d8:	7821      	ldrb	r1, [r4, #0]
 80087da:	2203      	movs	r2, #3
 80087dc:	4650      	mov	r0, sl
 80087de:	f7f7 fcff 	bl	80001e0 <memchr>
 80087e2:	b138      	cbz	r0, 80087f4 <_svfiprintf_r+0x150>
 80087e4:	9b04      	ldr	r3, [sp, #16]
 80087e6:	eba0 000a 	sub.w	r0, r0, sl
 80087ea:	2240      	movs	r2, #64	; 0x40
 80087ec:	4082      	lsls	r2, r0
 80087ee:	4313      	orrs	r3, r2
 80087f0:	3401      	adds	r4, #1
 80087f2:	9304      	str	r3, [sp, #16]
 80087f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087f8:	4825      	ldr	r0, [pc, #148]	; (8008890 <_svfiprintf_r+0x1ec>)
 80087fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087fe:	2206      	movs	r2, #6
 8008800:	f7f7 fcee 	bl	80001e0 <memchr>
 8008804:	2800      	cmp	r0, #0
 8008806:	d038      	beq.n	800887a <_svfiprintf_r+0x1d6>
 8008808:	4b22      	ldr	r3, [pc, #136]	; (8008894 <_svfiprintf_r+0x1f0>)
 800880a:	bb1b      	cbnz	r3, 8008854 <_svfiprintf_r+0x1b0>
 800880c:	9b03      	ldr	r3, [sp, #12]
 800880e:	3307      	adds	r3, #7
 8008810:	f023 0307 	bic.w	r3, r3, #7
 8008814:	3308      	adds	r3, #8
 8008816:	9303      	str	r3, [sp, #12]
 8008818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800881a:	4433      	add	r3, r6
 800881c:	9309      	str	r3, [sp, #36]	; 0x24
 800881e:	e768      	b.n	80086f2 <_svfiprintf_r+0x4e>
 8008820:	fb0c 3202 	mla	r2, ip, r2, r3
 8008824:	460c      	mov	r4, r1
 8008826:	2001      	movs	r0, #1
 8008828:	e7a6      	b.n	8008778 <_svfiprintf_r+0xd4>
 800882a:	2300      	movs	r3, #0
 800882c:	3401      	adds	r4, #1
 800882e:	9305      	str	r3, [sp, #20]
 8008830:	4619      	mov	r1, r3
 8008832:	f04f 0c0a 	mov.w	ip, #10
 8008836:	4620      	mov	r0, r4
 8008838:	f810 2b01 	ldrb.w	r2, [r0], #1
 800883c:	3a30      	subs	r2, #48	; 0x30
 800883e:	2a09      	cmp	r2, #9
 8008840:	d903      	bls.n	800884a <_svfiprintf_r+0x1a6>
 8008842:	2b00      	cmp	r3, #0
 8008844:	d0c6      	beq.n	80087d4 <_svfiprintf_r+0x130>
 8008846:	9105      	str	r1, [sp, #20]
 8008848:	e7c4      	b.n	80087d4 <_svfiprintf_r+0x130>
 800884a:	fb0c 2101 	mla	r1, ip, r1, r2
 800884e:	4604      	mov	r4, r0
 8008850:	2301      	movs	r3, #1
 8008852:	e7f0      	b.n	8008836 <_svfiprintf_r+0x192>
 8008854:	ab03      	add	r3, sp, #12
 8008856:	9300      	str	r3, [sp, #0]
 8008858:	462a      	mov	r2, r5
 800885a:	4b0f      	ldr	r3, [pc, #60]	; (8008898 <_svfiprintf_r+0x1f4>)
 800885c:	a904      	add	r1, sp, #16
 800885e:	4638      	mov	r0, r7
 8008860:	f3af 8000 	nop.w
 8008864:	1c42      	adds	r2, r0, #1
 8008866:	4606      	mov	r6, r0
 8008868:	d1d6      	bne.n	8008818 <_svfiprintf_r+0x174>
 800886a:	89ab      	ldrh	r3, [r5, #12]
 800886c:	065b      	lsls	r3, r3, #25
 800886e:	f53f af2d 	bmi.w	80086cc <_svfiprintf_r+0x28>
 8008872:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008874:	b01d      	add	sp, #116	; 0x74
 8008876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800887a:	ab03      	add	r3, sp, #12
 800887c:	9300      	str	r3, [sp, #0]
 800887e:	462a      	mov	r2, r5
 8008880:	4b05      	ldr	r3, [pc, #20]	; (8008898 <_svfiprintf_r+0x1f4>)
 8008882:	a904      	add	r1, sp, #16
 8008884:	4638      	mov	r0, r7
 8008886:	f000 f879 	bl	800897c <_printf_i>
 800888a:	e7eb      	b.n	8008864 <_svfiprintf_r+0x1c0>
 800888c:	08008e18 	.word	0x08008e18
 8008890:	08008e22 	.word	0x08008e22
 8008894:	00000000 	.word	0x00000000
 8008898:	080085f1 	.word	0x080085f1
 800889c:	08008e1e 	.word	0x08008e1e

080088a0 <_printf_common>:
 80088a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088a4:	4616      	mov	r6, r2
 80088a6:	4699      	mov	r9, r3
 80088a8:	688a      	ldr	r2, [r1, #8]
 80088aa:	690b      	ldr	r3, [r1, #16]
 80088ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80088b0:	4293      	cmp	r3, r2
 80088b2:	bfb8      	it	lt
 80088b4:	4613      	movlt	r3, r2
 80088b6:	6033      	str	r3, [r6, #0]
 80088b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80088bc:	4607      	mov	r7, r0
 80088be:	460c      	mov	r4, r1
 80088c0:	b10a      	cbz	r2, 80088c6 <_printf_common+0x26>
 80088c2:	3301      	adds	r3, #1
 80088c4:	6033      	str	r3, [r6, #0]
 80088c6:	6823      	ldr	r3, [r4, #0]
 80088c8:	0699      	lsls	r1, r3, #26
 80088ca:	bf42      	ittt	mi
 80088cc:	6833      	ldrmi	r3, [r6, #0]
 80088ce:	3302      	addmi	r3, #2
 80088d0:	6033      	strmi	r3, [r6, #0]
 80088d2:	6825      	ldr	r5, [r4, #0]
 80088d4:	f015 0506 	ands.w	r5, r5, #6
 80088d8:	d106      	bne.n	80088e8 <_printf_common+0x48>
 80088da:	f104 0a19 	add.w	sl, r4, #25
 80088de:	68e3      	ldr	r3, [r4, #12]
 80088e0:	6832      	ldr	r2, [r6, #0]
 80088e2:	1a9b      	subs	r3, r3, r2
 80088e4:	42ab      	cmp	r3, r5
 80088e6:	dc26      	bgt.n	8008936 <_printf_common+0x96>
 80088e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80088ec:	1e13      	subs	r3, r2, #0
 80088ee:	6822      	ldr	r2, [r4, #0]
 80088f0:	bf18      	it	ne
 80088f2:	2301      	movne	r3, #1
 80088f4:	0692      	lsls	r2, r2, #26
 80088f6:	d42b      	bmi.n	8008950 <_printf_common+0xb0>
 80088f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088fc:	4649      	mov	r1, r9
 80088fe:	4638      	mov	r0, r7
 8008900:	47c0      	blx	r8
 8008902:	3001      	adds	r0, #1
 8008904:	d01e      	beq.n	8008944 <_printf_common+0xa4>
 8008906:	6823      	ldr	r3, [r4, #0]
 8008908:	6922      	ldr	r2, [r4, #16]
 800890a:	f003 0306 	and.w	r3, r3, #6
 800890e:	2b04      	cmp	r3, #4
 8008910:	bf02      	ittt	eq
 8008912:	68e5      	ldreq	r5, [r4, #12]
 8008914:	6833      	ldreq	r3, [r6, #0]
 8008916:	1aed      	subeq	r5, r5, r3
 8008918:	68a3      	ldr	r3, [r4, #8]
 800891a:	bf0c      	ite	eq
 800891c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008920:	2500      	movne	r5, #0
 8008922:	4293      	cmp	r3, r2
 8008924:	bfc4      	itt	gt
 8008926:	1a9b      	subgt	r3, r3, r2
 8008928:	18ed      	addgt	r5, r5, r3
 800892a:	2600      	movs	r6, #0
 800892c:	341a      	adds	r4, #26
 800892e:	42b5      	cmp	r5, r6
 8008930:	d11a      	bne.n	8008968 <_printf_common+0xc8>
 8008932:	2000      	movs	r0, #0
 8008934:	e008      	b.n	8008948 <_printf_common+0xa8>
 8008936:	2301      	movs	r3, #1
 8008938:	4652      	mov	r2, sl
 800893a:	4649      	mov	r1, r9
 800893c:	4638      	mov	r0, r7
 800893e:	47c0      	blx	r8
 8008940:	3001      	adds	r0, #1
 8008942:	d103      	bne.n	800894c <_printf_common+0xac>
 8008944:	f04f 30ff 	mov.w	r0, #4294967295
 8008948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800894c:	3501      	adds	r5, #1
 800894e:	e7c6      	b.n	80088de <_printf_common+0x3e>
 8008950:	18e1      	adds	r1, r4, r3
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	2030      	movs	r0, #48	; 0x30
 8008956:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800895a:	4422      	add	r2, r4
 800895c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008960:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008964:	3302      	adds	r3, #2
 8008966:	e7c7      	b.n	80088f8 <_printf_common+0x58>
 8008968:	2301      	movs	r3, #1
 800896a:	4622      	mov	r2, r4
 800896c:	4649      	mov	r1, r9
 800896e:	4638      	mov	r0, r7
 8008970:	47c0      	blx	r8
 8008972:	3001      	adds	r0, #1
 8008974:	d0e6      	beq.n	8008944 <_printf_common+0xa4>
 8008976:	3601      	adds	r6, #1
 8008978:	e7d9      	b.n	800892e <_printf_common+0x8e>
	...

0800897c <_printf_i>:
 800897c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008980:	7e0f      	ldrb	r7, [r1, #24]
 8008982:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008984:	2f78      	cmp	r7, #120	; 0x78
 8008986:	4691      	mov	r9, r2
 8008988:	4680      	mov	r8, r0
 800898a:	460c      	mov	r4, r1
 800898c:	469a      	mov	sl, r3
 800898e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008992:	d807      	bhi.n	80089a4 <_printf_i+0x28>
 8008994:	2f62      	cmp	r7, #98	; 0x62
 8008996:	d80a      	bhi.n	80089ae <_printf_i+0x32>
 8008998:	2f00      	cmp	r7, #0
 800899a:	f000 80d4 	beq.w	8008b46 <_printf_i+0x1ca>
 800899e:	2f58      	cmp	r7, #88	; 0x58
 80089a0:	f000 80c0 	beq.w	8008b24 <_printf_i+0x1a8>
 80089a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80089ac:	e03a      	b.n	8008a24 <_printf_i+0xa8>
 80089ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80089b2:	2b15      	cmp	r3, #21
 80089b4:	d8f6      	bhi.n	80089a4 <_printf_i+0x28>
 80089b6:	a101      	add	r1, pc, #4	; (adr r1, 80089bc <_printf_i+0x40>)
 80089b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089bc:	08008a15 	.word	0x08008a15
 80089c0:	08008a29 	.word	0x08008a29
 80089c4:	080089a5 	.word	0x080089a5
 80089c8:	080089a5 	.word	0x080089a5
 80089cc:	080089a5 	.word	0x080089a5
 80089d0:	080089a5 	.word	0x080089a5
 80089d4:	08008a29 	.word	0x08008a29
 80089d8:	080089a5 	.word	0x080089a5
 80089dc:	080089a5 	.word	0x080089a5
 80089e0:	080089a5 	.word	0x080089a5
 80089e4:	080089a5 	.word	0x080089a5
 80089e8:	08008b2d 	.word	0x08008b2d
 80089ec:	08008a55 	.word	0x08008a55
 80089f0:	08008ae7 	.word	0x08008ae7
 80089f4:	080089a5 	.word	0x080089a5
 80089f8:	080089a5 	.word	0x080089a5
 80089fc:	08008b4f 	.word	0x08008b4f
 8008a00:	080089a5 	.word	0x080089a5
 8008a04:	08008a55 	.word	0x08008a55
 8008a08:	080089a5 	.word	0x080089a5
 8008a0c:	080089a5 	.word	0x080089a5
 8008a10:	08008aef 	.word	0x08008aef
 8008a14:	682b      	ldr	r3, [r5, #0]
 8008a16:	1d1a      	adds	r2, r3, #4
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	602a      	str	r2, [r5, #0]
 8008a1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a24:	2301      	movs	r3, #1
 8008a26:	e09f      	b.n	8008b68 <_printf_i+0x1ec>
 8008a28:	6820      	ldr	r0, [r4, #0]
 8008a2a:	682b      	ldr	r3, [r5, #0]
 8008a2c:	0607      	lsls	r7, r0, #24
 8008a2e:	f103 0104 	add.w	r1, r3, #4
 8008a32:	6029      	str	r1, [r5, #0]
 8008a34:	d501      	bpl.n	8008a3a <_printf_i+0xbe>
 8008a36:	681e      	ldr	r6, [r3, #0]
 8008a38:	e003      	b.n	8008a42 <_printf_i+0xc6>
 8008a3a:	0646      	lsls	r6, r0, #25
 8008a3c:	d5fb      	bpl.n	8008a36 <_printf_i+0xba>
 8008a3e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008a42:	2e00      	cmp	r6, #0
 8008a44:	da03      	bge.n	8008a4e <_printf_i+0xd2>
 8008a46:	232d      	movs	r3, #45	; 0x2d
 8008a48:	4276      	negs	r6, r6
 8008a4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a4e:	485a      	ldr	r0, [pc, #360]	; (8008bb8 <_printf_i+0x23c>)
 8008a50:	230a      	movs	r3, #10
 8008a52:	e012      	b.n	8008a7a <_printf_i+0xfe>
 8008a54:	682b      	ldr	r3, [r5, #0]
 8008a56:	6820      	ldr	r0, [r4, #0]
 8008a58:	1d19      	adds	r1, r3, #4
 8008a5a:	6029      	str	r1, [r5, #0]
 8008a5c:	0605      	lsls	r5, r0, #24
 8008a5e:	d501      	bpl.n	8008a64 <_printf_i+0xe8>
 8008a60:	681e      	ldr	r6, [r3, #0]
 8008a62:	e002      	b.n	8008a6a <_printf_i+0xee>
 8008a64:	0641      	lsls	r1, r0, #25
 8008a66:	d5fb      	bpl.n	8008a60 <_printf_i+0xe4>
 8008a68:	881e      	ldrh	r6, [r3, #0]
 8008a6a:	4853      	ldr	r0, [pc, #332]	; (8008bb8 <_printf_i+0x23c>)
 8008a6c:	2f6f      	cmp	r7, #111	; 0x6f
 8008a6e:	bf0c      	ite	eq
 8008a70:	2308      	moveq	r3, #8
 8008a72:	230a      	movne	r3, #10
 8008a74:	2100      	movs	r1, #0
 8008a76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a7a:	6865      	ldr	r5, [r4, #4]
 8008a7c:	60a5      	str	r5, [r4, #8]
 8008a7e:	2d00      	cmp	r5, #0
 8008a80:	bfa2      	ittt	ge
 8008a82:	6821      	ldrge	r1, [r4, #0]
 8008a84:	f021 0104 	bicge.w	r1, r1, #4
 8008a88:	6021      	strge	r1, [r4, #0]
 8008a8a:	b90e      	cbnz	r6, 8008a90 <_printf_i+0x114>
 8008a8c:	2d00      	cmp	r5, #0
 8008a8e:	d04b      	beq.n	8008b28 <_printf_i+0x1ac>
 8008a90:	4615      	mov	r5, r2
 8008a92:	fbb6 f1f3 	udiv	r1, r6, r3
 8008a96:	fb03 6711 	mls	r7, r3, r1, r6
 8008a9a:	5dc7      	ldrb	r7, [r0, r7]
 8008a9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008aa0:	4637      	mov	r7, r6
 8008aa2:	42bb      	cmp	r3, r7
 8008aa4:	460e      	mov	r6, r1
 8008aa6:	d9f4      	bls.n	8008a92 <_printf_i+0x116>
 8008aa8:	2b08      	cmp	r3, #8
 8008aaa:	d10b      	bne.n	8008ac4 <_printf_i+0x148>
 8008aac:	6823      	ldr	r3, [r4, #0]
 8008aae:	07de      	lsls	r6, r3, #31
 8008ab0:	d508      	bpl.n	8008ac4 <_printf_i+0x148>
 8008ab2:	6923      	ldr	r3, [r4, #16]
 8008ab4:	6861      	ldr	r1, [r4, #4]
 8008ab6:	4299      	cmp	r1, r3
 8008ab8:	bfde      	ittt	le
 8008aba:	2330      	movle	r3, #48	; 0x30
 8008abc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008ac0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ac4:	1b52      	subs	r2, r2, r5
 8008ac6:	6122      	str	r2, [r4, #16]
 8008ac8:	f8cd a000 	str.w	sl, [sp]
 8008acc:	464b      	mov	r3, r9
 8008ace:	aa03      	add	r2, sp, #12
 8008ad0:	4621      	mov	r1, r4
 8008ad2:	4640      	mov	r0, r8
 8008ad4:	f7ff fee4 	bl	80088a0 <_printf_common>
 8008ad8:	3001      	adds	r0, #1
 8008ada:	d14a      	bne.n	8008b72 <_printf_i+0x1f6>
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae0:	b004      	add	sp, #16
 8008ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	f043 0320 	orr.w	r3, r3, #32
 8008aec:	6023      	str	r3, [r4, #0]
 8008aee:	4833      	ldr	r0, [pc, #204]	; (8008bbc <_printf_i+0x240>)
 8008af0:	2778      	movs	r7, #120	; 0x78
 8008af2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008af6:	6823      	ldr	r3, [r4, #0]
 8008af8:	6829      	ldr	r1, [r5, #0]
 8008afa:	061f      	lsls	r7, r3, #24
 8008afc:	f851 6b04 	ldr.w	r6, [r1], #4
 8008b00:	d402      	bmi.n	8008b08 <_printf_i+0x18c>
 8008b02:	065f      	lsls	r7, r3, #25
 8008b04:	bf48      	it	mi
 8008b06:	b2b6      	uxthmi	r6, r6
 8008b08:	07df      	lsls	r7, r3, #31
 8008b0a:	bf48      	it	mi
 8008b0c:	f043 0320 	orrmi.w	r3, r3, #32
 8008b10:	6029      	str	r1, [r5, #0]
 8008b12:	bf48      	it	mi
 8008b14:	6023      	strmi	r3, [r4, #0]
 8008b16:	b91e      	cbnz	r6, 8008b20 <_printf_i+0x1a4>
 8008b18:	6823      	ldr	r3, [r4, #0]
 8008b1a:	f023 0320 	bic.w	r3, r3, #32
 8008b1e:	6023      	str	r3, [r4, #0]
 8008b20:	2310      	movs	r3, #16
 8008b22:	e7a7      	b.n	8008a74 <_printf_i+0xf8>
 8008b24:	4824      	ldr	r0, [pc, #144]	; (8008bb8 <_printf_i+0x23c>)
 8008b26:	e7e4      	b.n	8008af2 <_printf_i+0x176>
 8008b28:	4615      	mov	r5, r2
 8008b2a:	e7bd      	b.n	8008aa8 <_printf_i+0x12c>
 8008b2c:	682b      	ldr	r3, [r5, #0]
 8008b2e:	6826      	ldr	r6, [r4, #0]
 8008b30:	6961      	ldr	r1, [r4, #20]
 8008b32:	1d18      	adds	r0, r3, #4
 8008b34:	6028      	str	r0, [r5, #0]
 8008b36:	0635      	lsls	r5, r6, #24
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	d501      	bpl.n	8008b40 <_printf_i+0x1c4>
 8008b3c:	6019      	str	r1, [r3, #0]
 8008b3e:	e002      	b.n	8008b46 <_printf_i+0x1ca>
 8008b40:	0670      	lsls	r0, r6, #25
 8008b42:	d5fb      	bpl.n	8008b3c <_printf_i+0x1c0>
 8008b44:	8019      	strh	r1, [r3, #0]
 8008b46:	2300      	movs	r3, #0
 8008b48:	6123      	str	r3, [r4, #16]
 8008b4a:	4615      	mov	r5, r2
 8008b4c:	e7bc      	b.n	8008ac8 <_printf_i+0x14c>
 8008b4e:	682b      	ldr	r3, [r5, #0]
 8008b50:	1d1a      	adds	r2, r3, #4
 8008b52:	602a      	str	r2, [r5, #0]
 8008b54:	681d      	ldr	r5, [r3, #0]
 8008b56:	6862      	ldr	r2, [r4, #4]
 8008b58:	2100      	movs	r1, #0
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	f7f7 fb40 	bl	80001e0 <memchr>
 8008b60:	b108      	cbz	r0, 8008b66 <_printf_i+0x1ea>
 8008b62:	1b40      	subs	r0, r0, r5
 8008b64:	6060      	str	r0, [r4, #4]
 8008b66:	6863      	ldr	r3, [r4, #4]
 8008b68:	6123      	str	r3, [r4, #16]
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b70:	e7aa      	b.n	8008ac8 <_printf_i+0x14c>
 8008b72:	6923      	ldr	r3, [r4, #16]
 8008b74:	462a      	mov	r2, r5
 8008b76:	4649      	mov	r1, r9
 8008b78:	4640      	mov	r0, r8
 8008b7a:	47d0      	blx	sl
 8008b7c:	3001      	adds	r0, #1
 8008b7e:	d0ad      	beq.n	8008adc <_printf_i+0x160>
 8008b80:	6823      	ldr	r3, [r4, #0]
 8008b82:	079b      	lsls	r3, r3, #30
 8008b84:	d413      	bmi.n	8008bae <_printf_i+0x232>
 8008b86:	68e0      	ldr	r0, [r4, #12]
 8008b88:	9b03      	ldr	r3, [sp, #12]
 8008b8a:	4298      	cmp	r0, r3
 8008b8c:	bfb8      	it	lt
 8008b8e:	4618      	movlt	r0, r3
 8008b90:	e7a6      	b.n	8008ae0 <_printf_i+0x164>
 8008b92:	2301      	movs	r3, #1
 8008b94:	4632      	mov	r2, r6
 8008b96:	4649      	mov	r1, r9
 8008b98:	4640      	mov	r0, r8
 8008b9a:	47d0      	blx	sl
 8008b9c:	3001      	adds	r0, #1
 8008b9e:	d09d      	beq.n	8008adc <_printf_i+0x160>
 8008ba0:	3501      	adds	r5, #1
 8008ba2:	68e3      	ldr	r3, [r4, #12]
 8008ba4:	9903      	ldr	r1, [sp, #12]
 8008ba6:	1a5b      	subs	r3, r3, r1
 8008ba8:	42ab      	cmp	r3, r5
 8008baa:	dcf2      	bgt.n	8008b92 <_printf_i+0x216>
 8008bac:	e7eb      	b.n	8008b86 <_printf_i+0x20a>
 8008bae:	2500      	movs	r5, #0
 8008bb0:	f104 0619 	add.w	r6, r4, #25
 8008bb4:	e7f5      	b.n	8008ba2 <_printf_i+0x226>
 8008bb6:	bf00      	nop
 8008bb8:	08008e29 	.word	0x08008e29
 8008bbc:	08008e3a 	.word	0x08008e3a

08008bc0 <memmove>:
 8008bc0:	4288      	cmp	r0, r1
 8008bc2:	b510      	push	{r4, lr}
 8008bc4:	eb01 0402 	add.w	r4, r1, r2
 8008bc8:	d902      	bls.n	8008bd0 <memmove+0x10>
 8008bca:	4284      	cmp	r4, r0
 8008bcc:	4623      	mov	r3, r4
 8008bce:	d807      	bhi.n	8008be0 <memmove+0x20>
 8008bd0:	1e43      	subs	r3, r0, #1
 8008bd2:	42a1      	cmp	r1, r4
 8008bd4:	d008      	beq.n	8008be8 <memmove+0x28>
 8008bd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008bde:	e7f8      	b.n	8008bd2 <memmove+0x12>
 8008be0:	4402      	add	r2, r0
 8008be2:	4601      	mov	r1, r0
 8008be4:	428a      	cmp	r2, r1
 8008be6:	d100      	bne.n	8008bea <memmove+0x2a>
 8008be8:	bd10      	pop	{r4, pc}
 8008bea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008bee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008bf2:	e7f7      	b.n	8008be4 <memmove+0x24>

08008bf4 <_sbrk_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	4d06      	ldr	r5, [pc, #24]	; (8008c10 <_sbrk_r+0x1c>)
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	4604      	mov	r4, r0
 8008bfc:	4608      	mov	r0, r1
 8008bfe:	602b      	str	r3, [r5, #0]
 8008c00:	f7f8 f8ca 	bl	8000d98 <_sbrk>
 8008c04:	1c43      	adds	r3, r0, #1
 8008c06:	d102      	bne.n	8008c0e <_sbrk_r+0x1a>
 8008c08:	682b      	ldr	r3, [r5, #0]
 8008c0a:	b103      	cbz	r3, 8008c0e <_sbrk_r+0x1a>
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	bd38      	pop	{r3, r4, r5, pc}
 8008c10:	20001eec 	.word	0x20001eec

08008c14 <memcpy>:
 8008c14:	440a      	add	r2, r1
 8008c16:	4291      	cmp	r1, r2
 8008c18:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c1c:	d100      	bne.n	8008c20 <memcpy+0xc>
 8008c1e:	4770      	bx	lr
 8008c20:	b510      	push	{r4, lr}
 8008c22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c2a:	4291      	cmp	r1, r2
 8008c2c:	d1f9      	bne.n	8008c22 <memcpy+0xe>
 8008c2e:	bd10      	pop	{r4, pc}

08008c30 <_realloc_r>:
 8008c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c34:	4680      	mov	r8, r0
 8008c36:	4614      	mov	r4, r2
 8008c38:	460e      	mov	r6, r1
 8008c3a:	b921      	cbnz	r1, 8008c46 <_realloc_r+0x16>
 8008c3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c40:	4611      	mov	r1, r2
 8008c42:	f7ff bc49 	b.w	80084d8 <_malloc_r>
 8008c46:	b92a      	cbnz	r2, 8008c54 <_realloc_r+0x24>
 8008c48:	f7ff fbda 	bl	8008400 <_free_r>
 8008c4c:	4625      	mov	r5, r4
 8008c4e:	4628      	mov	r0, r5
 8008c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c54:	f000 f81b 	bl	8008c8e <_malloc_usable_size_r>
 8008c58:	4284      	cmp	r4, r0
 8008c5a:	4607      	mov	r7, r0
 8008c5c:	d802      	bhi.n	8008c64 <_realloc_r+0x34>
 8008c5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c62:	d812      	bhi.n	8008c8a <_realloc_r+0x5a>
 8008c64:	4621      	mov	r1, r4
 8008c66:	4640      	mov	r0, r8
 8008c68:	f7ff fc36 	bl	80084d8 <_malloc_r>
 8008c6c:	4605      	mov	r5, r0
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	d0ed      	beq.n	8008c4e <_realloc_r+0x1e>
 8008c72:	42bc      	cmp	r4, r7
 8008c74:	4622      	mov	r2, r4
 8008c76:	4631      	mov	r1, r6
 8008c78:	bf28      	it	cs
 8008c7a:	463a      	movcs	r2, r7
 8008c7c:	f7ff ffca 	bl	8008c14 <memcpy>
 8008c80:	4631      	mov	r1, r6
 8008c82:	4640      	mov	r0, r8
 8008c84:	f7ff fbbc 	bl	8008400 <_free_r>
 8008c88:	e7e1      	b.n	8008c4e <_realloc_r+0x1e>
 8008c8a:	4635      	mov	r5, r6
 8008c8c:	e7df      	b.n	8008c4e <_realloc_r+0x1e>

08008c8e <_malloc_usable_size_r>:
 8008c8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c92:	1f18      	subs	r0, r3, #4
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	bfbc      	itt	lt
 8008c98:	580b      	ldrlt	r3, [r1, r0]
 8008c9a:	18c0      	addlt	r0, r0, r3
 8008c9c:	4770      	bx	lr
	...

08008ca0 <_init>:
 8008ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca2:	bf00      	nop
 8008ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ca6:	bc08      	pop	{r3}
 8008ca8:	469e      	mov	lr, r3
 8008caa:	4770      	bx	lr

08008cac <_fini>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	bf00      	nop
 8008cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cb2:	bc08      	pop	{r3}
 8008cb4:	469e      	mov	lr, r3
 8008cb6:	4770      	bx	lr
