.origin 0
.entrypoint START


#include "buggy/pwm.hp"

#define DELAYWAARDE 0x00a00000

START:

        //enable ocp master
        LBCO    r0, CONST_PRUCFG, 4, 4
        CLR     r0, r0,           4         // Clear SYSCFG[STANDBY_INIT] to enable OCP master port
        SBCO    r0, CONST_PRUCFG, 4, 4


        // Configure the programmable pointer register for PRU0 by setting c28_pointer[15:0]

        // field to 0x0120.  This will make C28 point to 0x00012000 (PRU shared RAM).

        MOV     r0, 0x00000120
        MOV       r1, CTPPR_0
        ST32      r0, r1

    // Configure the programmable pointer register for PRU0 by setting c31_pointer[15:0]

    // field to 0x0010.  This will make C31 point to 0x80001000 (DDR memory).

    MOV     r0, 0x00100000
    MOV       r1, CTPPR_1
    ST32      r0, r1


    //Load values from external DDR Memory into Registers R0/R1/R2

    LBCO      r0, CONST_DDR, 0, 12
    //Store values from read from the DDR memory into PRU shared RAM
    SBCO      r0, CONST_PRUSHAREDRAM, 0, 12



	MOV r1, 10 			//r1 = 10 om 10x te loop-en
GA:
	USR3_ON			
        MOV r0, DELAYWAARDE		//r0 = delaywaarde
DELAY1:
        SUB r0, r0, 1			//r0 = r0 - 1
        QBNE DELAY1, r0, 0		//jump naar delay wanneer r0 = geen 0
	USR2_ON
	USR3_OFF
        MOV r0, DELAYWAARDE		//weer delay
DELAY2:
        SUB r0, r0, 1
        QBNE DELAY2, r0, 0
        USR1_ON
	USR2_OFF
        MOV r0, DELAYWAARDE		//weer delay
DELAY3:
        SUB r0, r0, 1
        QBNE DELAY3, r0, 0
        USR0_ON
	USR1_OFF
        MOV r0, DELAYWAARDE		//weer delay
DELAY4:
        SUB r0, r0, 1
        QBNE DELAY4, r0, 0
	USR0_OFF
	SUB r1, r1, 1			// r1 = r1 - 1
	QBNE GA, r1, 0			// jump naar blink wanneer r1 = niet 0

EXIT:
    // Send notification to Host for program completion
    	MOV       r31.b0, PRU1_ARM_INTERRUPT+16

    // Halt the processor
    	HALT			
