$date
	Fri Oct 23 17:40:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejercicio1 $end
$var wire 12 ! q [11:0] $end
$var reg 1 " clk $end
$var reg 12 # d [11:0] $end
$var reg 1 $ enabled $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 12 ' D [11:0] $end
$var wire 1 " clk $end
$var wire 1 $ enabled $end
$var wire 1 % load $end
$var wire 1 & reset $end
$var reg 12 ( Q [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
x%
x$
bx #
x"
bx !
$end
#5
b0 !
b0 (
0%
0$
1&
0"
b110100010 #
b110100010 '
#6
1"
#7
0&
#8
0"
#10
1"
#12
0"
#14
1"
#16
0"
#17
1$
#18
b1 !
b1 (
1"
#20
0"
#22
b10 !
b10 (
1"
#24
0"
#26
b11 !
b11 (
1"
#28
0"
#30
b100 !
b100 (
1"
#32
0"
#34
b101 !
b101 (
1"
#36
0"
#37
0$
#38
1"
#40
0"
#42
1"
#44
0"
#46
1"
#47
b110100010 !
b110100010 (
1%
#48
0"
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
#62
1"
#64
0"
#66
1"
#67
0%
1$
#68
0"
#70
b110100011 !
b110100011 (
1"
#72
0"
#74
b110100100 !
b110100100 (
1"
#76
0"
#78
b110100101 !
b110100101 (
1"
#80
0"
#81
b0 !
b0 (
1&
#82
1"
#83
0&
#84
0"
#86
b1 !
b1 (
1"
#88
0"
#90
b10 !
b10 (
1"
#92
0"
#94
b11 !
b11 (
1"
#95
