`include "defines.v"

module i_bitNegator(
	input bitIn, bitN,
	input bitOut,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET
);

assert property(@(posedge clk) (bitN == 1) |-> (bitOut == ~bitIn)); assert property(@(posedge clk) (bitN == 0) |-> (bitOut == bitIn)); assert property(@(posedge clk) (bitOut) |-> (bitIn));
endmodule