# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: C:\Users\Michael\Git\GitHub\learn-verilog\timer\timer.csv
# Generated on: Sun Oct 02 19:24:42 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_E1,1,B1_N0,PIN_E1,,,,,,
ds,Output,PIN_R1,2,B2_N0,PIN_E7,,,,,,
oe,Output,PIN_L11,4,B4_N0,PIN_R16,,,,,,
rst_n,Input,PIN_M15,5,B5_N0,PIN_M2,,,,,,
shcp,Output,PIN_B1,1,B1_N0,PIN_A5,,,,,,
stcp,Output,PIN_K9,4,B4_N0,PIN_E6,,,,,,
