*$
* TPS54678
*****************************************************************************
* (C) Copyright 2014 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS54678
* Date: 02SEP2014
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS54678EVM-155
* EVM Users Guide: SLVU747-JUNE 2012
* Datasheet: SLVSBF3-JUNE 2012
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS54678_TRANS AGND BOOT COMP EN GND_0 GND_1 PH_0 PH_1 PH_2 PowerPAD
+  PWRGD RT_CLK SS_TR VIN_0 VIN_1 VIN_2 VSENSE  PARAMS: STEADY_STATE=0
E_u9_ABM162         u9_OCLOWBARB 0 VALUE { {IF(V(u9_OCLOWBAR)>8.5, 1, 0)}    }
X_u9_U639         SYSCLK u9_INTM1 u9_N16842162 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u9_U630         N16814585 u9_INTM1 u9_FFRESET SET5 u9_N16817309 SET5
+  dffsbrb_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_u9_U634         u9_N16775054 OCLOWBARLIMIT u9_N16777173 SET5 u9_OCLOWBARB
+  SET5 dffsbrb_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_u9_V68         u9_N16772609 0 8.5
X_u9_U638         u9_N16822288 u9_N16817309 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_u9_ABM159         u9_OCLOWBAR 0 VALUE { -V(N16813001)    }
X_u9_U25         u9_N16842162 u9_N16847681 N16847594 MONONEG_PS PARAMS:
+  PW=25e-9
V_u9_V67         u9_N16817312 0 4
R_u9_R273         u9_N16847681 u9_FFRESET  14  
R_u9_R268         0 u9_INTM1  100MEG  
X_u9_U631         N16813001 u9_N16817312 u9_N16822288 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_u9_U633         u9_OCLOWBAR u9_N16772609 u9_N16777173 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_u9_R274         0 u9_N16775054  100MEG  
C_u9_C155         0 u9_FFRESET  1n  
X_u10_U585         u10_N16722190 ENAB N16814585 u10_LDRV_PRE AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_u10_U573         u10_N16924259 u10_PWMFFBAR u10_N16722190 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_u10_U582         u10_LDRV_PRE u10_N16721918 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u10_R244         u10_N16723274 N00312  1  
X_u10_S30    u10_HDRV PH_0 u10_N16721400 PH_0 OUTPUT_DRIVER_u10_S30 
R_u10_R144         u10_N16971614 u10_N16924259  18  
X_u10_S34    u10_LDRV_PRE 0 BOOT VIN_0 OUTPUT_DRIVER_u10_S34 
X_u10_U587         u10_LDRV u10_N16920193 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_u10_C78         u10_N16924259 0  1n  
R_u10_R243         0 ISW  1  
X_u10_U584         u10_N16970808 u10_N16925008 u10_N16971614 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_u10_C145         PH_0 BOOT  1p  
X_u10_D12         u10_N16721458 PH_0 d_d12 PARAMS: 
V_u10_V31         u10_N16970808 0 1
X_u10_S5    u10_N16721918 0 u10_LDRV 0 OUTPUT_DRIVER_u10_S5 
R_u10_R145         u10_N16920941 u10_N16925008  1  
X_u10_S31    u10_LDRV 0 PH_0 u10_N16721458 OUTPUT_DRIVER_u10_S31 
X_u10_F3    VIN_0 u10_N16721400 2P5 ISW OUTPUT_DRIVER_u10_F3 
X_u10_D15         u10_N16924259 u10_N16971614 d_d1 PARAMS: 
C_u10_C80         u10_N16925008 0  1n  
X_u10_U572         N00364 u10_PWMFFBAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_u10_ABM167         u10_N16723274 0 VALUE { 
+ {IF(V(u10_N16723274)<0.5,IF((V(BOOT) - V(PH_0))< 2.2,0,1),IF((V(BOOT) -
+  V(PH_0))>2.1,1,0))}    }
X_u10_U581         N16865455 u10_N16721652 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u10_F5    u10_N16721458 0 2P5 N16813001 OUTPUT_DRIVER_u10_F5 
X_u10_D13         PH_0 u10_N16721400 d_d12 PARAMS: 
R_u10_R143         u10_N16920193 u10_N16923138  22  
X_u10_S3    u10_N16721652 0 u10_HDRV PH_0 OUTPUT_DRIVER_u10_S3 
C_u10_C77         u10_N16923138 0  1n  
C_u10_C140         0 N00312  1n  
R_u10_R266         0 N16813001  1  
E_u10_E1         u10_N16920941 0 u10_HDRV PH_0 1
X_u10_U574         u10_N16923138 ENAB N00364 N16865455 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_u10_S4    u10_LDRV_PRE 0 u10_PVCC u10_LDRV OUTPUT_DRIVER_u10_S4 
X_u10_D14         u10_N16923138 u10_N16920193 d_d1 PARAMS: 
V_u10_V49         u10_PVCC 0 5
X_u10_S2    N16865455 0 BOOT u10_HDRV OUTPUT_DRIVER_u10_S2 
C_U12_C2         0 U12_N16799908  1n  
X_U12_U30         U12_N16799946 U12_H_END HICCUP U12_HICCUP_N
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U12_D10         U12_N16799965 U12_N16800008 d_d1 PARAMS: 
V_U12_V1         U12_N16800008 0 520
V_U12_V2         U12_N16799971 0 512.5
X_U12_S2    U12_N16800062 0 U12_N16799965 0 Hiccup_U12_S2 
X_U12_U611         U12_N16799951 U12_N16800136 U12_H_END AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U12_C4         0 U12_N16799951  1n  
R_U12_R7         0 U12_N16859039  1e8  
X_U12_U608         U12_N16799908 U12_N16799901 U12_N16800055 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U25         U12_N16800038 U12_N16800228 U12_N16800236 MONONEG_PS PARAMS:
+  PW=500e-9
R_U12_R3         U12_N16799951 U12_N16800104  1  
X_U12_U614         U12_N16799870 SYSCLK U12_HICCUP_N U12_N16800038
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U615         U12_N16856133 U12_N16800055 U12_N16800062 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U609         U12_N16799965 U12_N16799971 U12_N16799946 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U12_U607         U12_N16799908 U12_N16799901 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_U12_U612         H_CHECK U12_N16800164 U12_N16800104 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U12_V4         U12_N16800164 0 25
C_U12_C1         0 U12_N16799965  500n IC=0 
R_U12_R2         U12_N16799908 HICCUP  1  
X_U12_U26         U12_N16858883 U12_N16856133 U12_N16859039 MONONEG_PS PARAMS:
+  PW=5e-6
G_U12_G3         0 U12_N16799965 U12_N16800228 0 1
E_U12_ABM8         U12_N16799870 0 VALUE { {IF(V(COMP) > 1.35,1,0)}    }
X_U12_U610         U12_N16799951 U12_N16800136 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
R_U12_R6         0 U12_N16800236  1e8  
E_U12_ABM9         U12_N16858883 0 VALUE { {IF(V(COMP) > 1.2,1,0)}    }
X_u1_D8         EN VIN_0 d_d1 PARAMS: 
C_u1_C1         0 u1_N16720770  1n  
G_u1_ABMII1         VIN_0 EN VALUE { {0.7u+2.8u*V(u1_N16720770)}    }
E_u1_ABM1         u1_N16720764 0 VALUE { {IF(V(u1_N16720764) <
+  0.5,IF(V(EN)<1.3,0,1),IF(V(EN)>1.18,1,0))}    }
R_u1_R256         EN VIN_0  100MEG  
R_u1_R1         u1_N16720764 u1_N16720770  1  
X_u1_U27         u1_N16720770 u1_N16779049 ENAB AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u1_U3         HICCUP u1_N16779049 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u2_R2         u2_N16721026 2P5  0.1m  
E_u2_ABM3         u2_N16721086 0 VALUE { {IF(V(SDWN) > 0.5,0,  
+ IF(V(VIN_0) < 0.6, V(VIN_0), 0.6))}   }
C_u2_C7         0 u2_VREG  1u  
E_u2_ABM2         u2_N16721026 0 VALUE { {IF(V(SDWN) > 0.5,0,  
+ IF(V(VIN_0) < 2.6, V(VIN_0), 2.5))}   }
R_u2_R6         u2_N16720976 u2_VREG  1  
R_u2_R3         u2_N16721086 N16726035  0.1m  
E_u2_ABM7         u2_N16720976 0 VALUE { {IF(V(SDWN) > 0.5,0,  
+ IF(V(VIN_0) <2.6, V(VIN_0), 5))}   }
C_u2_C3         0 N16726035  100u  
C_u2_C2         0 2P5  100u  
G_u3_ABMI5         N01039 0 VALUE { {IF(V(SDWN)> 0.5 & V(N01039)>0.06 |
+  V(HICCUP) >0.5, 925e-6,0)}    }
E_u3_ABM4         u3_N16734846 0 VALUE { {IF(V(N01039)
+  <0.8,(IF(V(N01039)<0.6,V(N01039)-60m,sqrt(V(N01039)*0.342+0.0864))),V(N16726035))}
+     }
V_u3_V82         u3_1P6 0 1.7
X_u3_D62         N01039 u3_1P6 d_d1 PARAMS: 
X_u3_D63         0 N01039 d_d1 PARAMS: 
E_u3_ABM6         N01084 0 VALUE { IF ( {STEADY_STATE} > 0.5 , 0.6 ,
+  V(u3_N16734846))    }
G_u3_ABMI1         u3_1P6 N01039 VALUE { {IF( v(SDWN) >0.5 |
+  v(N00996)>0.5,0,(IF(V(N01039)<0.15,47u,2.2u)))}    }
V_u3_V81         SS_TR N01039 0Vdc
G_u3_ABMI6         N01039 0 VALUE { {IF(V(N00996)> 0.5 & V(N01039) > 4.5e-3,
+  95e-6,0)}    }
R_u4_R286         u4_N16809528 u4_VGM  1  
C_u4_C9         0 N00996  1n  
R_u4_R4         0 COMP  1.911MEG  
V_u4_V5         u4_N16809579 0 0.5
V_u4_V6         u4_N16809602 0 1.5
R_u4_R11         u4_N16809402 N00996  1  
X_u4_D10         COMP u4_N16809602 d_d1 PARAMS: 
G_u4_ABM2I1         0 COMP VALUE { {LIMIT((V(N01084) - V(VSENSEINT))*V(u4_VGM),
+  -20u,20u)}    }
C_u4_C162         0 u4_VGM  100u  
X_u4_D9         u4_N16809579 COMP d_d1 PARAMS: 
E_u4_ABM8         u4_N16809402 0 VALUE { {IF(V(COMP) > 1.5,1,0)}    }
E_u4_ABM171         u4_N16809528 0 VALUE { {IF(V(N01039) > 800m, 245u, 80u)}   
+  }
C_u4_C5         0 COMP  5.97p  
V_u5_V9         u5_N16767857 0 1.0
V_u5_V3         u5_N16763812 0 0.63
V_u5_V8         u5_N16767785 0 1.0
R_u5_R285         u5_N16764020 u5_N16763842  1  
X_u5_S21    u5_N16772628 0 u5_N16767857 u5_N16764210 PGOOD_u5_S21 
R_u5_R150         0 u5_N16764210  1k  
X_u5_U616         ENAB u5_N16767751 u5_N16764210 u5_VSGOOD NAND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_u5_C161         0 u5_N16763842  1n  
X_u5_S20    u5_N16764282 0 u5_N16767785 u5_N16767751 PGOOD_u5_S20 
V_u5_V2         u5_N16764250 0 12mV
X_u5_U617         u5_VSGOOD SDWN u5_N16763796 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u5_R149         0 u5_N16767751  1k  
E_u5_ABM170         u5_N16764020 0 VALUE { {IF(V(u5_N16764070) > 0.75,1,0)}   
+  }
X_u5_U615         VSENSEINT u5_N16764256 u5_N16764250 u5_N16764282
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_u5_C160         0 u5_N16764070  1n  
V_u5_V1         u5_N16763800 0 12mV
V_u5_V4         u5_N16764256 0 0.558
X_u5_U614         VSENSEINT u5_N16763812 u5_N16763800 u5_N16772628
+  COMPHYS_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_u5_C159         0 VSENSEINT  1n  
R_u5_R282         u5_N16764442 VSENSEINT  1  
R_u5_R284         u5_N16763796 u5_N16764070  1  
E_u5_ABM164         u5_N16764442 0 VALUE { V(VSENSE)    }
X_u5_S19    u5_N16763842 0 PWRGD 0 PGOOD_u5_S19 
V_V46         SET5 AGND 5
X_u11_U3         ENAB u11_N16721358 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u11_R279         u11_N16769630 SDWN  1  
X_u11_U2         u11_N16721300 VIN_0 u11_N16765787 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_u11_V64         u11_N16721300 0 2.6
X_u11_U9         u11_N16721358 u11_N16765787 u11_N16769630 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_u11_C158         0 SDWN  1n  
C_u6_C82         H_CHECK 0  2n IC=0 
V_u6_V22         u6_N16847866 0 2.5
X_u6_S34    u6_N16861615 0 u6_N16861576 0 INT_CLOCK_u6_S34 
C_u6_C79         u6_RAMP 0  2p IC=0 
X_u6_U616         HICCUP u6_N16878403 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_u6_V23         u6_N16861623 0 2.5
G_u6_ABMI3         u6_N16807414 u6_RAMP VALUE { 
+ {(227.3e-3)*(-I(V_u6_V44)**0.9504)}    }
X_u6_D11         u6_RAMP u6_N16807414 d_d1 PARAMS: 
X_u6_U2         u6_RAMP u6_N16847866 MUXCLK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_u6_C81         u6_N16861576 0  2p IC=0 
X_u6_U613         ENAB u6_N16851712 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u6_U612         u6_N16851712 u6_N16850664 u6_N16847844 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_u6_U614         ENAB u6_N16861615 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u6_R276         0 u6_N16807240  500MEG  
V_u6_V44         u6_N16807240 0 0.5
G_u6_ABMI5         u6_N16878335 H_CHECK VALUE { 
+ {(227.3e-3)*(-I(V_u6_V44)**0.9504)*1e4/16384}    }
V_u6_V47         u6_N16878335 0 30
X_u6_U615         MUXCLK u6_N16850664 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
V_u6_V82         RT_CLK u6_N16807240 0Vdc
X_u6_U3         u6_N16861576 u6_N16861623 START COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
G_u6_ABMI4         u6_N16861535 u6_N16861576 VALUE { 
+ {(227.3e-3)*(-I(V_u6_V44)**0.9504)}    }
E_u6_ABM1         I_RT 0 VALUE { IF(V(ENAB)>0.2,-I(V_u6_V82), 0)    }
X_u6_S35    u6_N16878403 0 H_CHECK 0 INT_CLOCK_u6_S35 
X_u6_D12         u6_N16861576 u6_N16861535 d_d1 PARAMS: 
V_u6_V46         u6_N16861535 0 3
X_u6_S33    u6_N16847844 0 u6_RAMP 0 INT_CLOCK_u6_S33 
V_u6_V45         u6_N16807414 0 5
X_u6_D13         H_CHECK u6_N16878335 d_d1 PARAMS: 
R_u7_R280         u7_N16827555 N00716  1  
E_u7_ABM1         u7_N16827555 0 VALUE { IF(V(START)>0.5,
+  -6.8MEG*V(I_RT)*V(I_RT) +4.814k*V(I_RT)-0.00463, 0)    }
C_u7_C41         N00716 0  1n  
E_E1         SYSCLK AGND MUXCLK AGND 1
G_u8_ABMII3         2P5 u8_N16723386 VALUE { V(u8_VRAMP) * 1u    }
X_u8_D59         u8_N17091339 u8_N17091333 d_d1 PARAMS: 
R_u8_R242         0 u8_VTG  1  
E_u8_ABM148         u8_N16723810 0 VALUE { {IF(V(u8_VRAMPIN) < 0.9
+  ,0,V(u8_VRAMPIN)-0.9)}    }
C_u8_C146         0 u8_N17042997  5p  
R_u8_R248         0 u8_N16723698  100MEG  
R_u8_R255         u8_N17042988 u8_N17042997  10k  
X_u8_U635         u8_VTG u8_ISWF u8_N16723260 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
G_u8_ABMII4         u8_N16722186 0 VALUE { {(V(COMP) - 0.5)/-40.857k}    }
X_u8_U587         SYSCLK u8_N16724384 INV_DELAY_BASIC_GEN PARAMS: DELAY=15n
C_u8_C134         0 u8_VRAMPIN  60n  
R_u8_R239         u8_N16723810 u8_VRAMP  1  
R_u8_R247         u8_N17091315 u8_N17091290  21.6  
E_u8_ABM163         u8_N16722178 0 VALUE { {(V(u8_N16722186) - V(u8_N16722158))
+  * 10  
+ }   }
X_u8_U633         u8_N16722344 VSENSEINT u8_OVTP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_u8_C138         0 u8_N17091290  1n  
R_u8_R278         0 u8_N16722186  1  
X_u8_U632         u8_N16821470 u8_N16723222 u8_N16822729 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_u8_U647         u8_PWMFF1 u8_N17091290 u8_N17091339 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_u8_U644         u8_N17066581 OCLOWBARLIMIT u8_PWM AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_u8_V79         u8_N16722344 0 0.63
G_u8_ABM2I2         2P5 u8_VTG VALUE { {IF(V(u8_N16722178) > V(u8_N16723204),
+  81.7k*V(u8_N16723204), 81.7k*V(u8_N16722178))}    }
C_u8_C135         0 u8_VRAMP  1n  
X_u8_U631         HICCUP u8_N16821470 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u8_U634         u8_N16822729 N00312 u8_OVTP u8_N17066581 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_u8_R241         0 u8_N16723204  1  
X_u8_U629         SYSCLK u8_N16724384 u8_SYSCLK_DELAYED AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
I_u8_I1         u8_N16723204 0 DC -128.52u  
X_u8_U9         u8_PWMFF1 u8_N17091333 N00364 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u8_D58         u8_N17042997 u8_N17042988 d_d1 PARAMS: 
R_u8_R246         u8_N17091339 u8_N17091333  148.6  
C_u8_C136         0 u8_N16723222  1n  
X_u8_U630         u8_PWMFF1 u8_N16723698 SYSCLK SET5 u8_PWM SET5
+  dffsbrb_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_u8_C137         0 u8_N17091333  1n  
X_u8_H1    u8_N16723386 0 u8_N16722158 0 SLOPE_COMP_PWM_u8_H1 
E_u8_ABM151         u8_N17042988 0 VALUE { {IF(V(N16865455) > 0.5, 1,0)}    }
X_u8_U646         u8_PWMFF1 u8_N17091315 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u8_R245         u8_N16723260 u8_N16723222  1  
X_u8_S26    u8_SYSCLK_DELAYED 0 u8_VRAMPIN 0 SLOPE_COMP_PWM_u8_S26 
G_u8_ABMI4         0 u8_VRAMPIN VALUE { {V(N00716) * 10}    }
E_u8_ABM152         u8_ISWF 0 VALUE { {IF(V(u8_N17042997) > 0.75,   
+ V(ISW),0)}   }
.IC         V(u10_LDRV_PRE )=0
.IC         V(N16865455 )=0
.ENDS TPS54678_TRANS
*$
.subckt OUTPUT_DRIVER_u10_S30 1 2 3 4  
S_u10_S30         3 4 1 2 _u10_S30
RS_u10_S30         1 2 1G
.MODEL         _u10_S30 VSWITCH Roff=10e6 Ron=12m Voff=0.4V Von=2
.ends OUTPUT_DRIVER_u10_S30
*$
.subckt OUTPUT_DRIVER_u10_S34 1 2 3 4  
S_u10_S34         3 4 1 2 _u10_S34
RS_u10_S34         1 2 1G
.MODEL         _u10_S34 VSWITCH Roff=10e6 Ron=7 Voff=0.4V Von=0.8V
.ends OUTPUT_DRIVER_u10_S34
*$
.subckt OUTPUT_DRIVER_u10_S5 1 2 3 4  
S_u10_S5         3 4 1 2 _u10_S5
RS_u10_S5         1 2 1G
.MODEL         _u10_S5 VSWITCH Roff=1e6 Ron=0.75 Voff=0.1V Von=0.75V
.ends OUTPUT_DRIVER_u10_S5
*$
.subckt OUTPUT_DRIVER_u10_S31 1 2 3 4  
S_u10_S31         3 4 1 2 _u10_S31
RS_u10_S31         1 2 1G
.MODEL         _u10_S31 VSWITCH Roff=10e6 Ron=12m Voff=0.4V Von=2
.ends OUTPUT_DRIVER_u10_S31
*$
.subckt OUTPUT_DRIVER_u10_F3 1 2 3 4  
F_u10_F3         3 4 VF_u10_F3 1
VF_u10_F3         1 2 0V
.ends OUTPUT_DRIVER_u10_F3
*$
.subckt OUTPUT_DRIVER_u10_F5 1 2 3 4  
F_u10_F5         3 4 VF_u10_F5 1
VF_u10_F5         1 2 0V
.ends OUTPUT_DRIVER_u10_F5
*$
.subckt OUTPUT_DRIVER_u10_S3 1 2 3 4  
S_u10_S3         3 4 1 2 _u10_S3
RS_u10_S3         1 2 1G
.MODEL         _u10_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.4 Von=0.8
.ends OUTPUT_DRIVER_u10_S3
*$
.subckt OUTPUT_DRIVER_u10_S4 1 2 3 4  
S_u10_S4         3 4 1 2 _u10_S4
RS_u10_S4         1 2 1G
.MODEL         _u10_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.4V Von=0.5V
.ends OUTPUT_DRIVER_u10_S4
*$
.subckt OUTPUT_DRIVER_u10_S2 1 2 3 4  
S_u10_S2         3 4 1 2 _u10_S2
RS_u10_S2         1 2 1G
.MODEL         _u10_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.4V Von=0.5V
.ends OUTPUT_DRIVER_u10_S2
*$
.subckt Hiccup_U12_S2 1 2 3 4  
S_U12_S2         3 4 1 2 _U12_S2
RS_U12_S2         1 2 1G
.MODEL         _U12_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U12_S2
*$
.subckt PGOOD_u5_S21 1 2 3 4  
S_u5_S21         3 4 1 2 _u5_S21
RS_u5_S21         1 2 1G
.MODEL         _u5_S21 VSWITCH Roff=1 Ron=1e6 Voff=0.4 Von=0.6
.ends PGOOD_u5_S21
*$
.subckt PGOOD_u5_S20 1 2 3 4  
S_u5_S20         3 4 1 2 _u5_S20
RS_u5_S20         1 2 1G
.MODEL         _u5_S20 VSWITCH Roff=1e6 Ron=1.0 Voff=0.4 Von=0.6
.ends PGOOD_u5_S20
*$
.subckt PGOOD_u5_S19 1 2 3 4  
S_u5_S19         3 4 1 2 _u5_S19
RS_u5_S19         1 2 1G
.MODEL         _u5_S19 VSWITCH Roff=100e6 Ron=56 Voff=0.4V Von=0.5V
.ends PGOOD_u5_S19
*$
.subckt INT_CLOCK_u6_S34 1 2 3 4  
S_u6_S34         3 4 1 2 _u6_S34
RS_u6_S34         1 2 1G
.MODEL         _u6_S34 VSWITCH Roff=1e9 Ron=1.0m Voff=0.4V Von=0.5V
.ends INT_CLOCK_u6_S34
*$
.subckt INT_CLOCK_u6_S35 1 2 3 4  
S_u6_S35         3 4 1 2 _u6_S35
RS_u6_S35         1 2 1G
.MODEL         _u6_S35 VSWITCH Roff=1e12 Ron=1.0m Voff=0.4V Von=0.5V
.ends INT_CLOCK_u6_S35
*$
.subckt INT_CLOCK_u6_S33 1 2 3 4  
S_u6_S33         3 4 1 2 _u6_S33
RS_u6_S33         1 2 1G
.MODEL         _u6_S33 VSWITCH Roff=1e9 Ron=1.0m Voff=0.4V Von=0.5V
.ends INT_CLOCK_u6_S33
*$
.subckt SLOPE_COMP_PWM_u8_H1 1 2 3 4  
H_u8_H1         3 4 VH_u8_H1 1
VH_u8_H1         1 2 0V
.ends SLOPE_COMP_PWM_u8_H1
*$
.subckt SLOPE_COMP_PWM_u8_S26 1 2 3 4  
S_u8_S26         3 4 1 2 _u8_S26
RS_u8_S26         1 2 1G
.MODEL         _u8_S26 VSWITCH Roff=1e9 Ron=10m Voff=0.4 Von=0.8
.ends SLOPE_COMP_PWM_u8_S26
*$
** Wrapper definitions for AA legacy support **
.subckt dffsbrb_rhpbasic_gen q qb clk d rb sb params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel inv_delay_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} delay = 15n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} 
gq 0 qint value = {if(v(rb) < {vthresh},-1,if(v(sb)< {vthresh},1,
+  if(v(clkint)> {vthresh}, 
+ if(v(d)> {vthresh},1,-1),0)))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 1
d_d11 0 qint d_d1 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 20n
rqq qqqd1 q 1
eqb qb 0 value = {1-v(q)}
cdummy1 q 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsbrb_rhpbasic_gen
*$
.subckt d_d12 1 2
d1 3 2 dd1
v1 3 1 0.65
.model dd1 d
+ is=1e-015
+ n=1
.ends d_d12
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.0001
.ends d_d1
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-1,if(v(s)>{vthresh},1, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qb 0 value = {1-v(q)}
cdummy1 q 0 1n 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.subckt d_d 1 2
d1 1 2 d_dd
.model d_dd d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.0001
.ends d_d
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT MONONEG_PS in Q Qn PARAMS: PW=1u 
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)<0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)<0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 0, 1)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(YTD)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p IC=0
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONONEG_PS
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT NMOSIDEAL_PS D G S PARAMS: k=1 vth=0
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
EON Yp 0 VALUE={IF(V(G,S) > {vth}, 1, 0)}
GOUT D S VALUE={IF(V(D,S) >= (V(G,S)-{vth}), V(Yp)*({k}/2)*(V(G,S)-{vth})**2, 
+V(Yp)*({k})*(V(G,S)-{vth}-V(D,S)/2)*V(D,S))}
.ENDS NMOSIDEAL_PS
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$