-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Tue May 19 09:11:51 2020
-- Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
-- Command     : write_vhdl -force -mode funcsim -rename_top rom_lut_muon_inv_dr_sq_1 -prefix
--               rom_lut_muon_inv_dr_sq_1_ blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"204E1E6D4DB1224D272B70EC57F0DD8D18743485BA00A23730E4A18E11464960",
      INIT_01 => X"1F3DFD4C2B9F002BF4F73C97F08953D1295FA76EC3DF66701D601B88000D83CF",
      INIT_02 => X"ED09D928E74AAAB37B4D8FC8FE41B6CC89EF11281C4BB24E185090372269FFC4",
      INIT_03 => X"97B573B17FC11F07AD6B595E2E1BF55E282563C49776BB07B13A50A1FDA25952",
      INIT_04 => X"525E0B38D404310678F3AD4BB3053197E812CD5465749515F17C9E5E448C4BB9",
      INIT_05 => X"DAB5608C06242EC0FE3488AD9B2F5A7918D520D8BAA8D83B4738D1CB5B0050A6",
      INIT_06 => X"302AA4AD06F1D7352E0EEA85B76B70F18B609D638908CE386F7F0BEDB542E020",
      INIT_07 => X"956DC6ACE2AA4C65F971D4E336D783335EC435251409F30447804F974F2AFCA4",
      INIT_08 => X"D87EC4899B2F7D418E7E55990A75842D74F00A339EE3F1C821413E73A977BFE2",
      INIT_09 => X"F98D903211617AE8BD3350D4233583D1FC373DAE4E2E79AC54CB7E64D6BB74E7",
      INIT_0A => X"E86A6AC96470334A9783F276AF36914EF979C1AA47F017EF4907888CD5F4067E",
      INIT_0B => X"E625041E955BB8682B7C1C9F817AAD876ACAD779FFD48CDB781A0A62125D5595",
      INIT_0C => X"C2CE885092030A317A0EC03EB7E0D9AA723782109C63A8CF57E1E5F54FE8E008",
      INIT_0D => X"7C65DD806D7817C5643B0C5553A904990FD6E3D153D40A178BE4EA22D6B963E4",
      INIT_0E => X"15DC1F8D05C9F0151811E0E16495608545C63ED099B4B21E297CA886781F3ED1",
      INIT_0F => X"AC3F3F489AE7962178904C08DBE4ED5E44297441858931FF7D5BB36F9C181631",
      INIT_10 => X"12712B00ECD2090982BC54B5B8889B26FC00C9589DA0660593F67E260BF4A3C9",
      INIT_11 => X"769107961C9A479C58A012EA0B717B1D816F6E3906AFEE76506A3402610916A8",
      INIT_12 => X"B78FC00A192F42FCE92E6CA7D6CE9E030175572706E0885987466B37B1D9E0D2",
      INIT_13 => X"D97B683B03811A0725695FFD2781052B6046C54603DBD4A29792848974EE964C",
      INIT_14 => X"E856ED7ABBC0BFFF2D5EECECF0AAC064EDE2DCDA22EA7A53F77C746DD03AFA77",
      INIT_15 => X"E50F517850DC2092E1FD13644149DFF06B8CCD06D983275CDF3E4F9A936ADACA",
      INIT_16 => X"D2A79352C3B66E12604804852A5F43BF1A268CEE3C0F354D20E9D11FD53D86F1",
      INIT_17 => X"AB1CC21B147C785FAB5EAF409CEC3EE30CD04BD6A1C25FF0E98421AB07FD9770",
      INIT_18 => X"5690D0C132005068B22FE5B5B6028F6C42CE3BD04B15ECF1B5B82A6A235C2802",
      INIT_19 => X"FEE3DD574E72053E86BCE7C46AA0585BDD0F5F20505D52B93DD67CBBCCC6E1AE",
      INIT_1A => X"7424A7CA28C197E015F5838DB8E6B8B2DEA6ECE923CE1DE0E72D6B9E49152761",
      INIT_1B => X"09537F0AFFEDF76081191BF2A0C7A2A047B6FE4DC8AF5CACE8CA4D3968445AB3",
      INIT_1C => X"7D61073995E833BCBAEA4F0143412417485E9E6F82426A62C29618A8E40CABBC",
      INIT_1D => X"C05EBD6728CF4DD6B0873EFCA0655138E491F86175CCA865A579E1459EF4E9DA",
      INIT_1E => X"014911527A8535CC82F1DAA2B94428F43A8F1167D35139E8722BAC7654B9DD7C",
      INIT_1F => X"3003834CC9290A90222862057DCFBA6A3C4A1A70BE3252FC57426FB12D0AA7AE",
      INIT_20 => X"50BBD40407AABD42AE3BB7240D25F89DFAD504C14A8315D530C3F0A1BFED67A2",
      INIT_21 => X"5E7113CB230A3ED1F81CD82F5A38029D864E218BA756B2711CE34517F8FB8561",
      INIT_22 => X"5AF721502D48AD3E20C9C6E88418DA69F1B8629ED9ED3CF1C66878F660DEBF4E",
      INIT_23 => X"368D4EE30674EA792555828D7AC48F045B24B84D2039B36239D74156B79864D2",
      INIT_24 => X"10F03955CD8E149208BD2BF03E5E019EA6A275698C6B49A632A40B72F4EC23C4",
      INIT_25 => X"D95324A683763EA8D9049230E0B67207015478530374FCC9AC7693989102F86B",
      INIT_26 => X"92A4FDF5275D258D7829F76F6F0DC3706E2AD7ECB295CEAA32D11457127E9907",
      INIT_27 => X"39E3B524A9130B51053B2A7BCD3202EADE35BD36BB9FAD48CE4BBD255C473454",
      INIT_28 => X"DF136B413BC7DF12712C4C571956415560860E6F0ED1B98F1B4C9DC65BDE92A6",
      INIT_29 => X"6531014B9C6A82B3DBFC5B40566A61D1252DEA7BBC0CD25EF58915E44CA8BFB8",
      INIT_2A => X"EA4FA657DBFB243213BA4A08806EB16F0F1C4158C56016A226896677939E0F9B",
      INIT_2B => X"5D4B2A31296CB4BF4B6727B1AA70F2102D6254374ADC45496AD4D27BC3AE0AD6",
      INIT_2C => X"B0469C2956CB241C61F3E468C47525E38120F41A2B50AC209B11CDDF622AF024",
      INIT_2D => X"1321FEF172299267668EA00EDF7989EA294740E088FDCC2455FA9AB26B84BE65",
      INIT_2E => X"640B5FB89D77EFA26A086BA5E990100408E64AB95FA0F2239406B0438A66BAEC",
      INIT_2F => X"A5D3A06E87A33CEB5E72163B04B798423CFFF296A56AEE0A02EE93C5CC686A0E",
      INIT_30 => X"E5ACEF0371DF770441DBB0C120EF54D4C7816776552BBEA77C5DC98B30668855",
      INIT_31 => X"14541DA879FAA22C23445B684C29329BA89D8A5A80E13FF6BEFBCBD8085ED07A",
      INIT_32 => X"330B3C4C5103CC44F59C05FF79851296E1236B4226AB53C783732F2254404E4B",
      INIT_33 => X"51B26ABF391EF65BC7F4A097B8E357D770430B4D364815F5C89F8EDD885DC4A8",
      INIT_34 => X"6F58864200271052884D4B4008729F5C77FE695BB2DB5660490A6051E8C672C0",
      INIT_35 => X"7CED93C4C60028595AA5F7F97A462B17D623956D974E0423D39F7F55DBC089A6",
      INIT_36 => X"79729F358C18215F1BFE93B4FD1BEB27ACE27F83D5831DEF32EA7531D5BE3F9D",
      INIT_37 => X"75069A8741003955DC575F8F8203DD8DDA4C27AB7C998FAF53D5EBAD4FF8E7C9",
      INIT_38 => X"618A95F8F5E7314C9EB11D6D3A2FF6387F20AED56C5E2B32F41DBC43BE03D79F",
      INIT_39 => X"5DFE80589BCF3942601BEB5BF37D513A8CA0D303A4D2FD76208E64ACBD469657",
      INIT_3A => X"48717AA840A631382285BB5BEFEEF271F3B9D6223304D56977E3BB71E46A9BB6",
      INIT_3B => X"22D464F8F39D293FF4F1AB7DEC82C61DEF5E96541AC4C2EAE40BA16FFBB75E06",
      INIT_3C => X"0D464E4887642126C77D9DA01D5AE012368D1477271FB2D565C1BF3E6F376ADF",
      INIT_3D => X"D7A928873C4A292DAB0AA0F560563D5CF346308B7906941BB9E2A1ACE92365CA",
      INIT_3E => X"B11B01E7D02221248F98B55DC585C0FB39BA4990F16847A8BD5B94514256EA60",
      INIT_3F => X"8A6DEA26740A2B3C7436EBD66DE7A7F1F7A8F0869E33C96C6ECAF52E376AA56B",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FE078636A81D1558FE078636A83D692EFE078636A82C6F72FE078636A82C7896",
      INITP_01 => X"FE078732A9D1429BFE078736A99215E3FE078736A892F254FE078736A81F0417",
      INITP_02 => X"FE07C73253301200FE07C732DBE99AB0FE078732DBEE6085FE07873289C5A8F0",
      INITP_03 => X"FE07C71354E7A24BFE07C733560A09E5FE07C732561D4039FE07C7325217DA90",
      INITP_04 => X"FF03C3992B03273AFF03C319698CBEAFFF03C31B45FBF204FE07C71B54F47895",
      INITP_05 => X"FF03E38DA481C5A9FF03E399AAC28B8EFF03C399AA7D4F23FF03C3992A7AE233",
      INITP_06 => X"FF81E1CCD24F94DCFF01E1CC95605792FF03E18C9531A060FF03E38CB5BE6345",
      INITP_07 => X"FF81F0E66949FC0BFF81F1C64AAE0CFBFF81F1C64AB3E493FF81E1CEDA983543",
      INITP_08 => X"FFC0F8E336AA6646FF80F0E334A99C68FF80F0E32514E06BFF81F0E66D530034",
      INITP_09 => X"7FC07C71992AAB2F7FC078719B4AD6A77FC0F8719B556D277FC0F873B2D49357",
      INITP_0A => X"3FE03E3CE64B52CF3FE07C38C4D2A5637FE07C38CC95AA907FE07C39CDA5555C",
      INITP_0B => X"3FF01F0E31936CC73FF03E1E3336DB383FF03E1C7324B6CF3FE03E1C666D2930",
      INITP_0C => X"1FF80F878C66663F1FF81F871CCCCCE01FF01F0F18CD998F1FF01F0E39993670",
      INITP_0D => X"0FFC07C1C31CE7030FFC07C3C739CE3F0FF80FC3863198F01FF80F878E733383",
      INITP_0E => X"07FE03F0F0E38F0007FE03E0F1C71E1F07FE03E1E1C6387F0FFC07E1E38C71E0",
      INITP_0F => X"03FF00FC3E1C3C0103FF01F83C38783F03FF01F87878E0FF07FE01F078F1C3E0",
      INIT_00 => X"583F3F5B97F884433D7E140F85945F17FE6DE00DFA3C505DB435F077D4DD7600",
      INIT_01 => X"3B56728FAFCFF2163D6590BEEE215790CE0F559FEF45A0036EE15DE57717C685",
      INIT_02 => X"573E3E5995F682403A7B0F097F8C550BEE57C4E6C3EAD49762C4E4358C5E4B88",
      INIT_03 => X"3B55728FAECFF2163D6590BDEE215790CD0F549FEF44A0036DE15DE47717C585",
      INIT_04 => X"543B3A5591F17C39327003FA6C7538E5BE186F711DF9654D80A3539720D25622",
      INIT_05 => X"3A55728FAECFF2163C6590BDED205690CD0E549EEE439F026CDF5CE37515C382",
      INIT_06 => X"5036354F89E8712D235FEEE14D4E08A86EB0E3B00E6E0F9A475FD22F41446848",
      INIT_07 => X"3A55718FAECFF1163C648FBDED1F568FCC0D539DED429E006BDD5AE07212C07E",
      INIT_08 => X"492F2D467EDB631C0F47D1BE2219C553002022A89B54E8A510C88FF446D54388",
      INIT_09 => X"3A55718EAECEF1153B648FBCEC1F558ECB0C519CEB409CFE68DB57DD6F0EBB79",
      INIT_0A => X"4226223A71CC5006F528AC91EBD570E7766A305ECDBC09A342C9DA53FDBD1957",
      INIT_0B => X"3954708EADCEF0143B638EBBEB1D538DC90A509AE93E99FB65D753D86A08B572",
      INIT_0C => X"381B162C60B83AECD603805BA9830A66D09110D7AFB491CB4D50C511979A6C92",
      INIT_0D => X"3954708DACCDEF133A628CBAE91C528BC8084E97E63B96F861D34ED36402AD6A",
      INIT_0E => X"2D0E071B4DA220CDB2D84C1C5C2594D11199C71C4A50A0579E2EF22195C74B3C",
      INIT_0F => X"38536F8CABCCEE1238618BB8E81A5089C5064B95E33892F45DCE48CD5DFAA560",
      INIT_10 => X"2000F608378802AA88A610D505BA0E293B845A32ABA3557D941183F5F250AC62",
      INIT_11 => X"37526E8BAACBED11375F8AB6E6184E87C3034891E0348EEF58C842C655F19B54",
      INIT_12 => X"11EFE4F21E6BE0825A6FCF85A5437B705055CD21DDBFCE6E81792AF54482FB24",
      INIT_13 => X"36516D8AA9CAEC10365E88B5E4164B84C000458EDC3089EA52C23BBE4CE78F48",
      INIT_14 => X"01DDCFDA024CBB572733862F3CC2DBA8531027F2ECB62654A5BF40EFDC861E15",
      INIT_15 => X"35506C89A8C8EA0E345C86B3E2144981BDFD418AD72B84E44BBA33B542DC8339",
      INIT_16 => X"F0C9B8C0E4299328EFF138D1CA3730D346B96BABE3977553301AE05F416FC984",
      INIT_17 => X"344F6B88A7C7E90C325A84B0DF11467EBAF93D85D3257EDD44B32AAB37CF752A",
      INIT_18 => X"DDB4A0A4C40468F6B4ABE56D51A47BF22C539E54CA71CE8441A5FAA65C5BA664",
      INIT_19 => X"334E6986A5C5E70B305882AEDD0E437BB6F53980CD2078D63CAA20A12BC26619",
      INIT_1A => X"C99C8586A1DC39C075618C03D209BE0807E1C6F2AC4F43FCED6B6A1F7AD14560",
      INIT_1B => X"324C6885A3C3E5092E557FABDA0B3F77B2F1347BC81971CF34A116951FB45607",
      INIT_1C => X"B38469667DB1088732122F944C68F915DA67E78B903CDEC84065FE313D52024F",
      INIT_1D => X"314B6683A2C1E3062C537CA8D6083C73AEEC2F76C11369C72B970B8911A545F4",
      INIT_1E => X"9C6A4C445685D54BECC0CE20C2C12D1CA6E704257C40AAF13C867F55910E575F",
      INIT_1F => X"2F496581A0BFE104295079A5D304386FA9E72970BB0B62BE218CFF7C029433DF",
      INIT_20 => X"834E2D212D569F0CA36A69A933155E1F6E6520C47660AD7DE0BCB7149BAB7998",
      INIT_21 => X"2E4863809EBDDF02264D76A2D000346AA4E22369B40459B51781F36EF38320CA",
      INIT_22 => X"6A320CFB032567CB5812012DA0658A1E34E2406B82A3EB6C25F27609B0271F93",
      INIT_23 => X"2C46617E9CBBDCFF244A739ECCFC2F659FDC1D63ADFC50AB0D75E660E3710CB3",
      INIT_24 => X"5014EAD5D7F32D880AB796B00BB3B41BF960651EA30A66BD04118AE044BF5449",
      INIT_25 => X"2A445F7B99B9DAFC2147709AC8F82A6099D6175BA5F347A10169D850D25EF79C",
      INIT_26 => X"34F5C7ADA9BFF143BA5A292F73FFDC18BFE291DFDC991F6E7404CC51ECDB62F5",
      INIT_27 => X"28425D7997B6D7F91E446C97C4F3265B94D010549DEA3D96F65CCA41C14BE183",
      INIT_28 => X"17D4A2847A89B3FC68FBBAADDA4904158769C7AF2F50167B6AB717214E07BC05",
      INIT_29 => X"26405B7794B3D4F61A406893BFEE20558EC9094C94E1338BE94FBB30AE37CA6A",
      INIT_2A => X"FAB37D594A5275B4149A4A2A40932C1353F608919D2F49E0DD16491D24E7F706",
      INIT_2B => X"243E597492B1D1F3173D648EBBEA1B5087C301448CD82980DD41AC1F9B21B250",
      INIT_2C => X"DC91572E191A346AC038D9A5A5DD5514248C54862638B797C210471B3432BFA1",
      INIT_2D => X"223C56728FAECEF01339608AB6E4164A81BCFA3C83CE1E74D0329C0D880C9A34",
      INIT_2E => X"BD6E2F02E7E1F3206AD666210A277F19F929AE8ECC685C9C1195F7F84EADD28F",
      INIT_2F => X"2039546F8CABCBEC10355C85B1DF10437AB4F23379C31368C2238BFB74F58119",
      INIT_30 => X"9D4B07D4B4A7B1D51472F49C6F73AC21D5D015A98DBE37E9BF9746964C29FA99",
      INIT_31 => X"1E37516D89A8C7E90C315881ACDA0A3D73ADEA2A6FB9075BB4147BE95FDE68FC",
      INIT_32 => X"7C26DFA6806C6F89BD0F8117D6C1DC2DB8808AD8693A4479C4081FDC0C800B92",
      INIT_33 => X"1B344E6A86A4C4E5082C537CA7D404366CA5E12165AEFB4EA60469D64AC74EDF",
      INIT_34 => X"5B01B5784B312B3C66AB0E933E100F3FA13B0E1A60DA81471ADE74B47691E458",
      INIT_35 => X"19324C6783A1C0E104284E77A1CEFD30659DD8185BA3EF4097F457C234AF33C2",
      INIT_36 => X"3ADC8B4916F5E8EF0E479C10A762465592009F70719CEB4FB80E350C714367CB",
      INIT_37 => X"172F4964809DBDDDFF2349719BC8F7295D95D00E5197E23388E445AE1E9718A4",
      INIT_38 => X"18B66119E1B9A4A2B7E42B8F12B781728BD03FD99B7F7E8C988F57D4EB807DD3",
      INIT_39 => X"142C46617D9AB9D9FB1F446C96C2F021558CC604468BD62579D3339A087EFD85",
      INIT_3A => X"F59036EAAB7D60566081BA0E7F0FC0948CAAED54DC8139FAB558CE00D436125D",
      INIT_3B => X"112A435D7996B5D5F71A3F6690BBE91A4D84BDFA3B7FC81669C22085F165E166",
      INIT_3C => X"D3690BB976411C09091F4B90EF6A03BC958FA9E1359F1895096493831F551657",
      INIT_3D => X"0F27405A7693B1D1F2153A618AB5E212457BB3F02F73BB0859B00D70DA4BC447",
      INIT_3E => X"B042E0894004D8BDB3BDDD1361C94BEAA67E7280A4D9195A8FAA9D54C0D17AB3",
      INIT_3F => X"0C243D57728FADCCED10355B84AEDB0B3D72AAE52467AEF9499EF95AC231A827",
      INIT_40 => X"8C1BB4590AC894715E5D7098D62B981FBF78482F272E3A454226E36AAD9E3366",
      INIT_41 => X"092139536E8BA9C8E90B2F557DA7D4033468A0DA185AA0EA398CE645AA178B07",
      INIT_42 => X"69F48928D48C512509FE051F4D91EA5AE07B2BEEBF9A79531FD361BEDDB33764",
      INIT_43 => X"061D36506B87A4C3E4062A4F77A0CCFB2B5F96CF0C4D92DA287AD22F93FD6EE7",
      INIT_44 => X"45CD5DF89E500EDAB5A09BA8C8FA409B08891BBC691DD28223AC114949077DA4",
      INIT_45 => X"031A324C6783A0BFDF0024497099C5F223568BC4004083CB1768BE197AE251C7",
      INIT_46 => X"22A532C86814CC906344343445689CE239A0169925B646CF49ACEE06EB95FD21",
      INIT_47 => X"00172F48637E9BBADAFB1E436992BDEA1A4C81B9F43375BB0655A90362C734A7",
      INIT_48 => X"FE7E069833D98A4711E8CEC2C6D9FC2F71C11D84F262D1388FD1F3EFBD55B2D2",
      INIT_49 => X"FD142B455F7A97B5D4F5183C638BB5E2114276ADE82566ACF54295EC4AAD1686",
      INIT_4A => X"DB57DB68FE9E49FFC18F6A53494E6182B0EA2F7CCE2272BAF3171E01B94296B2",
      INIT_4B => X"F91028415B7692B0CFF012365C83ADD907386CA2DB18589CE33080D63192F966",
      INIT_4C => X"B72FB038C96408B7713708E6D0C7CBDBF71D4B81BAF32854727B6936DD58A4BD",
      INIT_4D => X"F60D243D56718DABCAEA0C2F557CA5D0FE2E6196CE0A498BD21C6CBF1877DB46",
      INIT_4E => X"93088509952AC97123E0A87B5A443A3A44577291B3D4F10409FAD38D2493D7EE",
      INIT_4F => X"F3092039526D89A6C4E406294E749DC8F524568AC2FC3A7BC00957A9005CBD25",
      INIT_50 => X"70E25ADA62F18A2BD78B4A14E7C5AD9E999AA2ADBAC5CBC8B79358018AEF2C41",
      INIT_51 => X"EF051D354E6884A1BFDEFF22466C95BFEB1A4B7EB5EE2B6BAFF64292E741A005",
      INIT_52 => X"4DBB30AB2EB94CE78B38EFAE774A2508F3E5DBD4CEC5B69F7A43F7910D68A0B3",
      INIT_53 => X"EC0219314A647F9BB9D8F91B3F658CB6E10F3F72A8E01C5B9DE32D7BCE2682E5",
      INIT_54 => X"2A94067DFC820FA441E7954C0BD2A17855371D05EDD2B1875009AD39ABFD3041",
      INIT_55 => X"E8FE152C455F7A96B3D2F214385D84ADD80534669BD20D4A8BD01864B50B65C4",
      INIT_56 => X"076EDC50CA4BD362F9973DEBA15E22ECBC90674017ECBA7F38E278F860ABD9E9",
      INIT_57 => X"E5FA1128415A7591AECCEC0D30557BA3CEFA295A8EC4FD3A79BC034E9CF048A5",
      INIT_58 => X"E449B32398159821B249E88E3AEDA76629F0BA844C11D08631CD57CC2A709AA8",
      INIT_59 => X"E1F70D243C55708BA8C6E506294D739AC4F01D4E80B6EE2967A9EE3784D52A85",
      INIT_5A => X"C2238AF668E05DE26CFD9432D68030E49C5713D08B42F39C39C847B309486F7C",
      INIT_5B => X"DEF3092037506A86A2C0DFFF21456A91BAE5124173A8DF185595D9206BBA0D65",
      INIT_5C => X"A0FE61CA38AB24A328B243DA7517BD6714C47525D37E22BE4FD348ABFA345763",
      INIT_5D => X"DAEF051B334B65809CB9D8F8193C6188B0DA07356699CF084382C40A53A0F146",
      INIT_5E => X"7ED9399E0878EC66E56AF48317B04EEE9237DC8124C35BEC72EC58B3FC31525C",
      INIT_5F => X"D6EB00172E47607A96B3D1F11234587EA6CFFB29598BC0F7326FAFF33A85D427",
      INIT_60 => X"5CB51274DA45B52AA423A72FBC4DE27A14AF4BE57D119F25A21376CA0D3E5C66",
      INIT_61 => X"D2E7FC1229415B7590ADCAE90A2C50759CC5EF1C4B7DB0E7205C9ADC226BB708",
      INIT_62 => X"3B91EB49AC137FEF64DE5BDE64ED7A0A9B2DBF50DE68EC69DD45A1EE2C5A757E",
      INIT_63 => X"CFE3F80E253C556F8AA6C3E20224476B92BAE4103E6EA1D60E4886C60A519BE9",
      INIT_64 => X"1A6EC5207FE24AB6269A128E0E91169E27B13AC247C743B72283D82059829CA4",
      INIT_65 => X"CBDFF4092037506984A0BDDBFA1B3E6287AFD803316091C5FC3571B0F2377FCB",
      INIT_66 => X"FA4B9FF753B2167DE958CB41BB37B536B739BA39B62EA10D71CB1A5C91B8CFD7",
      INIT_67 => X"C7DBEF051B324A637E99B6D3F21335587DA4CCF7235282B5EA225C9ADA1D63AD",
      INIT_68 => X"DA2879CE2783E346AD1885F66AE058D24CC640B72C9D086DC91D66A4D5F90E16",
      INIT_69 => X"C3D6EB00162D455E7893AFCCEB0B2C4F7399C1EA164373A5D90F4884C203488F",
      INIT_6A => X"BA0655A7FC55B11073D942AD1C8CFE71E458CA3AA81176D42A78BCF62344585F",
      INIT_6B => X"BFD2E6FB11283F58718CA8C5E3022345698EB5DE08356394C7FC346EABEA2D72",
      INIT_6C => X"9BE43080D22780DC3A9C0067D03AA61381EE59C32A8DEB4393DC1B507B99ACB2",
      INIT_6D => X"BBCEE2F70C223A526B85A1BDDBFA1A3B5F83A9D1FB275484B5E9205893D11255",
      INIT_6E => X"7CC30D59A9FB50A80360C02286EB52B92188ED51B10E66B8044782B4DBF8090F",
      INIT_6F => X"B7CADEF2071D344C657F9AB6D3F1113254789EC5EE184573A4D70C437CB8F738",
      INIT_70 => X"5EA2EA3480CF2176CD2682DF3F9F0163C42686E33E95E8357BBAF220445F6F74",
      INIT_71 => X"B3C6D9ED02182E465E7892AECBE908284A6D92B9E10A366393C4F82D65A0DD1C",
      INIT_72 => X"4082C70F58A5F44598EE459FF955B20F6CC8227AD0226FB7F9346893B5CEDDE2",
      INIT_73 => X"AFC1D4E8FD13294058718BA6C3E0FF1F406387ACD3FC275381B2E4184F88C300",
      INIT_74 => X"2263A5EA317BC71565B70B60B60E66BE166DC21666B3FC407DB5E50D2D445257",
      INIT_75 => X"ABBDD0E4F80D233A526B849FBBD8F61536587BA0C6EE1843709FD0033870A9E5",
      INIT_76 => X"054384C60B529BE63381D12375C91C70C31667B5014A8ECD073B688EACC1CFD3",
      INIT_77 => X"A7B9CBDFF3081D344B647D97B3CFED0B2B4D6F94B9E009335F8DBDEF225890C9",
      INIT_78 => X"E92563A3E62A70B8024D9AE73686D52574C20E59A0E4256097C7F21531455155",
      INIT_79 => X"A3B4C7DAEE02182E455D7690ABC7E40221426487ACD2FA244F7BAADA0C4177AF",
      INIT_7A => X"CC074381C103468BD21A64AEF94591DC2771B9004384C0F82B5981A2BCCFDADE",
      INIT_7B => X"9EB0C2D5E9FD12283F566F88A3BEDBF81737597B9FC5EB143E6A97C6F7295E94",
      INIT_7C => X"B1E9235F9DDC1D60A3E92F76BE064E96DD2368AAEA276095C5F015344C5E696D",
      INIT_7D => X"9AACBED0E4F80C22385068819BB6D2EF0D2C4D6F92B7DD042D5884B2E113457A",
      INIT_7E => X"95CC043E79B7F53576B8FC4084C90E5296D8195894CE0435638BAECBE2F3FD00",
      INIT_7F => X"96A7B9CBDEF2071C3249617993ADC9E50322426385A9CEF51D46719ECCFC2D61",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000013000000000000001500000000000000140000000000000032",
      INITP_01 => X"000000000000000E000000000000001C000000000000001A000000000000001E",
      INITP_02 => X"000000000000000000000000000000010000000000000007000000000000000F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0607070808090A0B0C0D0E10111316191C20252C34404F6482B20090C8420B00",
      INIT_01 => X"0101010101010102020202020202020202030303030303040404040405050506",
      INIT_02 => X"0607070808090A0B0C0D0E10111316191C20252C343F4E6382B0FD8AB5E50FCC",
      INIT_03 => X"0101010101010102020202020202020202030303030303040404040405050506",
      INIT_04 => X"0607070808090A0B0C0D0E0F111316181C20252C343F4E6280ADF67981038F33",
      INIT_05 => X"0101010101010102020202020202020202030303030303040404040405050506",
      INIT_06 => X"0607070808090A0B0C0D0E0F111316181C20252B343E4D607DA7EB5F3A04BD33",
      INIT_07 => X"0101010101010102020202020202020202030303030303040404040405050506",
      INIT_08 => X"0607070808090A0B0C0D0E0F111315181C20252B333D4B5E79A0DD40EE23084C",
      INIT_09 => X"0101010101010102020202020202020202030303030303030404040405050506",
      INIT_0A => X"0607070808090A0B0B0D0E0F111315181B1F242A323C495B7497CD20A5737908",
      INIT_0B => X"0101010101010102020202020202020202030303030303030404040405050506",
      INIT_0C => X"0607070808090A0A0B0D0E0F111315181B1F2429313A47576E8EBC0165EF84CC",
      INIT_0D => X"0101010101010102020202020202020202030303030303030404040405050506",
      INIT_0E => X"0607070808090A0A0B0C0E0F111315171B1E2329303944546885ACE32E8CE60E",
      INIT_0F => X"0101010101010102020202020202020202030303030303030404040405050506",
      INIT_10 => X"0607070808090A0A0B0C0E0F111215171A1E22282E374250627B9CC801427B93",
      INIT_11 => X"0101010101010102020202020202020202030303030303030404040405050506",
      INIT_12 => X"060607070809090A0B0C0D0F101214171A1D21272D353F4C5C728EB1DC092F3E",
      INIT_13 => X"0101010101010102020202020202020202030303030303030404040405050506",
      INIT_14 => X"060607070809090A0B0C0D0F10121416191D21252B333C485669809CBDDEF802",
      INIT_15 => X"0101010101010102020202020202020202020303030303030404040405050506",
      INIT_16 => X"060607070809090A0B0C0D0E10121416191C20242A3139445161748BA4BCCED5",
      INIT_17 => X"0101010101010102020202020202020202020303030303030404040405050506",
      INIT_18 => X"060607070809090A0B0C0D0E10111315181B1F23282F36404B59697B8FA1AEB3",
      INIT_19 => X"0101010101010102020202020202020202020303030303030404040405050506",
      INIT_1A => X"060607070808090A0B0C0D0E0F111315181A1E22272D343C46525F6E7D8B9598",
      INIT_1B => X"0101010101010102020202020202020202020303030303030404040405050506",
      INIT_1C => X"060607070808090A0B0C0D0E0F111215171A1D21252B3138414B56636F798183",
      INIT_1D => X"0101010101010102020202020202020202020303030303030404040405050505",
      INIT_1E => X"060607070808090A0A0B0C0E0F10121416191C2024292E353D454F59626B7072",
      INIT_1F => X"0101010101010102020202020202020202020303030303030404040405050505",
      INIT_20 => X"060607070808090A0A0B0C0D0F10121416181B1E22272C3238404850585E6364",
      INIT_21 => X"0101010101010102020202020202020202020303030303030404040404050505",
      INIT_22 => X"06060707080809090A0B0C0D0E10111315171A1D2125292F353B42494F545859",
      INIT_23 => X"0101010101010101020202020202020202020303030303030404040404050505",
      INIT_24 => X"06060607070809090A0B0C0D0E0F11131417191C1F23272C31373C42474B4E4F",
      INIT_25 => X"0101010101010101020202020202020202020303030303030404040404050505",
      INIT_26 => X"06060607070808090A0B0C0D0E0F10121416181B1E2125292E33373C40444647",
      INIT_27 => X"0101010101010101020202020202020202020303030303030304040404050505",
      INIT_28 => X"06060607070808090A0A0B0C0D0F10121315171A1D2023272B2F33373B3E3F40",
      INIT_29 => X"0101010101010101020202020202020202020303030303030304040404050505",
      INIT_2A => X"05060607070808090A0A0B0C0D0E1011131417191B1E2124282C2F333638393A",
      INIT_2B => X"0101010101010101020202020202020202020303030303030304040404050505",
      INIT_2C => X"0506060707080809090A0B0C0D0E0F11121416181A1D1F2225292C2F31333435",
      INIT_2D => X"0101010101010101020202020202020202020203030303030304040404050505",
      INIT_2E => X"0506060707070809090A0B0C0D0E0F1011131517191B1E202326282B2D2F3030",
      INIT_2F => X"0101010101010101020202020202020202020203030303030304040404040505",
      INIT_30 => X"0506060607070808090A0A0B0C0D0E1011121416181A1C1E212326282A2B2C2C",
      INIT_31 => X"0101010101010101020202020202020202020203030303030304040404040505",
      INIT_32 => X"0506060607070808090A0A0B0C0D0E0F1012131517191B1D1F21232527282929",
      INIT_33 => X"0101010101010101020202020202020202020203030303030304040404040505",
      INIT_34 => X"050606060707080809090A0B0C0D0E0F101113141617191B1D1F212224252526",
      INIT_35 => X"0101010101010101020202020202020202020203030303030303040404040505",
      INIT_36 => X"050506060707070809090A0B0B0C0D0E0F1112131516181A1B1D1F2021222323",
      INIT_37 => X"0101010101010101010202020202020202020203030303030303040404040505",
      INIT_38 => X"050506060607070808090A0A0B0C0D0E0F101112141517181A1B1D1E1F202020",
      INIT_39 => X"0101010101010101010202020202020202020203030303030303040404040405",
      INIT_3A => X"05050606060707080809090A0B0C0C0D0E0F101213141617181A1B1C1D1E1E1E",
      INIT_3B => X"0101010101010101010202020202020202020202030303030303040404040405",
      INIT_3C => X"05050606060707080809090A0A0B0C0D0E0F1011121315161718191A1B1C1C1C",
      INIT_3D => X"0101010101010101010202020202020202020202030303030303040404040405",
      INIT_3E => X"05050506060707070808090A0A0B0C0C0D0E0F101112141516171819191A1A1A",
      INIT_3F => X"0101010101010101010202020202020202020202030303030303030404040405",
      INIT_40 => X"0505050606060707080809090A0B0B0C0D0E0F10111213141516161718181919",
      INIT_41 => X"0101010101010101010202020202020202020202030303030303030404040405",
      INIT_42 => X"0505050606060707080809090A0A0B0C0C0D0E0F101112131414151616171717",
      INIT_43 => X"0101010101010101010202020202020202020202030303030303030404040404",
      INIT_44 => X"050505050606070707080809090A0B0B0C0D0E0E0F1011121313141515161616",
      INIT_45 => X"0101010101010101010202020202020202020202030303030303030404040404",
      INIT_46 => X"050505050606060707080809090A0A0B0C0C0D0E0F0F10111212131414141415",
      INIT_47 => X"0101010101010101010102020202020202020202020303030303030404040404",
      INIT_48 => X"04050505060606070707080809090A0B0B0C0D0D0E0F0F101111121213131313",
      INIT_49 => X"0101010101010101010102020202020202020202020303030303030304040404",
      INIT_4A => X"04050505050606060707080809090A0A0B0B0C0D0D0E0F0F1011111212121212",
      INIT_4B => X"0101010101010101010102020202020202020202020303030303030304040404",
      INIT_4C => X"0405050505060606070708080809090A0A0B0C0C0D0D0E0F0F10101111111111",
      INIT_4D => X"0101010101010101010102020202020202020202020303030303030304040404",
      INIT_4E => X"0405050505060606070707080809090A0A0B0B0C0C0D0D0E0F0F0F1010101010",
      INIT_4F => X"0101010101010101010102020202020202020202020203030303030304040404",
      INIT_50 => X"040405050505060606070708080809090A0A0B0B0C0C0D0D0E0E0F0F0F0F1010",
      INIT_51 => X"0101010101010101010101020202020202020202020203030303030303040404",
      INIT_52 => X"04040505050506060607070708080909090A0A0B0B0C0C0D0D0E0E0E0F0F0F0F",
      INIT_53 => X"0101010101010101010101020202020202020202020203030303030303040404",
      INIT_54 => X"04040505050506060606070708080809090A0A0B0B0B0C0C0D0D0D0E0E0E0E0E",
      INIT_55 => X"0101010101010101010101020202020202020202020203030303030303040404",
      INIT_56 => X"0404040505050506060607070708080809090A0A0B0B0B0C0C0C0D0D0D0D0D0D",
      INIT_57 => X"0101010101010101010101020202020202020202020202030303030303030404",
      INIT_58 => X"040404050505050606060607070708080909090A0A0B0B0B0C0C0C0C0D0D0D0D",
      INIT_59 => X"0101010101010101010101020202020202020202020202030303030303030404",
      INIT_5A => X"04040404050505050606060707070808080909090A0A0A0B0B0B0C0C0C0C0C0C",
      INIT_5B => X"0101010101010101010101010202020202020202020202030303030303030404",
      INIT_5C => X"0404040405050505060606060707070808080909090A0A0A0B0B0B0B0B0C0C0C",
      INIT_5D => X"0101010101010101010101010202020202020202020202030303030303030304",
      INIT_5E => X"040404040505050505060606070707070808080909090A0A0A0A0B0B0B0B0B0B",
      INIT_5F => X"0101010101010101010101010202020202020202020202020303030303030304",
      INIT_60 => X"04040404040505050506060606070707080808080909090A0A0A0A0A0B0B0B0B",
      INIT_61 => X"0101010101010101010101010202020202020202020202020303030303030304",
      INIT_62 => X"040404040405050505050606060607070708080808090909090A0A0A0A0A0A0A",
      INIT_63 => X"0101010101010101010101010202020202020202020202020303030303030303",
      INIT_64 => X"0404040404040505050506060606070707070808080809090909090A0A0A0A0A",
      INIT_65 => X"0101010101010101010101010102020202020202020202020203030303030303",
      INIT_66 => X"0304040404040505050505060606060707070708080808090909090909090909",
      INIT_67 => X"0101010101010101010101010102020202020202020202020203030303030303",
      INIT_68 => X"0304040404040405050505050606060607070707080808080809090909090909",
      INIT_69 => X"0101010101010101010101010102020202020202020202020203030303030303",
      INIT_6A => X"0304040404040405050505050606060606070707070808080808080809090909",
      INIT_6B => X"0101010101010101010101010102020202020202020202020202030303030303",
      INIT_6C => X"0303040404040404050505050506060606060707070707080808080808080808",
      INIT_6D => X"0101010101010101010101010101020202020202020202020202030303030303",
      INIT_6E => X"0303040404040404050505050505060606060607070707070808080808080808",
      INIT_6F => X"0101010101010101010101010101020202020202020202020202030303030303",
      INIT_70 => X"0303030404040404040505050505060606060606070707070707070808080808",
      INIT_71 => X"0101010101010101010101010101020202020202020202020202020303030303",
      INIT_72 => X"0303030404040404040405050505050606060606060707070707070707070707",
      INIT_73 => X"0101010101010101010101010101010202020202020202020202020303030303",
      INIT_74 => X"0303030304040404040405050505050506060606060606070707070707070707",
      INIT_75 => X"0101010101010101010101010101010202020202020202020202020303030303",
      INIT_76 => X"0303030304040404040404050505050505060606060606060707070707070707",
      INIT_77 => X"0101010101010101010101010101010202020202020202020202020203030303",
      INIT_78 => X"0303030303040404040404040505050505050606060606060606060707070707",
      INIT_79 => X"0101010101010101010101010101010202020202020202020202020203030303",
      INIT_7A => X"0303030303040404040404040405050505050506060606060606060606060606",
      INIT_7B => X"0101010101010101010101010101010102020202020202020202020202030303",
      INIT_7C => X"0303030303030404040404040405050505050505050606060606060606060606",
      INIT_7D => X"0101010101010101010101010101010102020202020202020202020202030303",
      INIT_7E => X"0303030303030304040404040404050505050505050506060606060606060606",
      INIT_7F => X"0101010101010101010101010101010102020202020202020202020202020303",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000001030C00",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000001020A32",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"000000000000000000000000000000000000000000000000000000000102060C",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000001020305",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000010203",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000010102",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000101",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(12 downto 4)
    );
\ramloop[2].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(21 downto 13)
    );
\ramloop[3].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_1_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(27 downto 22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_1_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_1_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_1_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 27 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 27 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 27 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     8.163999 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 28;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 28;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 28;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is 28;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(27 downto 0) => douta(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_1 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_1 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_1 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_1;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.163999 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 28;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 28;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 28;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 28;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_1_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(27 downto 0) => B"0000000000000000000000000000",
      dinb(27 downto 0) => B"0000000000000000000000000000",
      douta(27 downto 0) => douta(27 downto 0),
      doutb(27 downto 0) => NLW_U0_doutb_UNCONNECTED(27 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(27 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(27 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(27 downto 0) => B"0000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
