$date
  Thu Mar 16 16:25:09 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_model2 $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % s $end
$scope module instancia_model_2 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * s $end
$var reg 4 + t_sign[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
0%
0&
1'
0(
1)
0*
b0101 +
#40000000
1!
0"
1&
0'
b1001 +
#80000000
0!
1"
1#
1%
0&
1'
1(
1*
b0111 +
#160000000
1!
0"
0#
0$
0%
1&
0'
0(
0)
0*
b1000 +
