verilog xil_defaultlib --include "../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ipshared/ec67/hdl" --include "../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ipshared/2d50/hdl" --include "../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_processing_system7_0_0" --include "../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ipshared/8713/hdl" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_processing_system7_0_0/sim/zedboard_axi_dma_processing_system7_0_0.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_xlconcat_0_0/sim/zedboard_axi_dma_xlconcat_0_0.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_axis_data_fifo_0_0/sim/zedboard_axi_dma_axis_data_fifo_0_0.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_xbar_0/sim/zedboard_axi_dma_xbar_0.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_auto_us_0/sim/zedboard_axi_dma_auto_us_0.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_auto_us_1/sim/zedboard_axi_dma_auto_us_1.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_auto_us_2/sim/zedboard_axi_dma_auto_us_2.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_auto_pc_0/sim/zedboard_axi_dma_auto_pc_0.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/ip/zedboard_axi_dma_auto_pc_1/sim/zedboard_axi_dma_auto_pc_1.v" \
"../../../../zedboard_axi_dma.srcs/sources_1/bd/zedboard_axi_dma/sim/zedboard_axi_dma.v" \

verilog xil_defaultlib "glbl.v"

nosort
