<stg><name>compute_all_scores</name>


<trans_list>

<trans id="499" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32">
<![CDATA[
:0 %n1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="32">
<![CDATA[
:1 %nh = alloca i32 1

]]></Node>
<StgValue><ssdm name="nh"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="64" op_102_bw="64" op_103_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V_0, i28 %all_scores_V_1, i28 %all_scores_V_2, i28 %all_scores_V_3, i28 %all_scores_V_4, i28 %all_scores_V_5, i28 %all_scores_V_6, i28 %all_scores_V_7, i28 %all_scores_V_8, i28 %all_scores_V_9, i28 %all_scores_V_10, i28 %all_scores_V_11, i28 %all_scores_V_12, i28 %all_scores_V_13, i28 %all_scores_V_14, i28 %all_scores_V_15, i28 %all_scores_V_16, i28 %all_scores_V_17, i28 %all_scores_V_18, void @all_scores_V_19, void @all_scores_V_20, void @all_scores_V_21, void @all_scores_V_22, void @all_scores_V_23, void @all_scores_V_24, void @all_scores_V_25, void @all_scores_V_26, void @all_scores_V_27, void @all_scores_V_28, void @all_scores_V_29, void @all_scores_V_30, void @all_scores_V_31, void @all_scores_V_32, void @all_scores_V_33, void @all_scores_V_34, void @all_scores_V_35, void @all_scores_V_36, void @all_scores_V_37, void @all_scores_V_38, void @all_scores_V_39, void @all_scores_V_40, void @all_scores_V_41, void @all_scores_V_42, void @all_scores_V_43, void @all_scores_V_44, void @all_scores_V_45, void @all_scores_V_46, void @all_scores_V_47, void @all_scores_V_48, void @all_scores_V_49, void @all_scores_V_50, void @all_scores_V_51, void @all_scores_V_52, void @all_scores_V_53, void @all_scores_V_54, void @all_scores_V_55, void @all_scores_V_56, void @all_scores_V_57, void @all_scores_V_58, void @all_scores_V_59, void @all_scores_V_60, void @all_scores_V_61, void @all_scores_V_62, void @all_scores_V_63, void @all_scores_V_64, void @all_scores_V_65, void @all_scores_V_66, void @all_scores_V_67, void @all_scores_V_68, void @all_scores_V_69, void @all_scores_V_70, void @all_scores_V_71, void @all_scores_V_72, void @all_scores_V_73, void @all_scores_V_74, void @all_scores_V_75, void @all_scores_V_76, void @all_scores_V_77, void @all_scores_V_78, void @all_scores_V_79, void @all_scores_V_80, void @all_scores_V_81, void @all_scores_V_82, void @all_scores_V_83, void @all_scores_V_84, void @all_scores_V_85, void @all_scores_V_86, void @all_scores_V_87, void @all_scores_V_88, void @all_scores_V_89, void @all_scores_V_90, void @all_scores_V_91, void @all_scores_V_92, void @all_scores_V_93, void @all_scores_V_94, void @all_scores_V_95, void @all_scores_V_96, void @all_scores_V_97, void @all_scores_V_98, void @all_scores_V_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="64" op_102_bw="64" op_103_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_target_V_0, i28 %scores_target_V_1, i28 %scores_target_V_2, i28 %scores_target_V_3, i28 %scores_target_V_4, i28 %scores_target_V_5, i28 %scores_target_V_6, i28 %scores_target_V_7, i28 %scores_target_V_8, i28 %scores_target_V_9, i28 %scores_target_V_10, i28 %scores_target_V_11, i28 %scores_target_V_12, i28 %scores_target_V_13, i28 %scores_target_V_14, i28 %scores_target_V_15, i28 %scores_target_V_16, i28 %scores_target_V_17, i28 %scores_target_V_18, void @scores_target_V_19, void @scores_target_V_20, void @scores_target_V_21, void @scores_target_V_22, void @scores_target_V_23, void @scores_target_V_24, void @scores_target_V_25, void @scores_target_V_26, void @scores_target_V_27, void @scores_target_V_28, void @scores_target_V_29, void @scores_target_V_30, void @scores_target_V_31, void @scores_target_V_32, void @scores_target_V_33, void @scores_target_V_34, void @scores_target_V_35, void @scores_target_V_36, void @scores_target_V_37, void @scores_target_V_38, void @scores_target_V_39, void @scores_target_V_40, void @scores_target_V_41, void @scores_target_V_42, void @scores_target_V_43, void @scores_target_V_44, void @scores_target_V_45, void @scores_target_V_46, void @scores_target_V_47, void @scores_target_V_48, void @scores_target_V_49, void @scores_target_V_50, void @scores_target_V_51, void @scores_target_V_52, void @scores_target_V_53, void @scores_target_V_54, void @scores_target_V_55, void @scores_target_V_56, void @scores_target_V_57, void @scores_target_V_58, void @scores_target_V_59, void @scores_target_V_60, void @scores_target_V_61, void @scores_target_V_62, void @scores_target_V_63, void @scores_target_V_64, void @scores_target_V_65, void @scores_target_V_66, void @scores_target_V_67, void @scores_target_V_68, void @scores_target_V_69, void @scores_target_V_70, void @scores_target_V_71, void @scores_target_V_72, void @scores_target_V_73, void @scores_target_V_74, void @scores_target_V_75, void @scores_target_V_76, void @scores_target_V_77, void @scores_target_V_78, void @scores_target_V_79, void @scores_target_V_80, void @scores_target_V_81, void @scores_target_V_82, void @scores_target_V_83, void @scores_target_V_84, void @scores_target_V_85, void @scores_target_V_86, void @scores_target_V_87, void @scores_target_V_88, void @scores_target_V_89, void @scores_target_V_90, void @scores_target_V_91, void @scores_target_V_92, void @scores_target_V_93, void @scores_target_V_94, void @scores_target_V_95, void @scores_target_V_96, void @scores_target_V_97, void @scores_target_V_98, void @scores_target_V_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_source_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %store_ln89 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7 %store_ln89 = store i3 0, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8 %store_ln89 = store i5 0, i5 %n1

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln89 = br void

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln89 = icmp_eq  i7 %indvar_flatten_load, i7 76

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln89_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln89 = br i1 %icmp_ln89, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split3:0 %n1_load = load i5 %n1

]]></Node>
<StgValue><ssdm name="n1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split3:1 %nh_load = load i3 %nh

]]></Node>
<StgValue><ssdm name="nh_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split3:2 %add_ln89 = add i3 %nh_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:5 %icmp_ln90 = icmp_eq  i5 %n1_load, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:6 %select_ln89 = select i1 %icmp_ln90, i5 0, i5 %n1_load

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split3:7 %select_ln89_2 = select i1 %icmp_ln90, i3 %add_ln89, i3 %nh_load

]]></Node>
<StgValue><ssdm name="select_ln89_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="3">
<![CDATA[
.split3:9 %zext_ln712_23 = zext i3 %select_ln89_2

]]></Node>
<StgValue><ssdm name="zext_ln712_23"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:10 %mul_ln712 = mul i9 %zext_ln712_23, i9 100

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:361 %add_ln90 = add i5 %select_ln89, i5 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3:362 %store_ln89 = store i7 %add_ln89_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3:363 %store_ln89 = store i3 %select_ln89_2, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3:364 %store_ln90 = store i5 %add_ln90, i5 %n1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:10 %mul_ln712 = mul i9 %zext_ln712_23, i9 100

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:10 %mul_ln712 = mul i9 %zext_ln712_23, i9 100

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="5">
<![CDATA[
.split3:69 %zext_ln95 = zext i5 %select_ln89

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:70 %add_ln95 = add i9 %mul_ln712, i9 %zext_ln95

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="3">
<![CDATA[
.split3:8 %zext_ln89 = zext i3 %select_ln89_2

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:11 %scores_target_V_0_addr = getelementptr i28 %scores_target_V_0, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="28" op_0_bw="2">
<![CDATA[
.split3:12 %scores_target_V_0_load = load i2 %scores_target_V_0_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_0_load"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:13 %scores_target_V_1_addr = getelementptr i28 %scores_target_V_1, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="2">
<![CDATA[
.split3:14 %scores_target_V_1_load = load i2 %scores_target_V_1_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_1_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:15 %scores_target_V_2_addr = getelementptr i28 %scores_target_V_2, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="2">
<![CDATA[
.split3:16 %scores_target_V_2_load = load i2 %scores_target_V_2_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_2_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:17 %scores_target_V_3_addr = getelementptr i28 %scores_target_V_3, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="2">
<![CDATA[
.split3:18 %scores_target_V_3_load = load i2 %scores_target_V_3_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_3_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:19 %scores_target_V_4_addr = getelementptr i28 %scores_target_V_4, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_4_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="2">
<![CDATA[
.split3:20 %scores_target_V_4_load = load i2 %scores_target_V_4_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_4_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %scores_target_V_5_addr = getelementptr i28 %scores_target_V_5, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_5_addr"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="2">
<![CDATA[
.split3:22 %scores_target_V_5_load = load i2 %scores_target_V_5_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_5_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:23 %scores_target_V_6_addr = getelementptr i28 %scores_target_V_6, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_6_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="2">
<![CDATA[
.split3:24 %scores_target_V_6_load = load i2 %scores_target_V_6_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_6_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:25 %scores_target_V_7_addr = getelementptr i28 %scores_target_V_7, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_7_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="2">
<![CDATA[
.split3:26 %scores_target_V_7_load = load i2 %scores_target_V_7_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_7_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:27 %scores_target_V_8_addr = getelementptr i28 %scores_target_V_8, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_8_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="2">
<![CDATA[
.split3:28 %scores_target_V_8_load = load i2 %scores_target_V_8_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_8_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:29 %scores_target_V_9_addr = getelementptr i28 %scores_target_V_9, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_9_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="2">
<![CDATA[
.split3:30 %scores_target_V_9_load = load i2 %scores_target_V_9_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_9_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:31 %scores_target_V_10_addr = getelementptr i28 %scores_target_V_10, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_10_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="2">
<![CDATA[
.split3:32 %scores_target_V_10_load = load i2 %scores_target_V_10_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_10_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:33 %scores_target_V_11_addr = getelementptr i28 %scores_target_V_11, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_11_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="2">
<![CDATA[
.split3:34 %scores_target_V_11_load = load i2 %scores_target_V_11_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_11_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:35 %scores_target_V_12_addr = getelementptr i28 %scores_target_V_12, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_12_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="2">
<![CDATA[
.split3:36 %scores_target_V_12_load = load i2 %scores_target_V_12_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_12_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:37 %scores_target_V_13_addr = getelementptr i28 %scores_target_V_13, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_13_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="2">
<![CDATA[
.split3:38 %scores_target_V_13_load = load i2 %scores_target_V_13_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_13_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:39 %scores_target_V_14_addr = getelementptr i28 %scores_target_V_14, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_14_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="2">
<![CDATA[
.split3:40 %scores_target_V_14_load = load i2 %scores_target_V_14_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_14_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:41 %scores_target_V_15_addr = getelementptr i28 %scores_target_V_15, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_15_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="2">
<![CDATA[
.split3:42 %scores_target_V_15_load = load i2 %scores_target_V_15_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_15_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:43 %scores_target_V_16_addr = getelementptr i28 %scores_target_V_16, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_16_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="2">
<![CDATA[
.split3:44 %scores_target_V_16_load = load i2 %scores_target_V_16_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_16_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:45 %scores_target_V_17_addr = getelementptr i28 %scores_target_V_17, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_17_addr"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="2">
<![CDATA[
.split3:46 %scores_target_V_17_load = load i2 %scores_target_V_17_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_17_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:47 %scores_target_V_18_addr = getelementptr i28 %scores_target_V_18, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="scores_target_V_18_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="2">
<![CDATA[
.split3:48 %scores_target_V_18_load = load i2 %scores_target_V_18_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_18_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:70 %add_ln95 = add i9 %mul_ln712, i9 %zext_ln95

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="9">
<![CDATA[
.split3:71 %zext_ln95_1 = zext i9 %add_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:91 %scores_source_V_addr = getelementptr i28 %scores_source_V, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="scores_source_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="28" op_0_bw="9">
<![CDATA[
.split3:93 %scores_source_V_load = load i9 %scores_source_V_addr

]]></Node>
<StgValue><ssdm name="scores_source_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="28" op_0_bw="2">
<![CDATA[
.split3:12 %scores_target_V_0_load = load i2 %scores_target_V_0_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_0_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="2">
<![CDATA[
.split3:14 %scores_target_V_1_load = load i2 %scores_target_V_1_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_1_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="2">
<![CDATA[
.split3:16 %scores_target_V_2_load = load i2 %scores_target_V_2_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_2_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="2">
<![CDATA[
.split3:18 %scores_target_V_3_load = load i2 %scores_target_V_3_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_3_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="2">
<![CDATA[
.split3:20 %scores_target_V_4_load = load i2 %scores_target_V_4_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_4_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="2">
<![CDATA[
.split3:22 %scores_target_V_5_load = load i2 %scores_target_V_5_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_5_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="2">
<![CDATA[
.split3:24 %scores_target_V_6_load = load i2 %scores_target_V_6_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_6_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="2">
<![CDATA[
.split3:26 %scores_target_V_7_load = load i2 %scores_target_V_7_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_7_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="2">
<![CDATA[
.split3:28 %scores_target_V_8_load = load i2 %scores_target_V_8_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_8_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="2">
<![CDATA[
.split3:30 %scores_target_V_9_load = load i2 %scores_target_V_9_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_9_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="2">
<![CDATA[
.split3:32 %scores_target_V_10_load = load i2 %scores_target_V_10_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_10_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="2">
<![CDATA[
.split3:34 %scores_target_V_11_load = load i2 %scores_target_V_11_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_11_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="2">
<![CDATA[
.split3:36 %scores_target_V_12_load = load i2 %scores_target_V_12_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_12_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="2">
<![CDATA[
.split3:38 %scores_target_V_13_load = load i2 %scores_target_V_13_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_13_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="2">
<![CDATA[
.split3:40 %scores_target_V_14_load = load i2 %scores_target_V_14_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_14_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="2">
<![CDATA[
.split3:42 %scores_target_V_15_load = load i2 %scores_target_V_15_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_15_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="2">
<![CDATA[
.split3:44 %scores_target_V_16_load = load i2 %scores_target_V_16_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_16_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="2">
<![CDATA[
.split3:46 %scores_target_V_17_load = load i2 %scores_target_V_17_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_17_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="2">
<![CDATA[
.split3:48 %scores_target_V_18_load = load i2 %scores_target_V_18_addr

]]></Node>
<StgValue><ssdm name="scores_target_V_18_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="28">
<![CDATA[
.split3:49 %trunc_ln89 = trunc i28 %scores_target_V_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="27" op_0_bw="28">
<![CDATA[
.split3:50 %trunc_ln89_1 = trunc i28 %scores_target_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="27" op_0_bw="28">
<![CDATA[
.split3:51 %trunc_ln89_2 = trunc i28 %scores_target_V_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="28">
<![CDATA[
.split3:52 %trunc_ln89_3 = trunc i28 %scores_target_V_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="28">
<![CDATA[
.split3:53 %trunc_ln89_4 = trunc i28 %scores_target_V_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_4"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="28">
<![CDATA[
.split3:54 %trunc_ln89_5 = trunc i28 %scores_target_V_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="28">
<![CDATA[
.split3:55 %trunc_ln89_6 = trunc i28 %scores_target_V_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_6"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="28">
<![CDATA[
.split3:56 %trunc_ln89_7 = trunc i28 %scores_target_V_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_7"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="27" op_0_bw="28">
<![CDATA[
.split3:57 %trunc_ln89_8 = trunc i28 %scores_target_V_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_8"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="28">
<![CDATA[
.split3:58 %trunc_ln89_9 = trunc i28 %scores_target_V_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_9"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="27" op_0_bw="28">
<![CDATA[
.split3:59 %trunc_ln89_10 = trunc i28 %scores_target_V_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_10"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="27" op_0_bw="28">
<![CDATA[
.split3:60 %trunc_ln89_11 = trunc i28 %scores_target_V_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_11"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="28">
<![CDATA[
.split3:61 %trunc_ln89_12 = trunc i28 %scores_target_V_12_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_12"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="28">
<![CDATA[
.split3:62 %trunc_ln89_13 = trunc i28 %scores_target_V_13_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_13"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="27" op_0_bw="28">
<![CDATA[
.split3:63 %trunc_ln89_14 = trunc i28 %scores_target_V_14_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_14"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="28">
<![CDATA[
.split3:64 %trunc_ln89_15 = trunc i28 %scores_target_V_15_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_15"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="28">
<![CDATA[
.split3:65 %trunc_ln89_16 = trunc i28 %scores_target_V_16_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_16"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="27" op_0_bw="28">
<![CDATA[
.split3:66 %trunc_ln89_17 = trunc i28 %scores_target_V_17_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_17"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="27" op_0_bw="28">
<![CDATA[
.split3:67 %trunc_ln89_18 = trunc i28 %scores_target_V_18_load

]]></Node>
<StgValue><ssdm name="trunc_ln89_18"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="28" op_0_bw="9">
<![CDATA[
.split3:93 %scores_source_V_load = load i9 %scores_source_V_addr

]]></Node>
<StgValue><ssdm name="scores_source_V_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="28">
<![CDATA[
.split3:94 %trunc_ln712 = trunc i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:95 %add_ln712 = add i28 %scores_target_V_0_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:96 %add_ln1548 = add i27 %trunc_ln89, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:98 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712, i32 27

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:109 %add_ln712_37 = add i28 %scores_target_V_1_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_37"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:110 %add_ln1548_1 = add i27 %trunc_ln89_1, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:112 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_37, i32 27

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:123 %add_ln712_38 = add i28 %scores_target_V_2_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_38"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:124 %add_ln1548_2 = add i27 %trunc_ln89_2, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:126 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_38, i32 27

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:137 %add_ln712_39 = add i28 %scores_target_V_3_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_39"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:138 %add_ln1548_3 = add i27 %trunc_ln89_3, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:140 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_39, i32 27

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:151 %add_ln712_40 = add i28 %scores_target_V_4_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_40"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:152 %add_ln1548_4 = add i27 %trunc_ln89_4, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_4"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:154 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_40, i32 27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:165 %add_ln712_41 = add i28 %scores_target_V_5_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_41"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:166 %add_ln1548_5 = add i27 %trunc_ln89_5, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_5"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:168 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_41, i32 27

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:179 %add_ln712_42 = add i28 %scores_target_V_6_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_42"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:180 %add_ln1548_6 = add i27 %trunc_ln89_6, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_6"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:182 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_42, i32 27

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:193 %add_ln712_43 = add i28 %scores_target_V_7_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_43"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:194 %add_ln1548_7 = add i27 %trunc_ln89_7, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_7"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:196 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_43, i32 27

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:207 %add_ln712_44 = add i28 %scores_target_V_8_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_44"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:208 %add_ln1548_8 = add i27 %trunc_ln89_8, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_8"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:210 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_44, i32 27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:221 %add_ln712_45 = add i28 %scores_target_V_9_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_45"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:222 %add_ln1548_9 = add i27 %trunc_ln89_9, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_9"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:224 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_45, i32 27

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:235 %add_ln712_46 = add i28 %scores_target_V_10_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_46"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:236 %add_ln1548_10 = add i27 %trunc_ln89_10, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_10"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:238 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_46, i32 27

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:249 %add_ln712_47 = add i28 %scores_target_V_11_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_47"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:250 %add_ln1548_11 = add i27 %trunc_ln89_11, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_11"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:252 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_47, i32 27

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:263 %add_ln712_48 = add i28 %scores_target_V_12_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_48"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:264 %add_ln1548_12 = add i27 %trunc_ln89_12, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_12"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:266 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_48, i32 27

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:277 %add_ln712_49 = add i28 %scores_target_V_13_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_49"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:278 %add_ln1548_13 = add i27 %trunc_ln89_13, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_13"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:280 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_49, i32 27

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:291 %add_ln712_50 = add i28 %scores_target_V_14_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_50"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:292 %add_ln1548_14 = add i27 %trunc_ln89_14, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_14"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:294 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_50, i32 27

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:305 %add_ln712_51 = add i28 %scores_target_V_15_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_51"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:306 %add_ln1548_15 = add i27 %trunc_ln89_15, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_15"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:308 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_51, i32 27

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:319 %add_ln712_52 = add i28 %scores_target_V_16_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_52"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:320 %add_ln1548_16 = add i27 %trunc_ln89_16, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_16"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:322 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_52, i32 27

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:333 %add_ln712_53 = add i28 %scores_target_V_17_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_53"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:334 %add_ln1548_17 = add i27 %trunc_ln89_17, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_17"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:336 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_53, i32 27

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:347 %add_ln712_54 = add i28 %scores_target_V_18_load, i28 %scores_source_V_load

]]></Node>
<StgValue><ssdm name="add_ln712_54"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split3:348 %add_ln1548_18 = add i27 %trunc_ln89_18, i27 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln1548_18"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
.split3:350 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_54, i32 27

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="184" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:97 %icmp_ln1548 = icmp_sgt  i28 %add_ln712, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:99 %select_ln94 = select i1 %tmp, i28 %add_ln712, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="45" op_0_bw="28">
<![CDATA[
.split3:100 %sext_ln1171 = sext i28 %select_ln94

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:101 %mul_ln1171 = mul i45 %sext_ln1171, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:111 %icmp_ln1548_1 = icmp_sgt  i28 %add_ln712_37, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:113 %select_ln94_1 = select i1 %tmp_21, i28 %add_ln712_37, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="45" op_0_bw="28">
<![CDATA[
.split3:114 %sext_ln1171_49 = sext i28 %select_ln94_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_49"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:115 %mul_ln1171_49 = mul i45 %sext_ln1171_49, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:125 %icmp_ln1548_2 = icmp_sgt  i28 %add_ln712_38, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_2"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:127 %select_ln94_2 = select i1 %tmp_22, i28 %add_ln712_38, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_2"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="45" op_0_bw="28">
<![CDATA[
.split3:128 %sext_ln1171_50 = sext i28 %select_ln94_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_50"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:129 %mul_ln1171_50 = mul i45 %sext_ln1171_50, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:139 %icmp_ln1548_3 = icmp_sgt  i28 %add_ln712_39, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_3"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:141 %select_ln94_3 = select i1 %tmp_23, i28 %add_ln712_39, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_3"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="45" op_0_bw="28">
<![CDATA[
.split3:142 %sext_ln1171_51 = sext i28 %select_ln94_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_51"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:143 %mul_ln1171_51 = mul i45 %sext_ln1171_51, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:153 %icmp_ln1548_4 = icmp_sgt  i28 %add_ln712_40, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_4"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:155 %select_ln94_4 = select i1 %tmp_24, i28 %add_ln712_40, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_4"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="45" op_0_bw="28">
<![CDATA[
.split3:156 %sext_ln1171_52 = sext i28 %select_ln94_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_52"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:157 %mul_ln1171_52 = mul i45 %sext_ln1171_52, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:167 %icmp_ln1548_5 = icmp_sgt  i28 %add_ln712_41, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_5"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:169 %select_ln94_5 = select i1 %tmp_25, i28 %add_ln712_41, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_5"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="45" op_0_bw="28">
<![CDATA[
.split3:170 %sext_ln1171_53 = sext i28 %select_ln94_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_53"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:171 %mul_ln1171_53 = mul i45 %sext_ln1171_53, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:181 %icmp_ln1548_6 = icmp_sgt  i28 %add_ln712_42, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_6"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:183 %select_ln94_6 = select i1 %tmp_26, i28 %add_ln712_42, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_6"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="45" op_0_bw="28">
<![CDATA[
.split3:184 %sext_ln1171_54 = sext i28 %select_ln94_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_54"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:185 %mul_ln1171_54 = mul i45 %sext_ln1171_54, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:195 %icmp_ln1548_7 = icmp_sgt  i28 %add_ln712_43, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_7"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:197 %select_ln94_7 = select i1 %tmp_27, i28 %add_ln712_43, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_7"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="45" op_0_bw="28">
<![CDATA[
.split3:198 %sext_ln1171_55 = sext i28 %select_ln94_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_55"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:199 %mul_ln1171_55 = mul i45 %sext_ln1171_55, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:209 %icmp_ln1548_8 = icmp_sgt  i28 %add_ln712_44, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_8"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:211 %select_ln94_8 = select i1 %tmp_28, i28 %add_ln712_44, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_8"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="45" op_0_bw="28">
<![CDATA[
.split3:212 %sext_ln1171_56 = sext i28 %select_ln94_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_56"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:213 %mul_ln1171_56 = mul i45 %sext_ln1171_56, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:223 %icmp_ln1548_9 = icmp_sgt  i28 %add_ln712_45, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_9"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:225 %select_ln94_9 = select i1 %tmp_29, i28 %add_ln712_45, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_9"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="45" op_0_bw="28">
<![CDATA[
.split3:226 %sext_ln1171_57 = sext i28 %select_ln94_9

]]></Node>
<StgValue><ssdm name="sext_ln1171_57"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:227 %mul_ln1171_57 = mul i45 %sext_ln1171_57, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:237 %icmp_ln1548_10 = icmp_sgt  i28 %add_ln712_46, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_10"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:239 %select_ln94_10 = select i1 %tmp_30, i28 %add_ln712_46, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_10"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="45" op_0_bw="28">
<![CDATA[
.split3:240 %sext_ln1171_58 = sext i28 %select_ln94_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_58"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:241 %mul_ln1171_58 = mul i45 %sext_ln1171_58, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:251 %icmp_ln1548_11 = icmp_sgt  i28 %add_ln712_47, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_11"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:253 %select_ln94_11 = select i1 %tmp_31, i28 %add_ln712_47, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_11"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="45" op_0_bw="28">
<![CDATA[
.split3:254 %sext_ln1171_59 = sext i28 %select_ln94_11

]]></Node>
<StgValue><ssdm name="sext_ln1171_59"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:255 %mul_ln1171_59 = mul i45 %sext_ln1171_59, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:265 %icmp_ln1548_12 = icmp_sgt  i28 %add_ln712_48, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_12"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:267 %select_ln94_12 = select i1 %tmp_32, i28 %add_ln712_48, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_12"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="45" op_0_bw="28">
<![CDATA[
.split3:268 %sext_ln1171_60 = sext i28 %select_ln94_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_60"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:269 %mul_ln1171_60 = mul i45 %sext_ln1171_60, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:279 %icmp_ln1548_13 = icmp_sgt  i28 %add_ln712_49, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_13"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:281 %select_ln94_13 = select i1 %tmp_33, i28 %add_ln712_49, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_13"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="45" op_0_bw="28">
<![CDATA[
.split3:282 %sext_ln1171_61 = sext i28 %select_ln94_13

]]></Node>
<StgValue><ssdm name="sext_ln1171_61"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:283 %mul_ln1171_61 = mul i45 %sext_ln1171_61, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:293 %icmp_ln1548_14 = icmp_sgt  i28 %add_ln712_50, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_14"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:295 %select_ln94_14 = select i1 %tmp_34, i28 %add_ln712_50, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_14"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="45" op_0_bw="28">
<![CDATA[
.split3:296 %sext_ln1171_62 = sext i28 %select_ln94_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_62"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:297 %mul_ln1171_62 = mul i45 %sext_ln1171_62, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:307 %icmp_ln1548_15 = icmp_sgt  i28 %add_ln712_51, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_15"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:309 %select_ln94_15 = select i1 %tmp_35, i28 %add_ln712_51, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_15"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="45" op_0_bw="28">
<![CDATA[
.split3:310 %sext_ln1171_63 = sext i28 %select_ln94_15

]]></Node>
<StgValue><ssdm name="sext_ln1171_63"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:311 %mul_ln1171_63 = mul i45 %sext_ln1171_63, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:321 %icmp_ln1548_16 = icmp_sgt  i28 %add_ln712_52, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_16"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:323 %select_ln94_16 = select i1 %tmp_36, i28 %add_ln712_52, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_16"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="45" op_0_bw="28">
<![CDATA[
.split3:324 %sext_ln1171_64 = sext i28 %select_ln94_16

]]></Node>
<StgValue><ssdm name="sext_ln1171_64"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:325 %mul_ln1171_64 = mul i45 %sext_ln1171_64, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:335 %icmp_ln1548_17 = icmp_sgt  i28 %add_ln712_53, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_17"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:337 %select_ln94_17 = select i1 %tmp_37, i28 %add_ln712_53, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_17"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="45" op_0_bw="28">
<![CDATA[
.split3:338 %sext_ln1171_65 = sext i28 %select_ln94_17

]]></Node>
<StgValue><ssdm name="sext_ln1171_65"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:339 %mul_ln1171_65 = mul i45 %sext_ln1171_65, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split3:349 %icmp_ln1548_18 = icmp_sgt  i28 %add_ln712_54, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1548_18"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split3:351 %select_ln94_18 = select i1 %tmp_38, i28 %add_ln712_54, i28 0

]]></Node>
<StgValue><ssdm name="select_ln94_18"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="45" op_0_bw="28">
<![CDATA[
.split3:352 %sext_ln1171_66 = sext i28 %select_ln94_18

]]></Node>
<StgValue><ssdm name="sext_ln1171_66"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:353 %mul_ln1171_66 = mul i45 %sext_ln1171_66, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="260" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:101 %mul_ln1171 = mul i45 %sext_ln1171, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:115 %mul_ln1171_49 = mul i45 %sext_ln1171_49, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:129 %mul_ln1171_50 = mul i45 %sext_ln1171_50, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:143 %mul_ln1171_51 = mul i45 %sext_ln1171_51, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:157 %mul_ln1171_52 = mul i45 %sext_ln1171_52, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:171 %mul_ln1171_53 = mul i45 %sext_ln1171_53, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:185 %mul_ln1171_54 = mul i45 %sext_ln1171_54, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:199 %mul_ln1171_55 = mul i45 %sext_ln1171_55, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:213 %mul_ln1171_56 = mul i45 %sext_ln1171_56, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:227 %mul_ln1171_57 = mul i45 %sext_ln1171_57, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:241 %mul_ln1171_58 = mul i45 %sext_ln1171_58, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:255 %mul_ln1171_59 = mul i45 %sext_ln1171_59, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:269 %mul_ln1171_60 = mul i45 %sext_ln1171_60, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:283 %mul_ln1171_61 = mul i45 %sext_ln1171_61, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:297 %mul_ln1171_62 = mul i45 %sext_ln1171_62, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:311 %mul_ln1171_63 = mul i45 %sext_ln1171_63, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:325 %mul_ln1171_64 = mul i45 %sext_ln1171_64, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:339 %mul_ln1171_65 = mul i45 %sext_ln1171_65, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:353 %mul_ln1171_66 = mul i45 %sext_ln1171_66, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="279" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:101 %mul_ln1171 = mul i45 %sext_ln1171, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:115 %mul_ln1171_49 = mul i45 %sext_ln1171_49, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:129 %mul_ln1171_50 = mul i45 %sext_ln1171_50, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:143 %mul_ln1171_51 = mul i45 %sext_ln1171_51, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:157 %mul_ln1171_52 = mul i45 %sext_ln1171_52, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:171 %mul_ln1171_53 = mul i45 %sext_ln1171_53, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:185 %mul_ln1171_54 = mul i45 %sext_ln1171_54, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:199 %mul_ln1171_55 = mul i45 %sext_ln1171_55, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:213 %mul_ln1171_56 = mul i45 %sext_ln1171_56, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:227 %mul_ln1171_57 = mul i45 %sext_ln1171_57, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:241 %mul_ln1171_58 = mul i45 %sext_ln1171_58, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:255 %mul_ln1171_59 = mul i45 %sext_ln1171_59, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:269 %mul_ln1171_60 = mul i45 %sext_ln1171_60, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:283 %mul_ln1171_61 = mul i45 %sext_ln1171_61, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:297 %mul_ln1171_62 = mul i45 %sext_ln1171_62, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:311 %mul_ln1171_63 = mul i45 %sext_ln1171_63, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:325 %mul_ln1171_64 = mul i45 %sext_ln1171_64, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:339 %mul_ln1171_65 = mul i45 %sext_ln1171_65, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:353 %mul_ln1171_66 = mul i45 %sext_ln1171_66, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="298" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:101 %mul_ln1171 = mul i45 %sext_ln1171, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:102 %select_ln93 = select i1 %icmp_ln1548, i27 %add_ln1548, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:103 %shl_ln = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="46" op_0_bw="45">
<![CDATA[
.split3:104 %zext_ln712_5 = zext i45 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln712_5"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="46" op_0_bw="45">
<![CDATA[
.split3:105 %sext_ln712 = sext i45 %mul_ln1171

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:106 %add_ln1245 = add i46 %zext_ln712_5, i46 %sext_ln712

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:107 %trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:115 %mul_ln1171_49 = mul i45 %sext_ln1171_49, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_49"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:116 %select_ln93_1 = select i1 %icmp_ln1548_1, i27 %add_ln1548_1, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_1"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:117 %shl_ln737_s = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_1, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="46" op_0_bw="45">
<![CDATA[
.split3:118 %zext_ln712 = zext i45 %shl_ln737_s

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="46" op_0_bw="45">
<![CDATA[
.split3:119 %sext_ln712_1 = sext i45 %mul_ln1171_49

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:120 %add_ln1245_46 = add i46 %zext_ln712, i46 %sext_ln712_1

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:121 %trunc_ln717_1 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_46, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:129 %mul_ln1171_50 = mul i45 %sext_ln1171_50, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_50"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:130 %select_ln93_2 = select i1 %icmp_ln1548_2, i27 %add_ln1548_2, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_2"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:131 %shl_ln737_43 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_2, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_43"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="46" op_0_bw="45">
<![CDATA[
.split3:132 %zext_ln712_6 = zext i45 %shl_ln737_43

]]></Node>
<StgValue><ssdm name="zext_ln712_6"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="46" op_0_bw="45">
<![CDATA[
.split3:133 %sext_ln712_2 = sext i45 %mul_ln1171_50

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:134 %add_ln1245_47 = add i46 %zext_ln712_6, i46 %sext_ln712_2

]]></Node>
<StgValue><ssdm name="add_ln1245_47"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:135 %trunc_ln717_2 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_47, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:143 %mul_ln1171_51 = mul i45 %sext_ln1171_51, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_51"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:144 %select_ln93_3 = select i1 %icmp_ln1548_3, i27 %add_ln1548_3, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_3"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:145 %shl_ln737_44 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_3, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_44"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="46" op_0_bw="45">
<![CDATA[
.split3:146 %zext_ln712_7 = zext i45 %shl_ln737_44

]]></Node>
<StgValue><ssdm name="zext_ln712_7"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="46" op_0_bw="45">
<![CDATA[
.split3:147 %sext_ln712_3 = sext i45 %mul_ln1171_51

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:148 %add_ln1245_48 = add i46 %zext_ln712_7, i46 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:149 %trunc_ln717_3 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_48, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_3"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:157 %mul_ln1171_52 = mul i45 %sext_ln1171_52, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_52"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:158 %select_ln93_4 = select i1 %icmp_ln1548_4, i27 %add_ln1548_4, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_4"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:159 %shl_ln737_45 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_4, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_45"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="46" op_0_bw="45">
<![CDATA[
.split3:160 %zext_ln712_8 = zext i45 %shl_ln737_45

]]></Node>
<StgValue><ssdm name="zext_ln712_8"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="46" op_0_bw="45">
<![CDATA[
.split3:161 %sext_ln712_4 = sext i45 %mul_ln1171_52

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:162 %add_ln1245_49 = add i46 %zext_ln712_8, i46 %sext_ln712_4

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:163 %trunc_ln717_4 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_49, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_4"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:171 %mul_ln1171_53 = mul i45 %sext_ln1171_53, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_53"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:172 %select_ln93_5 = select i1 %icmp_ln1548_5, i27 %add_ln1548_5, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_5"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:173 %shl_ln737_46 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_5, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_46"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="46" op_0_bw="45">
<![CDATA[
.split3:174 %zext_ln712_9 = zext i45 %shl_ln737_46

]]></Node>
<StgValue><ssdm name="zext_ln712_9"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="46" op_0_bw="45">
<![CDATA[
.split3:175 %sext_ln712_5 = sext i45 %mul_ln1171_53

]]></Node>
<StgValue><ssdm name="sext_ln712_5"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:176 %add_ln1245_50 = add i46 %zext_ln712_9, i46 %sext_ln712_5

]]></Node>
<StgValue><ssdm name="add_ln1245_50"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:177 %trunc_ln717_5 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_50, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_5"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:185 %mul_ln1171_54 = mul i45 %sext_ln1171_54, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_54"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:186 %select_ln93_6 = select i1 %icmp_ln1548_6, i27 %add_ln1548_6, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_6"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:187 %shl_ln737_47 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_6, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_47"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="46" op_0_bw="45">
<![CDATA[
.split3:188 %zext_ln712_10 = zext i45 %shl_ln737_47

]]></Node>
<StgValue><ssdm name="zext_ln712_10"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="46" op_0_bw="45">
<![CDATA[
.split3:189 %sext_ln712_6 = sext i45 %mul_ln1171_54

]]></Node>
<StgValue><ssdm name="sext_ln712_6"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:190 %add_ln1245_51 = add i46 %zext_ln712_10, i46 %sext_ln712_6

]]></Node>
<StgValue><ssdm name="add_ln1245_51"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:191 %trunc_ln717_6 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_51, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_6"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:199 %mul_ln1171_55 = mul i45 %sext_ln1171_55, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_55"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:200 %select_ln93_7 = select i1 %icmp_ln1548_7, i27 %add_ln1548_7, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_7"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:201 %shl_ln737_48 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_7, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_48"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="46" op_0_bw="45">
<![CDATA[
.split3:202 %zext_ln712_11 = zext i45 %shl_ln737_48

]]></Node>
<StgValue><ssdm name="zext_ln712_11"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="46" op_0_bw="45">
<![CDATA[
.split3:203 %sext_ln712_7 = sext i45 %mul_ln1171_55

]]></Node>
<StgValue><ssdm name="sext_ln712_7"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:204 %add_ln1245_52 = add i46 %zext_ln712_11, i46 %sext_ln712_7

]]></Node>
<StgValue><ssdm name="add_ln1245_52"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:205 %trunc_ln717_7 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_52, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_7"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:213 %mul_ln1171_56 = mul i45 %sext_ln1171_56, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_56"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:214 %select_ln93_8 = select i1 %icmp_ln1548_8, i27 %add_ln1548_8, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_8"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:215 %shl_ln737_49 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_8, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_49"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="46" op_0_bw="45">
<![CDATA[
.split3:216 %zext_ln712_12 = zext i45 %shl_ln737_49

]]></Node>
<StgValue><ssdm name="zext_ln712_12"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="46" op_0_bw="45">
<![CDATA[
.split3:217 %sext_ln712_8 = sext i45 %mul_ln1171_56

]]></Node>
<StgValue><ssdm name="sext_ln712_8"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:218 %add_ln1245_53 = add i46 %zext_ln712_12, i46 %sext_ln712_8

]]></Node>
<StgValue><ssdm name="add_ln1245_53"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:219 %trunc_ln717_8 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_53, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_8"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:227 %mul_ln1171_57 = mul i45 %sext_ln1171_57, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_57"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:228 %select_ln93_9 = select i1 %icmp_ln1548_9, i27 %add_ln1548_9, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_9"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:229 %shl_ln737_50 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_9, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_50"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="46" op_0_bw="45">
<![CDATA[
.split3:230 %zext_ln712_13 = zext i45 %shl_ln737_50

]]></Node>
<StgValue><ssdm name="zext_ln712_13"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="46" op_0_bw="45">
<![CDATA[
.split3:231 %sext_ln712_9 = sext i45 %mul_ln1171_57

]]></Node>
<StgValue><ssdm name="sext_ln712_9"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:232 %add_ln1245_54 = add i46 %zext_ln712_13, i46 %sext_ln712_9

]]></Node>
<StgValue><ssdm name="add_ln1245_54"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:233 %trunc_ln717_9 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_54, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_9"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:241 %mul_ln1171_58 = mul i45 %sext_ln1171_58, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_58"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:242 %select_ln93_10 = select i1 %icmp_ln1548_10, i27 %add_ln1548_10, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_10"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:243 %shl_ln737_51 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_10, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_51"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="46" op_0_bw="45">
<![CDATA[
.split3:244 %zext_ln712_14 = zext i45 %shl_ln737_51

]]></Node>
<StgValue><ssdm name="zext_ln712_14"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="46" op_0_bw="45">
<![CDATA[
.split3:245 %sext_ln712_10 = sext i45 %mul_ln1171_58

]]></Node>
<StgValue><ssdm name="sext_ln712_10"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:246 %add_ln1245_55 = add i46 %zext_ln712_14, i46 %sext_ln712_10

]]></Node>
<StgValue><ssdm name="add_ln1245_55"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:247 %trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_55, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:255 %mul_ln1171_59 = mul i45 %sext_ln1171_59, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_59"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:256 %select_ln93_11 = select i1 %icmp_ln1548_11, i27 %add_ln1548_11, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_11"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:257 %shl_ln737_52 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_11, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_52"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="46" op_0_bw="45">
<![CDATA[
.split3:258 %zext_ln712_15 = zext i45 %shl_ln737_52

]]></Node>
<StgValue><ssdm name="zext_ln712_15"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="46" op_0_bw="45">
<![CDATA[
.split3:259 %sext_ln712_11 = sext i45 %mul_ln1171_59

]]></Node>
<StgValue><ssdm name="sext_ln712_11"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:260 %add_ln1245_56 = add i46 %zext_ln712_15, i46 %sext_ln712_11

]]></Node>
<StgValue><ssdm name="add_ln1245_56"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:261 %trunc_ln717_10 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_56, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_10"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:269 %mul_ln1171_60 = mul i45 %sext_ln1171_60, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_60"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:270 %select_ln93_12 = select i1 %icmp_ln1548_12, i27 %add_ln1548_12, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_12"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:271 %shl_ln737_53 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_12, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_53"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="46" op_0_bw="45">
<![CDATA[
.split3:272 %zext_ln712_16 = zext i45 %shl_ln737_53

]]></Node>
<StgValue><ssdm name="zext_ln712_16"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="46" op_0_bw="45">
<![CDATA[
.split3:273 %sext_ln712_12 = sext i45 %mul_ln1171_60

]]></Node>
<StgValue><ssdm name="sext_ln712_12"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:274 %add_ln1245_57 = add i46 %zext_ln712_16, i46 %sext_ln712_12

]]></Node>
<StgValue><ssdm name="add_ln1245_57"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:275 %trunc_ln717_11 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_57, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_11"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:283 %mul_ln1171_61 = mul i45 %sext_ln1171_61, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_61"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:284 %select_ln93_13 = select i1 %icmp_ln1548_13, i27 %add_ln1548_13, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_13"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:285 %shl_ln737_54 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_13, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_54"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="46" op_0_bw="45">
<![CDATA[
.split3:286 %zext_ln712_17 = zext i45 %shl_ln737_54

]]></Node>
<StgValue><ssdm name="zext_ln712_17"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="46" op_0_bw="45">
<![CDATA[
.split3:287 %sext_ln712_13 = sext i45 %mul_ln1171_61

]]></Node>
<StgValue><ssdm name="sext_ln712_13"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:288 %add_ln1245_58 = add i46 %zext_ln712_17, i46 %sext_ln712_13

]]></Node>
<StgValue><ssdm name="add_ln1245_58"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:289 %trunc_ln717_12 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_58, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_12"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:297 %mul_ln1171_62 = mul i45 %sext_ln1171_62, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_62"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:298 %select_ln93_14 = select i1 %icmp_ln1548_14, i27 %add_ln1548_14, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_14"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:299 %shl_ln737_55 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_14, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_55"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="46" op_0_bw="45">
<![CDATA[
.split3:300 %zext_ln712_18 = zext i45 %shl_ln737_55

]]></Node>
<StgValue><ssdm name="zext_ln712_18"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="46" op_0_bw="45">
<![CDATA[
.split3:301 %sext_ln712_14 = sext i45 %mul_ln1171_62

]]></Node>
<StgValue><ssdm name="sext_ln712_14"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:302 %add_ln1245_59 = add i46 %zext_ln712_18, i46 %sext_ln712_14

]]></Node>
<StgValue><ssdm name="add_ln1245_59"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:303 %trunc_ln717_13 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_59, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_13"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:311 %mul_ln1171_63 = mul i45 %sext_ln1171_63, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_63"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:312 %select_ln93_15 = select i1 %icmp_ln1548_15, i27 %add_ln1548_15, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_15"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:313 %shl_ln737_56 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_15, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_56"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="46" op_0_bw="45">
<![CDATA[
.split3:314 %zext_ln712_19 = zext i45 %shl_ln737_56

]]></Node>
<StgValue><ssdm name="zext_ln712_19"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="46" op_0_bw="45">
<![CDATA[
.split3:315 %sext_ln712_15 = sext i45 %mul_ln1171_63

]]></Node>
<StgValue><ssdm name="sext_ln712_15"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:316 %add_ln1245_60 = add i46 %zext_ln712_19, i46 %sext_ln712_15

]]></Node>
<StgValue><ssdm name="add_ln1245_60"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:317 %trunc_ln717_14 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_60, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_14"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:325 %mul_ln1171_64 = mul i45 %sext_ln1171_64, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:326 %select_ln93_16 = select i1 %icmp_ln1548_16, i27 %add_ln1548_16, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_16"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:327 %shl_ln737_57 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_16, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_57"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="46" op_0_bw="45">
<![CDATA[
.split3:328 %zext_ln712_20 = zext i45 %shl_ln737_57

]]></Node>
<StgValue><ssdm name="zext_ln712_20"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="46" op_0_bw="45">
<![CDATA[
.split3:329 %sext_ln712_16 = sext i45 %mul_ln1171_64

]]></Node>
<StgValue><ssdm name="sext_ln712_16"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:330 %add_ln1245_61 = add i46 %zext_ln712_20, i46 %sext_ln712_16

]]></Node>
<StgValue><ssdm name="add_ln1245_61"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:331 %trunc_ln717_15 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_61, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_15"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:339 %mul_ln1171_65 = mul i45 %sext_ln1171_65, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:340 %select_ln93_17 = select i1 %icmp_ln1548_17, i27 %add_ln1548_17, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_17"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:341 %shl_ln737_58 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_17, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_58"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="46" op_0_bw="45">
<![CDATA[
.split3:342 %zext_ln712_21 = zext i45 %shl_ln737_58

]]></Node>
<StgValue><ssdm name="zext_ln712_21"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="46" op_0_bw="45">
<![CDATA[
.split3:343 %sext_ln712_17 = sext i45 %mul_ln1171_65

]]></Node>
<StgValue><ssdm name="sext_ln712_17"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:344 %add_ln1245_62 = add i46 %zext_ln712_21, i46 %sext_ln712_17

]]></Node>
<StgValue><ssdm name="add_ln1245_62"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:345 %trunc_ln717_16 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_62, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_16"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.split3:353 %mul_ln1171_66 = mul i45 %sext_ln1171_66, i45 52428

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split3:354 %select_ln93_18 = select i1 %icmp_ln1548_18, i27 %add_ln1548_18, i27 0

]]></Node>
<StgValue><ssdm name="select_ln93_18"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="45" op_0_bw="45" op_1_bw="27" op_2_bw="18">
<![CDATA[
.split3:355 %shl_ln737_59 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_18, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_59"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="46" op_0_bw="45">
<![CDATA[
.split3:356 %zext_ln712_22 = zext i45 %shl_ln737_59

]]></Node>
<StgValue><ssdm name="zext_ln712_22"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="46" op_0_bw="45">
<![CDATA[
.split3:357 %sext_ln712_18 = sext i45 %mul_ln1171_66

]]></Node>
<StgValue><ssdm name="sext_ln712_18"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split3:358 %add_ln1245_63 = add i46 %zext_ln712_22, i46 %sext_ln712_18

]]></Node>
<StgValue><ssdm name="add_ln1245_63"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split3:359 %trunc_ln717_17 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_63, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_17"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0">
<![CDATA[
:0 %ret_ln99 = ret

]]></Node>
<StgValue><ssdm name="ret_ln99"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_1_VITIS_LOOP_90_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76, i64 76, i64 76

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:68 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:72 %all_scores_V_0_addr = getelementptr i28 %all_scores_V_0, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_0_addr"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:73 %all_scores_V_1_addr = getelementptr i28 %all_scores_V_1, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_1_addr"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:74 %all_scores_V_10_addr = getelementptr i28 %all_scores_V_10, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_10_addr"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:75 %all_scores_V_11_addr = getelementptr i28 %all_scores_V_11, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_11_addr"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:76 %all_scores_V_12_addr = getelementptr i28 %all_scores_V_12, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_12_addr"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:77 %all_scores_V_13_addr = getelementptr i28 %all_scores_V_13, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_13_addr"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:78 %all_scores_V_14_addr = getelementptr i28 %all_scores_V_14, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_14_addr"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:79 %all_scores_V_15_addr = getelementptr i28 %all_scores_V_15, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_15_addr"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:80 %all_scores_V_16_addr = getelementptr i28 %all_scores_V_16, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_16_addr"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:81 %all_scores_V_17_addr = getelementptr i28 %all_scores_V_17, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_17_addr"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:82 %all_scores_V_18_addr = getelementptr i28 %all_scores_V_18, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_18_addr"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:83 %all_scores_V_2_addr = getelementptr i28 %all_scores_V_2, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_2_addr"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:84 %all_scores_V_3_addr = getelementptr i28 %all_scores_V_3, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_3_addr"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:85 %all_scores_V_4_addr = getelementptr i28 %all_scores_V_4, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_4_addr"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:86 %all_scores_V_5_addr = getelementptr i28 %all_scores_V_5, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_5_addr"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:87 %all_scores_V_6_addr = getelementptr i28 %all_scores_V_6, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_6_addr"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:88 %all_scores_V_7_addr = getelementptr i28 %all_scores_V_7, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_7_addr"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:89 %all_scores_V_8_addr = getelementptr i28 %all_scores_V_8, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_8_addr"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:90 %all_scores_V_9_addr = getelementptr i28 %all_scores_V_9, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="all_scores_V_9_addr"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:92 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:108 %store_ln95 = store i28 %trunc_ln, i9 %all_scores_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:122 %store_ln95 = store i28 %trunc_ln717_1, i9 %all_scores_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:136 %store_ln95 = store i28 %trunc_ln717_2, i9 %all_scores_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:150 %store_ln95 = store i28 %trunc_ln717_3, i9 %all_scores_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:164 %store_ln95 = store i28 %trunc_ln717_4, i9 %all_scores_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:178 %store_ln95 = store i28 %trunc_ln717_5, i9 %all_scores_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:192 %store_ln95 = store i28 %trunc_ln717_6, i9 %all_scores_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:206 %store_ln95 = store i28 %trunc_ln717_7, i9 %all_scores_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:220 %store_ln95 = store i28 %trunc_ln717_8, i9 %all_scores_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:234 %store_ln95 = store i28 %trunc_ln717_9, i9 %all_scores_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:248 %store_ln95 = store i28 %trunc_ln717_s, i9 %all_scores_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:262 %store_ln95 = store i28 %trunc_ln717_10, i9 %all_scores_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:276 %store_ln95 = store i28 %trunc_ln717_11, i9 %all_scores_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:290 %store_ln95 = store i28 %trunc_ln717_12, i9 %all_scores_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:304 %store_ln95 = store i28 %trunc_ln717_13, i9 %all_scores_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:318 %store_ln95 = store i28 %trunc_ln717_14, i9 %all_scores_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:332 %store_ln95 = store i28 %trunc_ln717_15, i9 %all_scores_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:346 %store_ln95 = store i28 %trunc_ln717_16, i9 %all_scores_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="28" op_1_bw="9">
<![CDATA[
.split3:360 %store_ln95 = store i28 %trunc_ln717_17, i9 %all_scores_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
.split3:365 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
