

================================================================
== Vitis HLS Report for 'array_mult'
================================================================
* Date:           Fri Jan 30 11:32:06 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        array_mult
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.146 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      610|      610|  6.100 us|  6.100 us|  611|  611|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362  |array_mult_Pipeline_VITIS_LOOP_26_1  |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378    |array_mult_Pipeline_MULT_ACC_LOOP    |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387   |array_mult_Pipeline_MULT_ACC_LOOP1   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396   |array_mult_Pipeline_MULT_ACC_LOOP2   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405   |array_mult_Pipeline_MULT_ACC_LOOP3   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414   |array_mult_Pipeline_MULT_ACC_LOOP4   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423   |array_mult_Pipeline_MULT_ACC_LOOP5   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432   |array_mult_Pipeline_MULT_ACC_LOOP6   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441   |array_mult_Pipeline_MULT_ACC_LOOP7   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450   |array_mult_Pipeline_MULT_ACC_LOOP8   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459   |array_mult_Pipeline_MULT_ACC_LOOP9   |       15|       15|  0.150 us|  0.150 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COLS_LOOP  |      114|      114|        37|          -|          -|     3|        no|
        |- COLS_LOOP  |      114|      114|        37|          -|          -|     3|        no|
        |- COLS_LOOP  |      114|      114|        37|          -|          -|     3|        no|
        |- COLS_LOOP  |      114|      114|        37|          -|          -|     3|        no|
        |- COLS_LOOP  |      114|      114|        37|          -|          -|     3|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    357|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|     631|   1385|    -|
|Memory           |        0|    -|      21|     10|    0|
|Multiplexer      |        -|    -|       0|    787|    -|
|Register         |        -|    -|     195|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|     847|   2539|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                                    |CTRL_s_axi                           |        0|   0|   36|   40|    0|
    |DATA_IN_B_s_axi_U                               |DATA_IN_B_s_axi                      |        0|   0|  110|  117|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378    |array_mult_Pipeline_MULT_ACC_LOOP    |        0|   1|   47|  106|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387   |array_mult_Pipeline_MULT_ACC_LOOP1   |        0|   1|   47|  106|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396   |array_mult_Pipeline_MULT_ACC_LOOP2   |        0|   1|   47|  119|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405   |array_mult_Pipeline_MULT_ACC_LOOP3   |        0|   1|   47|  119|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414   |array_mult_Pipeline_MULT_ACC_LOOP4   |        0|   1|   47|  119|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423   |array_mult_Pipeline_MULT_ACC_LOOP5   |        0|   1|   47|  119|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432   |array_mult_Pipeline_MULT_ACC_LOOP6   |        0|   1|   49|  119|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441   |array_mult_Pipeline_MULT_ACC_LOOP7   |        0|   1|   49|  119|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450   |array_mult_Pipeline_MULT_ACC_LOOP8   |        0|   1|   49|  119|    0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459   |array_mult_Pipeline_MULT_ACC_LOOP9   |        0|   1|   49|  119|    0|
    |grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362  |array_mult_Pipeline_VITIS_LOOP_26_1  |        0|   0|    7|   64|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                     |        0|  10|  631| 1385|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |in_a_store_data_U  |in_a_store_data_RAM_AUTO_1R1W  |        0|  16|   7|    0|    25|   16|     1|          400|
    |in_a_store_keep_U  |in_a_store_keep_RAM_AUTO_1R1W  |        0|   2|   1|    0|    25|    2|     1|           50|
    |in_a_store_strb_U  |in_a_store_keep_RAM_AUTO_1R1W  |        0|   2|   1|    0|    25|    2|     1|           50|
    |in_a_store_last_U  |in_a_store_last_RAM_AUTO_1R1W  |        0|   1|   1|    0|    25|    1|     1|           25|
    +-------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                               |        0|  21|  10|    0|   100|   21|     4|          525|
    +-------------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_16_fu_548_p2             |         +|   0|  0|  23|          16|           2|
    |j_18_fu_632_p2             |         +|   0|  0|  23|          16|           2|
    |j_20_fu_716_p2             |         +|   0|  0|  23|          16|           2|
    |j_23_fu_800_p2             |         +|   0|  0|  23|          16|           2|
    |j_26_fu_884_p2             |         +|   0|  0|  23|          16|           2|
    |mult_acc_last_1_fu_608_p2  |       and|   0|  0|   2|           1|           1|
    |mult_acc_last_2_fu_692_p2  |       and|   0|  0|   2|           1|           1|
    |mult_acc_last_3_fu_749_p2  |       and|   0|  0|   2|           1|           1|
    |mult_acc_last_4_fu_860_p2  |       and|   0|  0|   2|           1|           1|
    |mult_acc_last_fu_524_p2    |       and|   0|  0|   2|           1|           1|
    |cmp_i_i_0_fu_519_p2        |      icmp|   0|  0|  23|          16|           3|
    |cmp_i_i_1_0_fu_603_p2      |      icmp|   0|  0|  23|          16|           3|
    |cmp_i_i_2_0_fu_687_p2      |      icmp|   0|  0|  23|          16|           3|
    |cmp_i_i_3_0_fu_743_p2      |      icmp|   0|  0|  23|          16|           3|
    |cmp_i_i_4_0_fu_855_p2      |      icmp|   0|  0|  23|          16|           3|
    |icmp_ln32_1_fu_593_p2      |      icmp|   0|  0|  23|          16|           3|
    |icmp_ln32_2_fu_677_p2      |      icmp|   0|  0|  23|          16|           3|
    |icmp_ln32_3_fu_772_p2      |      icmp|   0|  0|  23|          16|           3|
    |icmp_ln32_4_fu_845_p2      |      icmp|   0|  0|  23|          16|           3|
    |icmp_ln32_fu_509_p2        |      icmp|   0|  0|  23|          16|           3|
    |ap_block_state41           |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 357|         246|          46|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  197|         45|    1|         45|
    |in_a_TREADY_int_regslice        |    9|          2|    1|          2|
    |in_a_store_data_address0        |   65|         12|    5|         60|
    |in_a_store_data_ce0             |   65|         12|    1|         12|
    |in_a_store_data_we0             |    9|          2|    1|          2|
    |in_a_store_keep_address0        |    9|          2|    5|         10|
    |in_a_store_keep_address0_local  |   31|          6|    5|         30|
    |in_a_store_keep_ce0             |    9|          2|    1|          2|
    |in_a_store_keep_we0             |    9|          2|    1|          2|
    |in_a_store_last_address0        |    9|          2|    5|         10|
    |in_a_store_last_address0_local  |   31|          6|    5|         30|
    |in_a_store_last_ce0             |    9|          2|    1|          2|
    |in_a_store_last_we0             |    9|          2|    1|          2|
    |in_a_store_strb_address0        |    9|          2|    5|         10|
    |in_a_store_strb_address0_local  |   31|          6|    5|         30|
    |in_a_store_strb_ce0             |    9|          2|    1|          2|
    |in_a_store_strb_we0             |    9|          2|    1|          2|
    |in_b_address0                   |   59|         11|    5|         55|
    |in_b_ce0                        |   59|         11|    1|         11|
    |j_11_fu_206                     |    9|          2|   16|         32|
    |j_2_fu_194                      |    9|          2|   16|         32|
    |j_5_fu_198                      |    9|          2|   16|         32|
    |j_8_fu_202                      |    9|          2|   16|         32|
    |j_fu_134                        |    9|          2|   16|         32|
    |result_TDATA_blk_n              |    9|          2|    1|          2|
    |result_TDATA_int_regslice       |   59|         11|   16|        176|
    |result_TLAST_int_regslice       |   37|          7|    1|          7|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  787|        161|  149|        664|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  44|   0|   44|          0|
    |empty_19_reg_988                                             |   5|   0|    5|          0|
    |empty_20_reg_1043                                            |   5|   0|    5|          0|
    |empty_21_reg_1098                                            |   5|   0|    5|          0|
    |empty_22_reg_1153                                            |   5|   0|    5|          0|
    |empty_23_reg_1208                                            |   5|   0|    5|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start_reg   |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start_reg    |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln32_1_reg_1048                                         |   1|   0|    1|          0|
    |icmp_ln32_2_reg_1103                                         |   1|   0|    1|          0|
    |icmp_ln32_3_reg_1163                                         |   1|   0|    1|          0|
    |icmp_ln32_4_reg_1213                                         |   1|   0|    1|          0|
    |icmp_ln32_reg_993                                            |   1|   0|    1|          0|
    |in_a_store_last_load_1_reg_1035                              |   1|   0|    1|          0|
    |in_a_store_last_load_2_reg_1090                              |   1|   0|    1|          0|
    |in_a_store_last_load_3_reg_1145                              |   1|   0|    1|          0|
    |in_a_store_last_load_4_reg_1200                              |   1|   0|    1|          0|
    |in_a_store_last_load_reg_980                                 |   1|   0|    1|          0|
    |j_11_fu_206                                                  |  16|   0|   16|          0|
    |j_2_fu_194                                                   |  16|   0|   16|          0|
    |j_5_fu_198                                                   |  16|   0|   16|          0|
    |j_8_fu_202                                                   |  16|   0|   16|          0|
    |j_fu_134                                                     |  16|   0|   16|          0|
    |mult_acc_last_3_reg_1158                                     |   1|   0|    1|          0|
    |or_ln36_1_reg_1060                                           |   4|   0|    5|          1|
    |or_ln36_2_reg_1115                                           |   4|   0|    5|          1|
    |or_ln36_3_reg_1170                                           |   4|   0|    5|          1|
    |or_ln36_4_reg_1225                                           |   4|   0|    5|          1|
    |or_ln_reg_1005                                               |   4|   0|    5|          1|
    |reg_468                                                      |   2|   0|    2|          0|
    |reg_473                                                      |   2|   0|    2|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 195|   0|  200|          5|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CTRL_AWVALID       |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_AWREADY       |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_AWADDR        |   in|    4|       s_axi|             CTRL|   return void|
|s_axi_CTRL_WVALID        |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_WREADY        |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_WDATA         |   in|   32|       s_axi|             CTRL|   return void|
|s_axi_CTRL_WSTRB         |   in|    4|       s_axi|             CTRL|   return void|
|s_axi_CTRL_ARVALID       |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_ARREADY       |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_ARADDR        |   in|    4|       s_axi|             CTRL|   return void|
|s_axi_CTRL_RVALID        |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_RREADY        |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_RDATA         |  out|   32|       s_axi|             CTRL|   return void|
|s_axi_CTRL_RRESP         |  out|    2|       s_axi|             CTRL|   return void|
|s_axi_CTRL_BVALID        |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_BREADY        |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_BRESP         |  out|    2|       s_axi|             CTRL|   return void|
|s_axi_DATA_IN_B_AWVALID  |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_AWREADY  |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_AWADDR   |   in|    7|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_WVALID   |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_WREADY   |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_WDATA    |   in|   32|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_WSTRB    |   in|    4|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_ARVALID  |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_ARREADY  |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_ARADDR   |   in|    7|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_RVALID   |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_RREADY   |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_RDATA    |  out|   32|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_RRESP    |  out|    2|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_BVALID   |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_BREADY   |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_BRESP    |  out|    2|       s_axi|        DATA_IN_B|         array|
|ap_clk                   |   in|    1|  ap_ctrl_hs|       array_mult|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|       array_mult|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|       array_mult|  return value|
|in_a_TDATA               |   in|   16|        axis|    in_a_V_data_V|       pointer|
|in_a_TVALID              |   in|    1|        axis|    in_a_V_last_V|       pointer|
|in_a_TREADY              |  out|    1|        axis|    in_a_V_last_V|       pointer|
|in_a_TLAST               |   in|    1|        axis|    in_a_V_last_V|       pointer|
|in_a_TKEEP               |   in|    2|        axis|    in_a_V_keep_V|       pointer|
|in_a_TSTRB               |   in|    2|        axis|    in_a_V_strb_V|       pointer|
|result_TDATA             |  out|   16|        axis|  result_V_data_V|       pointer|
|result_TVALID            |  out|    1|        axis|  result_V_last_V|       pointer|
|result_TREADY            |   in|    1|        axis|  result_V_last_V|       pointer|
|result_TLAST             |  out|    1|        axis|  result_V_last_V|       pointer|
|result_TKEEP             |  out|    2|        axis|  result_V_keep_V|       pointer|
|result_TSTRB             |  out|    2|        axis|  result_V_strb_V|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

