// Seed: 582640106
module module_0 (
    input  tri  id_0,
    output wor  id_1,
    output tri0 id_2
);
  wire id_4;
  tri  id_5;
  tri id_6, id_7, id_8;
  tri1 id_9;
  assign id_9 = {id_5{1}} == -1;
  assign id_1 = 1;
  assign id_7 = 1;
  tri1 id_10 = "" == 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5,
    output tri1 id_6
);
  tri id_8 = id_2;
  module_0(
      id_2, id_6, id_6
  );
endmodule
