read -sv run_verilog_mid/adder_32b_8_85_fdc97174ae75380228f01e77bb7deac2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_85_fdc97174ae75380228f01e77bb7deac2_yosys.v
