// Seed: 4125917775
module module_0;
  id_2(
      .id_0(id_1 < 1), .id_1(id_1)
  );
  wire id_3;
  wire id_5;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    output logic id_2,
    input  tri   id_3,
    output logic id_4
);
  uwire id_6;
  assign id_0 = id_6;
  assign id_6 = id_1;
  initial begin : LABEL_0
    id_4 <= 1;
  end
  assign id_0 = id_1;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
  id_9(
      .id_0(1 && id_6), .id_1(id_3), .id_2(1)
  );
endmodule
