#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Jul 18 13:07:42 2025
# Process ID         : 29692
# Current directory  : D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/vivado.log
# Journal file       : D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip\vivado.jou
# Running On         : WEI1
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 9700X 8-Core Processor             
# CPU Frequency      : 3800 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 51175 MB
# Swap memory        : 3221 MB
# Total Virtual      : 54396 MB
# Available Virtual  : 15715 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/hls_data.json outdir=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip srcdir=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/misc
INFO: Copied 87 verilog file(s) to D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/hdl/verilog
INFO: Copied 82 vhdl file(s) to D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/drivers
INFO: Import ports from HDL: D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/hdl/vhdl/cnn_top.vhd (cnn_top)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Add axi4full interface m_axi_gmem3
INFO: Add axi4full interface m_axi_gmem4
INFO: Add axi4full interface m_axi_gmem5
INFO: Add axi4full interface m_axi_gmem6
INFO: Add axi4full interface m_axi_gmem7
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/component.xml
INFO: Created IP archive D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/xilinx_com_hls_cnn_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 13:07:48 2025...
