// Seed: 2945100396
module module_0 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    output tri id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11
);
  module_2(
      id_10, id_3, id_8, id_1, id_6, id_11, id_5, id_7, id_11, id_0, id_0, id_1, id_1
  );
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  wor   id_2
);
  uwire id_4 = id_2;
  and (id_0, id_4, id_2);
  module_0(
      id_2, id_2, id_4, id_4, id_2, id_4, id_2, id_1, id_4, id_2, id_1, id_1
  );
endmodule
program module_2 (
    input wire id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri id_6,
    input wand id_7,
    input wire id_8,
    input tri1 id_9,
    input tri id_10,
    input wire id_11
    , id_14,
    input wire id_12
);
endprogram
