
---------- Begin Simulation Statistics ----------
final_tick                                28206130000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    269                       # Simulator instruction rate (inst/s)
host_mem_usage                                9136352                       # Number of bytes of host memory used
host_op_rate                                      277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27318.68                       # Real time elapsed on the host
host_tick_rate                                 804642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7355073                       # Number of instructions simulated
sim_ops                                       7566438                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021982                       # Number of seconds simulated
sim_ticks                                 21981750625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.657392                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   33866                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                47261                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                620                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4667                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             44858                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5712                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7356                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1644                       # Number of indirect misses.
system.cpu.branchPred.lookups                   80998                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13760                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1437                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      423763                       # Number of instructions committed
system.cpu.committedOps                        469422                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.861361                       # CPI: cycles per instruction
system.cpu.discardedOps                         12839                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             255050                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            114085                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            48593                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1037355                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.258976                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      606                       # number of quiesce instructions executed
system.cpu.numCycles                          1636302                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       606                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  280350     59.72%     59.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1332      0.28%     60.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                 114260     24.34%     84.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 73480     15.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   469422                       # Class of committed instruction
system.cpu.quiesceCycles                     33534499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          598947                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1549                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248997                       # Transaction distribution
system.membus.trans_dist::ReadResp             249677                       # Transaction distribution
system.membus.trans_dist::WriteReq             161218                       # Transaction distribution
system.membus.trans_dist::WriteResp            161218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          367                       # Transaction distribution
system.membus.trans_dist::CleanEvict              284                       # Transaction distribution
system.membus.trans_dist::ReadExReq               210                       # Transaction distribution
system.membus.trans_dist::ReadExResp              210                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           442                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       808030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       808030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 822861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13907                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84163                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25856360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25856360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25955755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            411888                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000056                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007472                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  411865     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              411888                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1136502815                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12512875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              545546                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2473875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10543050                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1549386714                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1194500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2981382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3726728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745346                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2981382                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3726728                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3726728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3726728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7453455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       377856                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       377856                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568231                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568231                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1720322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1892174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8822                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13907                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     26214404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     27525124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     30130107                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3084067375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             14.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          2102394                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          831                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2523586192                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1704103000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8944147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14906911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4472073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5962764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34285895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5962764                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4472073                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10434838                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8944147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14906911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10434838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10434838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44720733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       376832                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       233984                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4472073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10434838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2236037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17142948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4472073                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1537639                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6009712                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4472073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14906911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3773676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23152660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       248367                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       248367                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       155648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       155648                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       778242                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       808030                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24903684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25856360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       504263                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       504263    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       504263                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1232788690                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1397459000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007947809                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17888293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44720733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2070556835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44720733                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44783148                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89503881                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052668542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62671442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44720733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2160060716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9371648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28442628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16842756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27590660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       292864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4945921                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       526337                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3213313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20869675                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843731344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    426337654                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2981382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1293920056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488946681                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    766215407                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1255162087                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20869675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332678025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1192553061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2981382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2549082143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          238                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          261                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       692938                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        66965                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         759903                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       692938                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       692938                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       692938                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        66965                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        759903                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15532036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15935144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9371648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9984960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       242689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          367                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       146432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             156015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14969326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    706587763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1537639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1831337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             724926066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1068523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17888293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    426337654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5962764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2236037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            454238617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1068523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32857620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1132925417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5962764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3773676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1831337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1179164683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    388963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006372933750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          631                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          631                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             165289                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     156015                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   156015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9751                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8421392150                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1244185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14953363400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33843.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60093.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       775                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232053                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  145258                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248993                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               156015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  213620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.351468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.071378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.368650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          637      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          666      2.42%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          418      1.52%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          441      1.60%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          542      1.97%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          421      1.53%     11.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          397      1.44%     12.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          451      1.64%     14.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23580     85.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     394.429477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    773.637301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            484     76.70%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.16%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.32%     77.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.16%     77.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.16%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.16%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           49      7.77%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.16%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.16%     85.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.16%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.32%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           78     12.36%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.16%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2751            1      0.16%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      0.32%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           631                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     247.272583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.151935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    416.609735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            436     69.10%     69.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            35      5.55%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      0.79%     75.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.32%     75.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.32%     76.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.48%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.32%     76.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.63%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.16%     77.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.16%     77.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.16%     77.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      1.90%     79.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          127     20.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           631                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15925568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9985856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15935144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9984960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       454.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    724.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    454.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21981892500                       # Total gap between requests
system.mem_ctrls.avgGap                      54274.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15521924                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9370560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14969326.402318786830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 706127745.000746488571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1537639.134235242382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1828425.801277599530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1158779.409089943627                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17888293.189569380134                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 426288158.748502731323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5962764.396523127332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745345.549565390917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2236036.648696172517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       242689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          367                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       146432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    348854190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14529606130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     47272130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     27630950                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20271337080                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31153433290                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 331982413125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1198763500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22527291000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    906155890                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     67764.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59869.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     89192.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43928.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55235250.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5070545.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2267143.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    585333.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87997230.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1179890.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         13597312.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9489253.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        452595937.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       216841302.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210420869.399983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146279433.562514                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     314192061.300000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1363416170.437464                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         62.024913                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16428264600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4365771400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1212                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     34586318.069307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    191333348.946178                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          606    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       149250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7246821250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  20959308750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       157813                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           157813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       157813                       # number of overall hits
system.cpu.icache.overall_hits::total          157813                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10341875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10341875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10341875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10341875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       158051                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       158051                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       158051                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       158051                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001506                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001506                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001506                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001506                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43453.256303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43453.256303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43453.256303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43453.256303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9963375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9963375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9963375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9963375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001506                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001506                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001506                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001506                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41862.920168                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41862.920168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41862.920168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41862.920168                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       157813                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          157813                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10341875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10341875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       158051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       158051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43453.256303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43453.256303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9963375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9963375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41862.920168                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41862.920168                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.039514                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              134350                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                86                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1562.209302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.039514                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.794999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.794999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            316340                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           316340                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       182037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           182037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       182037                       # number of overall hits
system.cpu.dcache.overall_hits::total          182037                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          833                       # number of overall misses
system.cpu.dcache.overall_misses::total           833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     62995250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62995250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     62995250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62995250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       182870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       182870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       182870                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       182870                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004555                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75624.549820                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75624.549820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75624.549820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75624.549820                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          367                       # number of writebacks
system.cpu.dcache.writebacks::total               367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     49237125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     49237125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     49237125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     49237125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13683000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13683000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003565                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003565                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003565                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75517.062883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75517.062883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75517.062883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75517.062883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2206.935484                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2206.935484                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    565                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       114844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          114844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33868000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33868000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       115288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       115288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003851                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003851                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76279.279279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76279.279279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          630                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          630                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33112750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33112750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13683000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13683000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003834                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003834                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74915.723982                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74915.723982                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.047619                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.047619                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        67193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          67193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29127250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29127250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74877.249357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74877.249357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5570                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5570                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16124375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16124375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76782.738095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76782.738095                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           437.674252                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               565                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.766372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   437.674252                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.854833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.854833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            732132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           732132                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28206130000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28207001250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    269                       # Simulator instruction rate (inst/s)
host_mem_usage                                9136352                       # Number of bytes of host memory used
host_op_rate                                      277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27318.79                       # Real time elapsed on the host
host_tick_rate                                 804670                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7355557                       # Number of instructions simulated
sim_ops                                       7567038                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021983                       # Number of seconds simulated
sim_ticks                                 21982621875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.597608                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   33885                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                47327                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                621                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4680                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             44875                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5712                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7356                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1644                       # Number of indirect misses.
system.cpu.branchPred.lookups                   81112                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13795                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1437                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      424247                       # Number of instructions committed
system.cpu.committedOps                        470022                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.860242                       # CPI: cycles per instruction
system.cpu.discardedOps                         12882                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             255418                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            114233                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            48640                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1038073                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.259051                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      606                       # number of quiesce instructions executed
system.cpu.numCycles                          1637696                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       606                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  280697     59.72%     59.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1332      0.28%     60.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.00% # Class of committed instruction
system.cpu.op_class_0::MemRead                 114401     24.34%     84.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 73591     15.66%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   470022                       # Class of committed instruction
system.cpu.quiesceCycles                     33534499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          599623                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              248997                       # Transaction distribution
system.membus.trans_dist::ReadResp             249683                       # Transaction distribution
system.membus.trans_dist::WriteReq             161218                       # Transaction distribution
system.membus.trans_dist::WriteResp            161218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          369                       # Transaction distribution
system.membus.trans_dist::CleanEvict              286                       # Transaction distribution
system.membus.trans_dist::ReadExReq               211                       # Transaction distribution
system.membus.trans_dist::ReadExResp              211                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            241                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           445                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       808030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       808030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 822879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13907                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84547                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25856360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25856360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25956331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            411896                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000058                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007633                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  411872     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              411896                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1136521440                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12512875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              552749                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2473875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10565300                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1549386714                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1209500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2981264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3726580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745316                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2981264                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3726580                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3726580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3726580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7453160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       377856                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       377856                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568231                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568231                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1720322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1892174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8822                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13907                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     26214404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     27525124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     30130107                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3084067375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             14.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          2102394                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          831                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2523586192                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1704103000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8943792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14906320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4471896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5962528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34284536                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5962528                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4471896                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10434424                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8943792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14906320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10434424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10434424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44718961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       376832                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       233984                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4471896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10434424                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2235948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17142268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4471896                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1537578                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6009474                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4471896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14906320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3773526                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23151742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       248367                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       248367                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       155648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       155648                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       778242                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       808030                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24903684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25856360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       504263                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       504263    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       504263                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1232788690                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1397459000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007868227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17887584                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44718961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2070474771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44718961                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44781373                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89500334                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052587187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62668958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44718961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159975105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9371648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28442628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16842756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27590660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       292864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4945921                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       526337                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3213313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20868848                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843697904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    426320757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2981264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1293868773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488927302                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    766185039                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1255112341                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20868848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332625206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1192505796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2981264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2548981114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15424                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15424                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          241                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          265                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       701645                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69873                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         771519                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       701645                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       701645                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       701645                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69873                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        771519                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15532036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15935336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9371648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9985088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       242689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       146432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             156017                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14968733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    706559758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1537578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1839999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             724906069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1074303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17887584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    426320757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5962528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2235948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            454226437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1074303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32856317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1132880515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5962528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3773526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1839999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1179132505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    388963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006372933750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          631                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          631                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             165289                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     156017                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248999                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   156017                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9751                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8421601900                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1244200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14953651900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33843.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60093.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       775                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  145258                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               156017                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  213620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.283039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.954254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.441718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          638      2.32%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          666      2.42%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          418      1.52%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          442      1.60%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          543      1.97%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          421      1.53%     11.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          398      1.44%     12.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          452      1.64%     14.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23580     85.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27558                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     394.429477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    773.637301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            484     76.70%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.16%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.32%     77.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.16%     77.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.16%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.16%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           49      7.77%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.16%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.16%     85.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.16%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.32%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           78     12.36%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.16%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2751            1      0.16%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      0.32%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           631                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     247.272583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.151935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    416.609735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            436     69.10%     69.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            35      5.55%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      0.79%     75.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.32%     75.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.32%     76.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.48%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.32%     76.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.63%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.16%     77.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.16%     77.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.16%     77.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      1.90%     79.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          127     20.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           631                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15925760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9985856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15935336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9985088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       454.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    724.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    454.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21982753750                       # Total gap between requests
system.mem_ctrls.avgGap                      54276.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15521924                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9370560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14968733.114325108007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 706099758.630361318588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1537578.192091793055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1837087.506196300732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1158733.482513673138                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17887584.212472379208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 426271263.422712147236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5962528.070824126713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745316.008853015839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2235948.026559047401                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       242689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       146432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    348854190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14529606130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     47272130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     27919450                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20271337080                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31153433290                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 331982413125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1198763500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22527291000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    906155890                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     67764.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59869.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     89192.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44176.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54935872.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5070545.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2267143.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    585333.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87997230.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1179890.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         13598299.575000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9490975.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        452601393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       216841302.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210458033.099983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     146302003.612514                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     314192748.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1363484756.587464                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         62.025575                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16428264600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4366432650                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1212                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     34586318.069307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    191333348.946178                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          606    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       149250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7247692500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  20959308750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       157988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           157988                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       157988                       # number of overall hits
system.cpu.icache.overall_hits::total          157988                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          241                       # number of overall misses
system.cpu.icache.overall_misses::total           241                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10476250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10476250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10476250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10476250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       158229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       158229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       158229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       158229                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001523                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001523                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001523                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001523                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43469.917012                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43469.917012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43469.917012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43469.917012                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10093000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10093000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001523                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001523                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001523                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001523                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41879.668050                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41879.668050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41879.668050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41879.668050                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       157988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          157988                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           241                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10476250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10476250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       158229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       158229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001523                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001523                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43469.917012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43469.917012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10093000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10093000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41879.668050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41879.668050                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.039813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2361823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               501                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4714.217565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.039813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.795000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.795000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            316699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           316699                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       182297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           182297                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       182297                       # number of overall hits
system.cpu.dcache.overall_hits::total          182297                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          837                       # number of overall misses
system.cpu.dcache.overall_misses::total           837                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     63431500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     63431500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     63431500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     63431500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       183134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       183134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       183134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       183134                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75784.348865                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75784.348865                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75784.348865                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75784.348865                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          369                       # number of writebacks
system.cpu.dcache.writebacks::total               369                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     49668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     49668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     49668000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     49668000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13683000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13683000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003582                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75713.414634                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75713.414634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75713.414634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75713.414634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2206.935484                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2206.935484                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    569                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       114994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          114994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34224250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34224250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       115441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       115441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76564.317673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76564.317673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          630                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          630                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33464875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33464875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13683000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13683000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75201.966292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75201.966292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.047619                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.047619                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        67303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          67303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29207250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29207250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005761                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005761                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74890.384615                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74890.384615                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          211                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5570                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5570                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16203125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16203125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76792.061611                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76792.061611                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           437.674582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              316452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            311.775369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   437.674582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.854833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.854833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            733192                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           733192                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28207001250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
