<stg><name>mem_read_top_rfi_C</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="shouldContinue" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="12" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="shouldContinue" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_i_mem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_i_mem, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_real_i_stream, void @empty, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_real_i_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_i_mem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_i_mem, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_im_i_stream, void @empty, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_im_i_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:12 %raw_data_im_i_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_im_i_mem

]]></Node>
<StgValue><ssdm name="raw_data_im_i_mem_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:13 %raw_data_real_i_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_real_i_mem

]]></Node>
<StgValue><ssdm name="raw_data_real_i_mem_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.critedge:14 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:1 %current_rate_1_load = load i32 %current_rate_1

]]></Node>
<StgValue><ssdm name="current_rate_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln56 = icmp_slt  i32 %current_rate_1_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:3 %current_factor_1_load = load i32 %current_factor_1

]]></Node>
<StgValue><ssdm name="current_factor_1_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln56_1 = icmp_slt  i32 %current_factor_1_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %and_ln56 = and i1 %icmp_ln56, i1 %icmp_ln56_1

]]></Node>
<StgValue><ssdm name="and_ln56"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln56 = br i1 %and_ln56, void %_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0 %shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_1_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="33">
<![CDATA[
:1 %sext_ln58 = sext i33 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln58 = add i64 %sext_ln58, i64 %raw_data_real_i_mem_read

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln58, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="63">
<![CDATA[
:4 %sext_ln173 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:5 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln173

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %add_ln59 = add i32 %current_rate_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %store_ln59 = store i32 %add_ln59, i32 %current_rate_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %icmp_ln62 = icmp_sgt  i32 %add_ln59, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln62 = br i1 %icmp_ln62, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln63 = store i32 0, i32 %current_rate_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln64 = add i32 %current_factor_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln64 = store i32 %add_ln64, i32 %current_factor_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln65 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln66 = br void %_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_load = load i32 %current_rate

]]></Node>
<StgValue><ssdm name="current_rate_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln56_2 = icmp_slt  i32 %current_rate_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln56_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_load = load i32 %current_factor

]]></Node>
<StgValue><ssdm name="current_factor_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln56_3 = icmp_slt  i32 %current_factor_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln56_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln56_1 = and i1 %icmp_ln56_2, i1 %icmp_ln56_3

]]></Node>
<StgValue><ssdm name="and_ln56_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln56 = br i1 %and_ln56_1, void %_ZL9readInputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0 %shl_ln58_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln58_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="33">
<![CDATA[
:1 %sext_ln58_1 = sext i33 %shl_ln58_1

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln58_1 = add i64 %sext_ln58_1, i64 %raw_data_im_i_mem_read

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln173_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln58_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln173_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="63">
<![CDATA[
:4 %sext_ln173_1 = sext i63 %trunc_ln173_1

]]></Node>
<StgValue><ssdm name="sext_ln173_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:5 %gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln173_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %add_ln59_1 = add i32 %current_rate_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %store_ln59 = store i32 %add_ln59_1, i32 %current_rate

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %icmp_ln62_1 = icmp_sgt  i32 %add_ln59_1, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln62 = br i1 %icmp_ln62_1, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
<literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln63 = store i32 0, i32 %current_rate

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
<literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln64_1 = add i32 %current_factor_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
<literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln64 = store i32 %add_ln64_1, i32 %current_factor

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
<literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln65 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:0 %br_ln66 = br void %_ZL9readInputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %shouldContinue_1 = phi i1 1, void %._crit_edge, i1 0, void

]]></Node>
<StgValue><ssdm name="shouldContinue_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i11 = phi i1 1, void %._crit_edge1, i1 0, void %_ZL9readInputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i11"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %shouldContinue = or i1 %shouldContinue_1, i1 %retval_0_i11

]]></Node>
<StgValue><ssdm name="shouldContinue"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL9readInputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %br_ln90 = br i1 %shouldContinue, void, void

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:7 %gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %raw_data_real_i_stream, i16 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="92" st_id="11" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %raw_data_real_i_stream, i16 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:7 %gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %raw_data_im_i_stream, i16 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="95" st_id="12" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %raw_data_im_i_stream, i16 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
:0 %ret_ln95 = ret

]]></Node>
<StgValue><ssdm name="ret_ln95"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="137" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="138" name="raw_data_real_i_mem" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="raw_data_real_i_mem"/></StgValue>
</port>
<port id="139" name="raw_data_real_i_stream" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="raw_data_real_i_stream"/></StgValue>
</port>
<port id="140" name="raw_data_im_i_mem" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="raw_data_im_i_mem"/></StgValue>
</port>
<port id="141" name="raw_data_im_i_stream" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="raw_data_im_i_stream"/></StgValue>
</port>
<port id="142" name="current_rate_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="current_rate_1"/></StgValue>
</port>
<port id="143" name="current_factor_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="current_factor_1"/></StgValue>
</port>
<port id="144" name="current_rate" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="current_rate"/></StgValue>
</port>
<port id="145" name="current_factor" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="current_factor"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="147" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="146" toId="14">
</dataflow>
<dataflow id="149" from="empty_2" to="spectopmodule_ln0" fromId="148" toId="14">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="15">
</dataflow>
<dataflow id="152" from="gmem" to="specinterface_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="154" from="empty_13" to="specinterface_ln0" fromId="153" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="159" from="empty_12" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="160" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="161" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="163" from="empty_11" to="specinterface_ln0" fromId="162" toId="15">
</dataflow>
<dataflow id="165" from="empty_10" to="specinterface_ln0" fromId="164" toId="15">
</dataflow>
<dataflow id="166" from="empty_12" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="15">
</dataflow>
<dataflow id="169" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="15">
</dataflow>
<dataflow id="170" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="15">
</dataflow>
<dataflow id="171" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="15">
</dataflow>
<dataflow id="172" from="empty_11" to="specinterface_ln0" fromId="162" toId="15">
</dataflow>
<dataflow id="173" from="empty_12" to="specinterface_ln0" fromId="158" toId="15">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="174" toId="16">
</dataflow>
<dataflow id="176" from="gmem" to="specbitsmap_ln0" fromId="137" toId="16">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="17">
</dataflow>
<dataflow id="178" from="raw_data_real_i_mem" to="specinterface_ln0" fromId="138" toId="17">
</dataflow>
<dataflow id="180" from="empty_9" to="specinterface_ln0" fromId="179" toId="17">
</dataflow>
<dataflow id="181" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="182" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="183" from="empty_12" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="184" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="185" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="187" from="empty_1" to="specinterface_ln0" fromId="186" toId="17">
</dataflow>
<dataflow id="189" from="empty_4" to="specinterface_ln0" fromId="188" toId="17">
</dataflow>
<dataflow id="190" from="empty_12" to="specinterface_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="191" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="192" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="193" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="194" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="196" from="empty_5" to="specinterface_ln0" fromId="195" toId="17">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="197" toId="17">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="18">
</dataflow>
<dataflow id="200" from="raw_data_real_i_mem" to="specinterface_ln0" fromId="138" toId="18">
</dataflow>
<dataflow id="202" from="empty_8" to="specinterface_ln0" fromId="201" toId="18">
</dataflow>
<dataflow id="203" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="204" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="205" from="empty_12" to="specinterface_ln0" fromId="158" toId="18">
</dataflow>
<dataflow id="206" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="207" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="208" from="empty_12" to="specinterface_ln0" fromId="158" toId="18">
</dataflow>
<dataflow id="209" from="empty_12" to="specinterface_ln0" fromId="158" toId="18">
</dataflow>
<dataflow id="210" from="empty_12" to="specinterface_ln0" fromId="158" toId="18">
</dataflow>
<dataflow id="211" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="212" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="213" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="214" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="18">
</dataflow>
<dataflow id="215" from="empty_5" to="specinterface_ln0" fromId="195" toId="18">
</dataflow>
<dataflow id="216" from="empty_0" to="specinterface_ln0" fromId="197" toId="18">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="19">
</dataflow>
<dataflow id="218" from="raw_data_real_i_stream" to="specinterface_ln0" fromId="139" toId="19">
</dataflow>
<dataflow id="220" from="empty" to="specinterface_ln0" fromId="219" toId="19">
</dataflow>
<dataflow id="222" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="19">
</dataflow>
<dataflow id="223" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="19">
</dataflow>
<dataflow id="225" from="empty_6" to="specinterface_ln0" fromId="224" toId="19">
</dataflow>
<dataflow id="226" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="227" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="228" from="empty_12" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="229" from="empty_12" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="230" from="empty_12" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="231" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="232" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="233" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="234" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="235" from="empty_12" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="236" from="empty_12" to="specinterface_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="174" toId="20">
</dataflow>
<dataflow id="238" from="raw_data_real_i_stream" to="specbitsmap_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="21">
</dataflow>
<dataflow id="240" from="raw_data_im_i_mem" to="specinterface_ln0" fromId="140" toId="21">
</dataflow>
<dataflow id="241" from="empty_9" to="specinterface_ln0" fromId="179" toId="21">
</dataflow>
<dataflow id="242" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="243" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="244" from="empty_12" to="specinterface_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="245" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="246" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="247" from="empty_1" to="specinterface_ln0" fromId="186" toId="21">
</dataflow>
<dataflow id="249" from="empty_3" to="specinterface_ln0" fromId="248" toId="21">
</dataflow>
<dataflow id="250" from="empty_12" to="specinterface_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="251" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="252" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="253" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="254" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="256" from="empty_7" to="specinterface_ln0" fromId="255" toId="21">
</dataflow>
<dataflow id="257" from="empty_0" to="specinterface_ln0" fromId="197" toId="21">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="22">
</dataflow>
<dataflow id="259" from="raw_data_im_i_mem" to="specinterface_ln0" fromId="140" toId="22">
</dataflow>
<dataflow id="260" from="empty_8" to="specinterface_ln0" fromId="201" toId="22">
</dataflow>
<dataflow id="261" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="262" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="263" from="empty_12" to="specinterface_ln0" fromId="158" toId="22">
</dataflow>
<dataflow id="264" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="265" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="266" from="empty_12" to="specinterface_ln0" fromId="158" toId="22">
</dataflow>
<dataflow id="267" from="empty_12" to="specinterface_ln0" fromId="158" toId="22">
</dataflow>
<dataflow id="268" from="empty_12" to="specinterface_ln0" fromId="158" toId="22">
</dataflow>
<dataflow id="269" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="270" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="271" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="272" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="273" from="empty_7" to="specinterface_ln0" fromId="255" toId="22">
</dataflow>
<dataflow id="274" from="empty_0" to="specinterface_ln0" fromId="197" toId="22">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="23">
</dataflow>
<dataflow id="276" from="raw_data_im_i_stream" to="specinterface_ln0" fromId="141" toId="23">
</dataflow>
<dataflow id="277" from="empty" to="specinterface_ln0" fromId="219" toId="23">
</dataflow>
<dataflow id="278" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="23">
</dataflow>
<dataflow id="279" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="23">
</dataflow>
<dataflow id="280" from="empty_6" to="specinterface_ln0" fromId="224" toId="23">
</dataflow>
<dataflow id="281" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="282" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="283" from="empty_12" to="specinterface_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="284" from="empty_12" to="specinterface_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="285" from="empty_12" to="specinterface_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="286" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="287" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="288" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="289" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="290" from="empty_12" to="specinterface_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="291" from="empty_12" to="specinterface_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="174" toId="24">
</dataflow>
<dataflow id="293" from="raw_data_im_i_stream" to="specbitsmap_ln0" fromId="141" toId="24">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="150" toId="25">
</dataflow>
<dataflow id="295" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="296" from="empty_9" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="297" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="298" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="299" from="empty_12" to="specinterface_ln0" fromId="158" toId="25">
</dataflow>
<dataflow id="300" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="301" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="302" from="empty_1" to="specinterface_ln0" fromId="186" toId="25">
</dataflow>
<dataflow id="303" from="empty_12" to="specinterface_ln0" fromId="158" toId="25">
</dataflow>
<dataflow id="304" from="empty_12" to="specinterface_ln0" fromId="158" toId="25">
</dataflow>
<dataflow id="305" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="306" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="307" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="308" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="25">
</dataflow>
<dataflow id="309" from="empty_12" to="specinterface_ln0" fromId="158" toId="25">
</dataflow>
<dataflow id="310" from="empty_12" to="specinterface_ln0" fromId="158" toId="25">
</dataflow>
<dataflow id="312" from="_ssdm_op_Read.s_axilite.i64" to="raw_data_im_i_mem_read" fromId="311" toId="26">
</dataflow>
<dataflow id="313" from="raw_data_im_i_mem" to="raw_data_im_i_mem_read" fromId="140" toId="26">
</dataflow>
<dataflow id="314" from="_ssdm_op_Read.s_axilite.i64" to="raw_data_real_i_mem_read" fromId="311" toId="27">
</dataflow>
<dataflow id="315" from="raw_data_real_i_mem" to="raw_data_real_i_mem_read" fromId="138" toId="27">
</dataflow>
<dataflow id="317" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="316" toId="29">
</dataflow>
<dataflow id="319" from="StgValue_318" to="specpipeline_ln0" fromId="318" toId="29">
</dataflow>
<dataflow id="320" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="321" from="StgValue_221" to="specpipeline_ln0" fromId="221" toId="29">
</dataflow>
<dataflow id="322" from="StgValue_155" to="specpipeline_ln0" fromId="155" toId="29">
</dataflow>
<dataflow id="324" from="p_str" to="specpipeline_ln0" fromId="323" toId="29">
</dataflow>
<dataflow id="325" from="current_rate_1" to="current_rate_1_load" fromId="142" toId="30">
</dataflow>
<dataflow id="326" from="current_rate_1_load" to="icmp_ln56" fromId="30" toId="31">
</dataflow>
<dataflow id="328" from="StgValue_327" to="icmp_ln56" fromId="327" toId="31">
</dataflow>
<dataflow id="329" from="current_factor_1" to="current_factor_1_load" fromId="143" toId="32">
</dataflow>
<dataflow id="330" from="current_factor_1_load" to="icmp_ln56_1" fromId="32" toId="33">
</dataflow>
<dataflow id="331" from="StgValue_221" to="icmp_ln56_1" fromId="221" toId="33">
</dataflow>
<dataflow id="332" from="icmp_ln56" to="and_ln56" fromId="31" toId="34">
</dataflow>
<dataflow id="333" from="icmp_ln56_1" to="and_ln56" fromId="33" toId="34">
</dataflow>
<dataflow id="334" from="and_ln56" to="br_ln56" fromId="34" toId="35">
</dataflow>
<dataflow id="336" from="_ssdm_op_BitConcatenate.i33.i32.i1" to="shl_ln" fromId="335" toId="36">
</dataflow>
<dataflow id="337" from="current_rate_1_load" to="shl_ln" fromId="30" toId="36">
</dataflow>
<dataflow id="339" from="StgValue_338" to="shl_ln" fromId="338" toId="36">
</dataflow>
<dataflow id="340" from="shl_ln" to="sext_ln58" fromId="36" toId="37">
</dataflow>
<dataflow id="341" from="sext_ln58" to="add_ln58" fromId="37" toId="38">
</dataflow>
<dataflow id="342" from="raw_data_real_i_mem_read" to="add_ln58" fromId="27" toId="38">
</dataflow>
<dataflow id="344" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln" fromId="343" toId="39">
</dataflow>
<dataflow id="345" from="add_ln58" to="trunc_ln" fromId="38" toId="39">
</dataflow>
<dataflow id="346" from="StgValue_221" to="trunc_ln" fromId="221" toId="39">
</dataflow>
<dataflow id="348" from="StgValue_347" to="trunc_ln" fromId="347" toId="39">
</dataflow>
<dataflow id="349" from="trunc_ln" to="sext_ln173" fromId="39" toId="40">
</dataflow>
<dataflow id="350" from="gmem" to="gmem_addr" fromId="137" toId="41">
</dataflow>
<dataflow id="351" from="sext_ln173" to="gmem_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="352" from="current_rate_1_load" to="add_ln59" fromId="30" toId="42">
</dataflow>
<dataflow id="353" from="StgValue_221" to="add_ln59" fromId="221" toId="42">
</dataflow>
<dataflow id="354" from="add_ln59" to="store_ln59" fromId="42" toId="43">
</dataflow>
<dataflow id="355" from="current_rate_1" to="store_ln59" fromId="142" toId="43">
</dataflow>
<dataflow id="356" from="add_ln59" to="icmp_ln62" fromId="42" toId="44">
</dataflow>
<dataflow id="358" from="StgValue_357" to="icmp_ln62" fromId="357" toId="44">
</dataflow>
<dataflow id="359" from="icmp_ln62" to="br_ln62" fromId="44" toId="45">
</dataflow>
<dataflow id="360" from="StgValue_155" to="store_ln63" fromId="155" toId="46">
</dataflow>
<dataflow id="361" from="current_rate_1" to="store_ln63" fromId="142" toId="46">
</dataflow>
<dataflow id="362" from="current_factor_1_load" to="add_ln64" fromId="32" toId="47">
</dataflow>
<dataflow id="363" from="StgValue_221" to="add_ln64" fromId="221" toId="47">
</dataflow>
<dataflow id="364" from="add_ln64" to="store_ln64" fromId="47" toId="48">
</dataflow>
<dataflow id="365" from="current_factor_1" to="store_ln64" fromId="143" toId="48">
</dataflow>
<dataflow id="366" from="current_rate" to="current_rate_load" fromId="144" toId="51">
</dataflow>
<dataflow id="367" from="current_rate_load" to="icmp_ln56_2" fromId="51" toId="52">
</dataflow>
<dataflow id="368" from="StgValue_327" to="icmp_ln56_2" fromId="327" toId="52">
</dataflow>
<dataflow id="369" from="current_factor" to="current_factor_load" fromId="145" toId="53">
</dataflow>
<dataflow id="370" from="current_factor_load" to="icmp_ln56_3" fromId="53" toId="54">
</dataflow>
<dataflow id="371" from="StgValue_221" to="icmp_ln56_3" fromId="221" toId="54">
</dataflow>
<dataflow id="372" from="icmp_ln56_2" to="and_ln56_1" fromId="52" toId="55">
</dataflow>
<dataflow id="373" from="icmp_ln56_3" to="and_ln56_1" fromId="54" toId="55">
</dataflow>
<dataflow id="374" from="and_ln56_1" to="br_ln56" fromId="55" toId="56">
</dataflow>
<dataflow id="375" from="_ssdm_op_BitConcatenate.i33.i32.i1" to="shl_ln58_1" fromId="335" toId="57">
</dataflow>
<dataflow id="376" from="current_rate_load" to="shl_ln58_1" fromId="51" toId="57">
</dataflow>
<dataflow id="377" from="StgValue_338" to="shl_ln58_1" fromId="338" toId="57">
</dataflow>
<dataflow id="378" from="shl_ln58_1" to="sext_ln58_1" fromId="57" toId="58">
</dataflow>
<dataflow id="379" from="sext_ln58_1" to="add_ln58_1" fromId="58" toId="59">
</dataflow>
<dataflow id="380" from="raw_data_im_i_mem_read" to="add_ln58_1" fromId="26" toId="59">
</dataflow>
<dataflow id="381" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln173_1" fromId="343" toId="60">
</dataflow>
<dataflow id="382" from="add_ln58_1" to="trunc_ln173_1" fromId="59" toId="60">
</dataflow>
<dataflow id="383" from="StgValue_221" to="trunc_ln173_1" fromId="221" toId="60">
</dataflow>
<dataflow id="384" from="StgValue_347" to="trunc_ln173_1" fromId="347" toId="60">
</dataflow>
<dataflow id="385" from="trunc_ln173_1" to="sext_ln173_1" fromId="60" toId="61">
</dataflow>
<dataflow id="386" from="gmem" to="gmem_addr_1" fromId="137" toId="62">
</dataflow>
<dataflow id="387" from="sext_ln173_1" to="gmem_addr_1" fromId="61" toId="62">
</dataflow>
<dataflow id="388" from="current_rate_load" to="add_ln59_1" fromId="51" toId="63">
</dataflow>
<dataflow id="389" from="StgValue_221" to="add_ln59_1" fromId="221" toId="63">
</dataflow>
<dataflow id="390" from="add_ln59_1" to="store_ln59" fromId="63" toId="64">
</dataflow>
<dataflow id="391" from="current_rate" to="store_ln59" fromId="144" toId="64">
</dataflow>
<dataflow id="392" from="add_ln59_1" to="icmp_ln62_1" fromId="63" toId="65">
</dataflow>
<dataflow id="393" from="StgValue_357" to="icmp_ln62_1" fromId="357" toId="65">
</dataflow>
<dataflow id="394" from="icmp_ln62_1" to="br_ln62" fromId="65" toId="66">
</dataflow>
<dataflow id="395" from="StgValue_155" to="store_ln63" fromId="155" toId="67">
</dataflow>
<dataflow id="396" from="current_rate" to="store_ln63" fromId="144" toId="67">
</dataflow>
<dataflow id="397" from="current_factor_load" to="add_ln64_1" fromId="53" toId="68">
</dataflow>
<dataflow id="398" from="StgValue_221" to="add_ln64_1" fromId="221" toId="68">
</dataflow>
<dataflow id="399" from="add_ln64_1" to="store_ln64" fromId="68" toId="69">
</dataflow>
<dataflow id="400" from="current_factor" to="store_ln64" fromId="145" toId="69">
</dataflow>
<dataflow id="402" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="401" toId="72">
</dataflow>
<dataflow id="403" from="gmem_addr" to="gmem_load_req" fromId="41" toId="72">
</dataflow>
<dataflow id="404" from="StgValue_221" to="gmem_load_req" fromId="221" toId="72">
</dataflow>
<dataflow id="406" from="StgValue_405" to="shouldContinue_1" fromId="405" toId="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="407" from="br_ln66" to="shouldContinue_1" fromId="50" toId="73">
</dataflow>
<dataflow id="408" from="StgValue_338" to="shouldContinue_1" fromId="338" toId="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="409" from="br_ln56" to="shouldContinue_1" fromId="35" toId="73">
</dataflow>
<dataflow id="410" from="StgValue_405" to="retval_0_i11" fromId="405" toId="74">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="411" from="br_ln66" to="retval_0_i11" fromId="71" toId="74">
</dataflow>
<dataflow id="412" from="StgValue_338" to="retval_0_i11" fromId="338" toId="74">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="413" from="br_ln56" to="retval_0_i11" fromId="56" toId="74">
</dataflow>
<dataflow id="414" from="shouldContinue_1" to="shouldContinue" fromId="73" toId="75">
</dataflow>
<dataflow id="415" from="retval_0_i11" to="shouldContinue" fromId="74" toId="75">
</dataflow>
<dataflow id="416" from="shouldContinue" to="br_ln90" fromId="75" toId="76">
</dataflow>
<dataflow id="417" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="401" toId="77">
</dataflow>
<dataflow id="418" from="gmem_addr" to="gmem_load_req" fromId="41" toId="77">
</dataflow>
<dataflow id="419" from="StgValue_221" to="gmem_load_req" fromId="221" toId="77">
</dataflow>
<dataflow id="420" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_1_req" fromId="401" toId="78">
</dataflow>
<dataflow id="421" from="gmem_addr_1" to="gmem_load_1_req" fromId="62" toId="78">
</dataflow>
<dataflow id="422" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="78">
</dataflow>
<dataflow id="423" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="401" toId="79">
</dataflow>
<dataflow id="424" from="gmem_addr" to="gmem_load_req" fromId="41" toId="79">
</dataflow>
<dataflow id="425" from="StgValue_221" to="gmem_load_req" fromId="221" toId="79">
</dataflow>
<dataflow id="426" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_1_req" fromId="401" toId="80">
</dataflow>
<dataflow id="427" from="gmem_addr_1" to="gmem_load_1_req" fromId="62" toId="80">
</dataflow>
<dataflow id="428" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="80">
</dataflow>
<dataflow id="429" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="401" toId="81">
</dataflow>
<dataflow id="430" from="gmem_addr" to="gmem_load_req" fromId="41" toId="81">
</dataflow>
<dataflow id="431" from="StgValue_221" to="gmem_load_req" fromId="221" toId="81">
</dataflow>
<dataflow id="432" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_1_req" fromId="401" toId="82">
</dataflow>
<dataflow id="433" from="gmem_addr_1" to="gmem_load_1_req" fromId="62" toId="82">
</dataflow>
<dataflow id="434" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="82">
</dataflow>
<dataflow id="435" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="401" toId="83">
</dataflow>
<dataflow id="436" from="gmem_addr" to="gmem_load_req" fromId="41" toId="83">
</dataflow>
<dataflow id="437" from="StgValue_221" to="gmem_load_req" fromId="221" toId="83">
</dataflow>
<dataflow id="438" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_1_req" fromId="401" toId="84">
</dataflow>
<dataflow id="439" from="gmem_addr_1" to="gmem_load_1_req" fromId="62" toId="84">
</dataflow>
<dataflow id="440" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="84">
</dataflow>
<dataflow id="441" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="401" toId="85">
</dataflow>
<dataflow id="442" from="gmem_addr" to="gmem_load_req" fromId="41" toId="85">
</dataflow>
<dataflow id="443" from="StgValue_221" to="gmem_load_req" fromId="221" toId="85">
</dataflow>
<dataflow id="444" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_1_req" fromId="401" toId="86">
</dataflow>
<dataflow id="445" from="gmem_addr_1" to="gmem_load_1_req" fromId="62" toId="86">
</dataflow>
<dataflow id="446" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="86">
</dataflow>
<dataflow id="447" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="401" toId="87">
</dataflow>
<dataflow id="448" from="gmem_addr" to="gmem_load_req" fromId="41" toId="87">
</dataflow>
<dataflow id="449" from="StgValue_221" to="gmem_load_req" fromId="221" toId="87">
</dataflow>
<dataflow id="450" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_1_req" fromId="401" toId="88">
</dataflow>
<dataflow id="451" from="gmem_addr_1" to="gmem_load_1_req" fromId="62" toId="88">
</dataflow>
<dataflow id="452" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="88">
</dataflow>
<dataflow id="454" from="_ssdm_op_Read.m_axi.i16P1A" to="gmem_addr_read" fromId="453" toId="89">
</dataflow>
<dataflow id="455" from="gmem_addr" to="gmem_addr_read" fromId="41" toId="89">
</dataflow>
<dataflow id="457" from="_ssdm_op_Write.axis.volatile.i16P128A" to="write_ln173" fromId="456" toId="90">
</dataflow>
<dataflow id="458" from="raw_data_real_i_stream" to="write_ln173" fromId="139" toId="90">
</dataflow>
<dataflow id="459" from="gmem_addr_read" to="write_ln173" fromId="89" toId="90">
</dataflow>
<dataflow id="460" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_1_req" fromId="401" toId="91">
</dataflow>
<dataflow id="461" from="gmem_addr_1" to="gmem_load_1_req" fromId="62" toId="91">
</dataflow>
<dataflow id="462" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="91">
</dataflow>
<dataflow id="463" from="_ssdm_op_Write.axis.volatile.i16P128A" to="write_ln173" fromId="456" toId="92">
</dataflow>
<dataflow id="464" from="raw_data_real_i_stream" to="write_ln173" fromId="139" toId="92">
</dataflow>
<dataflow id="465" from="gmem_addr_read" to="write_ln173" fromId="89" toId="92">
</dataflow>
<dataflow id="466" from="_ssdm_op_Read.m_axi.i16P1A" to="gmem_addr_1_read" fromId="453" toId="93">
</dataflow>
<dataflow id="467" from="gmem_addr_1" to="gmem_addr_1_read" fromId="62" toId="93">
</dataflow>
<dataflow id="468" from="_ssdm_op_Write.axis.volatile.i16P128A" to="write_ln173" fromId="456" toId="94">
</dataflow>
<dataflow id="469" from="raw_data_im_i_stream" to="write_ln173" fromId="141" toId="94">
</dataflow>
<dataflow id="470" from="gmem_addr_1_read" to="write_ln173" fromId="93" toId="94">
</dataflow>
<dataflow id="471" from="_ssdm_op_Write.axis.volatile.i16P128A" to="write_ln173" fromId="456" toId="95">
</dataflow>
<dataflow id="472" from="raw_data_im_i_stream" to="write_ln173" fromId="141" toId="95">
</dataflow>
<dataflow id="473" from="gmem_addr_1_read" to="write_ln173" fromId="93" toId="95">
</dataflow>
<dataflow id="474" from="and_ln56" to="StgValue_2" fromId="34" toId="2">
</dataflow>
<dataflow id="475" from="icmp_ln62" to="StgValue_2" fromId="44" toId="2">
</dataflow>
<dataflow id="476" from="and_ln56_1" to="StgValue_2" fromId="55" toId="2">
</dataflow>
<dataflow id="477" from="icmp_ln62_1" to="StgValue_2" fromId="65" toId="2">
</dataflow>
<dataflow id="478" from="and_ln56" to="StgValue_3" fromId="34" toId="3">
</dataflow>
<dataflow id="479" from="and_ln56" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="480" from="and_ln56_1" to="StgValue_4" fromId="55" toId="4">
</dataflow>
<dataflow id="481" from="and_ln56" to="StgValue_5" fromId="34" toId="5">
</dataflow>
<dataflow id="482" from="and_ln56_1" to="StgValue_5" fromId="55" toId="5">
</dataflow>
<dataflow id="483" from="and_ln56" to="StgValue_6" fromId="34" toId="6">
</dataflow>
<dataflow id="484" from="and_ln56_1" to="StgValue_6" fromId="55" toId="6">
</dataflow>
<dataflow id="485" from="and_ln56" to="StgValue_7" fromId="34" toId="7">
</dataflow>
<dataflow id="486" from="and_ln56_1" to="StgValue_7" fromId="55" toId="7">
</dataflow>
<dataflow id="487" from="and_ln56" to="StgValue_8" fromId="34" toId="8">
</dataflow>
<dataflow id="488" from="and_ln56_1" to="StgValue_8" fromId="55" toId="8">
</dataflow>
<dataflow id="489" from="and_ln56" to="StgValue_9" fromId="34" toId="9">
</dataflow>
<dataflow id="490" from="and_ln56_1" to="StgValue_9" fromId="55" toId="9">
</dataflow>
<dataflow id="491" from="and_ln56" to="StgValue_10" fromId="34" toId="10">
</dataflow>
<dataflow id="492" from="and_ln56_1" to="StgValue_10" fromId="55" toId="10">
</dataflow>
<dataflow id="493" from="and_ln56" to="StgValue_11" fromId="34" toId="11">
</dataflow>
<dataflow id="494" from="and_ln56_1" to="StgValue_11" fromId="55" toId="11">
</dataflow>
<dataflow id="495" from="and_ln56_1" to="StgValue_12" fromId="55" toId="12">
</dataflow>
<dataflow id="496" from="shouldContinue" to="StgValue_12" fromId="75" toId="12">
</dataflow>
<dataflow id="497" from="and_ln56" to="StgValue_12" fromId="34" toId="12">
</dataflow>
<dataflow id="498" from="and_ln56_1" to="StgValue_3" fromId="55" toId="3">
</dataflow>
</dataflows>


</stg>
