[12:39:56.932] <TB0>     INFO: *** Welcome to pxar ***
[12:39:56.932] <TB0>     INFO: *** Today: 2016/09/23
[12:39:56.939] <TB0>     INFO: *** Version: 47bc-dirty
[12:39:56.939] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C15.dat
[12:39:56.939] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:39:56.939] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//defaultMaskFile.dat
[12:39:56.939] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters_C15.dat
[12:39:57.013] <TB0>     INFO:         clk: 4
[12:39:57.013] <TB0>     INFO:         ctr: 4
[12:39:57.013] <TB0>     INFO:         sda: 19
[12:39:57.013] <TB0>     INFO:         tin: 9
[12:39:57.013] <TB0>     INFO:         level: 15
[12:39:57.013] <TB0>     INFO:         triggerdelay: 0
[12:39:57.013] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:39:57.013] <TB0>     INFO: Log level: DEBUG
[12:39:57.021] <TB0>     INFO: Found DTB DTB_WWXGRB
[12:39:57.032] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[12:39:57.035] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[12:39:57.037] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[12:39:58.591] <TB0>     INFO: DUT info: 
[12:39:58.591] <TB0>     INFO: The DUT currently contains the following objects:
[12:39:58.591] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:39:58.591] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[12:39:58.591] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[12:39:58.591] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:39:58.591] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.591] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.591] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.591] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:39:58.592] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:39:58.593] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:39:58.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:39:58.600] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32952320
[12:39:58.600] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x13a1310
[12:39:58.600] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1313770
[12:39:58.600] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7efed9d94010
[12:39:58.600] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7efedffff510
[12:39:58.600] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33017856 fPxarMemory = 0x7efed9d94010
[12:39:58.601] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 386.7mA
[12:39:58.602] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[12:39:58.602] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.5 C
[12:39:58.602] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:39:58.003] <TB0>     INFO: enter 'restricted' command line mode
[12:39:58.003] <TB0>     INFO: enter test to run
[12:39:58.003] <TB0>     INFO:   test: FPIXTest no parameter change
[12:39:58.003] <TB0>     INFO:   running: fpixtest
[12:39:58.003] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:39:59.006] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:39:59.006] <TB0>     INFO: ######################################################################
[12:39:59.006] <TB0>     INFO: PixTestFPIXTest::doTest()
[12:39:59.006] <TB0>     INFO: ######################################################################
[12:39:59.009] <TB0>     INFO: ######################################################################
[12:39:59.009] <TB0>     INFO: PixTestPretest::doTest()
[12:39:59.009] <TB0>     INFO: ######################################################################
[12:39:59.012] <TB0>     INFO:    ----------------------------------------------------------------------
[12:39:59.012] <TB0>     INFO:    PixTestPretest::programROC() 
[12:39:59.012] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:17.029] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:40:17.029] <TB0>     INFO: IA differences per ROC:  19.3 19.3 19.3 16.9 20.9 20.1 18.5 19.3 18.5 17.7 20.1 18.5 20.1 20.1 20.1 20.1
[12:40:17.098] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:17.098] <TB0>     INFO:    PixTestPretest::checkIdig() 
[12:40:17.098] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:18.351] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[12:40:18.852] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[12:40:19.354] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[12:40:19.856] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[12:40:20.358] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[12:40:20.859] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[12:40:21.361] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[12:40:21.863] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[12:40:22.365] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[12:40:22.866] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[12:40:23.368] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[12:40:23.870] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[12:40:24.372] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[12:40:24.873] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[12:40:25.375] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[12:40:25.877] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[12:40:26.130] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 
[12:40:26.130] <TB0>     INFO: Test took 9035 ms.
[12:40:26.131] <TB0>     INFO: PixTestPretest::checkIdig() done.
[12:40:26.162] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:26.162] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:40:26.162] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:26.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 72.2813 mA
[12:40:26.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.1187 mA
[12:40:26.468] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.1187 mA
[12:40:26.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.9187 mA
[12:40:26.670] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  74 Ia 24.1187 mA
[12:40:26.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.7187 mA
[12:40:26.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  92 Ia 24.9187 mA
[12:40:26.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  88 Ia 24.1187 mA
[12:40:27.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 25.7187 mA
[12:40:27.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  69 Ia 24.1187 mA
[12:40:27.279] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.9187 mA
[12:40:27.379] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  74 Ia 24.1187 mA
[12:40:27.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.1187 mA
[12:40:27.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.1187 mA
[12:40:27.686] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.3187 mA
[12:40:27.787] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  82 Ia 24.1187 mA
[12:40:27.888] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.3187 mA
[12:40:27.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  82 Ia 24.1187 mA
[12:40:28.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.9187 mA
[12:40:28.191] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  74 Ia 24.1187 mA
[12:40:28.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.3187 mA
[12:40:28.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  82 Ia 24.9187 mA
[12:40:28.493] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  78 Ia 23.3187 mA
[12:40:28.594] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 24.9187 mA
[12:40:28.695] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 23.3187 mA
[12:40:28.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  82 Ia 24.9187 mA
[12:40:28.896] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  78 Ia 23.3187 mA
[12:40:28.997] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  82 Ia 24.9187 mA
[12:40:29.097] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  78 Ia 23.3187 mA
[12:40:29.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  82 Ia 24.9187 mA
[12:40:29.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  78 Ia 23.3187 mA
[12:40:29.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  82 Ia 24.9187 mA
[12:40:29.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.1187 mA
[12:40:29.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 25.7187 mA
[12:40:29.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  69 Ia 23.3187 mA
[12:40:29.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  73 Ia 24.1187 mA
[12:40:29.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.9187 mA
[12:40:30.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  74 Ia 23.3187 mA
[12:40:30.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  78 Ia 24.1187 mA
[12:40:30.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.9187 mA
[12:40:30.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  74 Ia 23.3187 mA
[12:40:30.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  78 Ia 24.9187 mA
[12:40:30.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  74 Ia 23.3187 mA
[12:40:30.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 24.9187 mA
[12:40:30.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  74 Ia 23.3187 mA
[12:40:30.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  78 Ia 24.9187 mA
[12:40:30.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  74 Ia 23.3187 mA
[12:40:31.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 24.9187 mA
[12:40:31.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  74 Ia 23.3187 mA
[12:40:31.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  78 Ia 24.1187 mA
[12:40:31.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[12:40:31.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[12:40:31.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  74
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  88
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  69
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  74
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  82
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  74
[12:40:31.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[12:40:31.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[12:40:31.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  73
[12:40:31.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[12:40:31.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[12:40:33.074] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[12:40:33.074] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  18.5  19.3  18.5  18.5  18.5  19.3  19.3  18.5  20.1  19.3  18.5  19.3  19.3
[12:40:33.108] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:33.109] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[12:40:33.109] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:33.245] <TB0>     INFO: Expecting 231680 events.
[12:40:41.325] <TB0>     INFO: 231680 events read in total (7363ms).
[12:40:41.481] <TB0>     INFO: Test took 8370ms.
[12:40:41.682] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 62
[12:40:41.686] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 61
[12:40:41.689] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 62
[12:40:41.693] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 62
[12:40:41.696] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 82 and Delta(CalDel) = 65
[12:40:41.700] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 98 and Delta(CalDel) = 62
[12:40:41.704] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 99 and Delta(CalDel) = 62
[12:40:41.707] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 58
[12:40:41.711] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 108 and Delta(CalDel) = 60
[12:40:41.714] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 58
[12:40:41.718] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 62
[12:40:41.721] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 63
[12:40:41.725] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 65
[12:40:41.729] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 78 and Delta(CalDel) = 60
[12:40:41.733] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 85 and Delta(CalDel) = 64
[12:40:41.737] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 76 and Delta(CalDel) = 64
[12:40:41.777] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:40:41.813] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:41.813] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:40:41.813] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:41.949] <TB0>     INFO: Expecting 231680 events.
[12:40:50.021] <TB0>     INFO: 231680 events read in total (7357ms).
[12:40:50.026] <TB0>     INFO: Test took 8209ms.
[12:40:50.049] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[12:40:50.364] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[12:40:50.368] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[12:40:50.371] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[12:40:50.374] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 159 +/- 33
[12:40:50.378] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31
[12:40:50.381] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31
[12:40:50.385] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[12:40:50.388] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[12:40:50.392] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[12:40:50.395] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31
[12:40:50.399] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[12:40:50.402] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 33
[12:40:50.406] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[12:40:50.409] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 33
[12:40:50.413] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 32
[12:40:50.446] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:40:50.446] <TB0>     INFO: CalDel:      145   141   141   139   159   126   132   129   127   122   126   138   162   128   160   153
[12:40:50.446] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:40:50.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C0.dat
[12:40:50.451] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C1.dat
[12:40:50.451] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C2.dat
[12:40:50.451] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C3.dat
[12:40:50.451] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C4.dat
[12:40:50.452] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C5.dat
[12:40:50.452] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C6.dat
[12:40:50.452] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C7.dat
[12:40:50.452] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C8.dat
[12:40:50.452] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C9.dat
[12:40:50.452] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C10.dat
[12:40:50.452] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C11.dat
[12:40:50.452] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C12.dat
[12:40:50.453] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C13.dat
[12:40:50.453] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C14.dat
[12:40:50.453] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C15.dat
[12:40:50.453] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:40:50.453] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:40:50.453] <TB0>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[12:40:50.453] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:40:50.539] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:40:50.539] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:40:50.539] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:40:50.539] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:40:50.542] <TB0>     INFO: ######################################################################
[12:40:50.542] <TB0>     INFO: PixTestTiming::doTest()
[12:40:50.542] <TB0>     INFO: ######################################################################
[12:40:50.542] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:50.542] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[12:40:50.542] <TB0>     INFO:    ----------------------------------------------------------------------
[12:40:50.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:40:52.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:40:54.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:40:57.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:40:59.443] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:41:01.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:41:03.989] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:41:06.262] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:41:08.535] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:41:10.808] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:41:13.081] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:41:15.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:41:17.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:41:19.900] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:41:32.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:41:35.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:41:37.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:41:42.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:41:43.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:41:45.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:41:46.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:41:48.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:41:49.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:41:51.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:41:52.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:42:05.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:42:08.196] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:42:11.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:42:14.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:42:16.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:42:20.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:42:22.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:42:25.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:42:27.761] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:42:40.093] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:42:52.407] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:43:04.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:43:17.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:43:29.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:43:41.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:43:54.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:43:56.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:43:58.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:44:01.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:44:03.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:44:05.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:44:07.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:44:10.257] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:44:12.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:44:14.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:44:16.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:44:18.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:44:20.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:44:23.143] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:44:25.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:44:27.690] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:44:29.963] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:44:32.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:44:34.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:44:36.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:44:39.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:44:41.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:44:43.603] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:44:45.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:44:48.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:44:50.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:44:52.695] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:44:54.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:44:57.244] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:44:59.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:45:01.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:45:04.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:45:06.337] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:45:08.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:45:10.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:45:13.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:45:15.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:45:17.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:45:19.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:45:22.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:45:24.523] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:45:28.298] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:45:29.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:45:31.338] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:45:32.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:45:34.377] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:45:35.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:45:37.416] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:45:38.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:45:40.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:45:44.045] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:45:47.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:45:51.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:45:55.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:45:58.963] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:46:02.739] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:46:06.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:46:07.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:46:09.368] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:46:10.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:46:12.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:46:13.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:46:15.451] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:46:16.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:46:18.491] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:46:20.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:46:23.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:46:25.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:46:27.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:46:29.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:46:32.130] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:46:34.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:46:36.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:46:38.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:46:41.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:46:43.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:46:45.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:46:48.043] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:46:50.317] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:46:52.590] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:46:54.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:46:57.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:46:59.409] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:47:01.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:47:03.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:47:07.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:47:09.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:47:12.092] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:47:14.750] <TB0>     INFO: TBM Phase Settings: 232
[12:47:14.750] <TB0>     INFO: 400MHz Phase: 2
[12:47:14.751] <TB0>     INFO: 160MHz Phase: 7
[12:47:14.751] <TB0>     INFO: Functional Phase Area: 3
[12:47:14.753] <TB0>     INFO: Test took 384211 ms.
[12:47:14.754] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:47:14.754] <TB0>     INFO:    ----------------------------------------------------------------------
[12:47:14.754] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[12:47:14.754] <TB0>     INFO:    ----------------------------------------------------------------------
[12:47:14.754] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:47:15.895] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:47:17.791] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:47:19.686] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:47:21.581] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:47:23.477] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:47:25.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:47:27.268] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:47:28.789] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:47:30.498] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:47:32.017] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:47:33.536] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:47:35.056] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:47:36.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:47:38.095] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:47:39.614] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:47:41.135] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:47:42.654] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:47:44.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:47:46.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:47:48.721] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:47:50.994] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:47:53.267] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:47:55.540] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:47:57.060] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:47:58.580] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:48:00.099] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:48:02.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:48:04.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:48:06.919] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:48:09.193] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:48:11.466] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:48:12.986] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:48:14.505] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:48:16.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:48:18.299] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:48:20.573] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:48:22.846] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:48:25.119] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:48:27.393] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:48:28.913] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:48:30.432] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:48:31.953] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:48:34.226] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:48:36.500] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:48:38.773] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:48:41.046] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:48:43.320] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:48:44.840] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:48:46.360] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:48:47.880] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:48:50.153] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:48:52.426] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:48:54.700] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:48:56.973] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:48:59.246] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:49:00.766] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:49:02.285] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:49:03.805] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:49:05.326] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:49:07.598] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:49:09.118] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:49:11.391] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:49:12.910] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:49:14.813] <TB0>     INFO: ROC Delay Settings: 228
[12:49:14.813] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[12:49:14.813] <TB0>     INFO: ROC Port 0 Delay: 4
[12:49:14.813] <TB0>     INFO: ROC Port 1 Delay: 4
[12:49:14.813] <TB0>     INFO: Functional ROC Area: 5
[12:49:14.816] <TB0>     INFO: Test took 120062 ms.
[12:49:14.816] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[12:49:14.816] <TB0>     INFO:    ----------------------------------------------------------------------
[12:49:14.816] <TB0>     INFO:    PixTestTiming::TimingTest()
[12:49:14.816] <TB0>     INFO:    ----------------------------------------------------------------------
[12:49:15.955] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 a101 8040 4029 4028 4029 4028 4029 4028 4028 4028 e062 c000 
[12:49:15.955] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a102 80b1 4028 4028 4028 4029 4028 4029 4029 4029 e022 c000 
[12:49:15.955] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a103 80c0 4028 4029 4028 402b 4028 402b 402b 402b e022 c000 
[12:49:15.955] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:49:30.062] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:30.062] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:49:44.195] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:44.195] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:49:58.288] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:58.288] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:50:12.412] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:12.412] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:50:26.464] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:26.464] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:50:40.543] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:40.543] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:50:54.589] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:54.589] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:51:08.654] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:08.654] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:51:22.806] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:22.806] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:51:37.018] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:37.401] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:37.413] <TB0>     INFO: Decoding statistics:
[12:51:37.413] <TB0>     INFO:   General information:
[12:51:37.413] <TB0>     INFO: 	 16bit words read:         240000000
[12:51:37.413] <TB0>     INFO: 	 valid events total:       20000000
[12:51:37.413] <TB0>     INFO: 	 empty events:             20000000
[12:51:37.413] <TB0>     INFO: 	 valid events with pixels: 0
[12:51:37.413] <TB0>     INFO: 	 valid pixel hits:         0
[12:51:37.413] <TB0>     INFO:   Event errors: 	           0
[12:51:37.413] <TB0>     INFO: 	 start marker:             0
[12:51:37.413] <TB0>     INFO: 	 stop marker:              0
[12:51:37.413] <TB0>     INFO: 	 overflow:                 0
[12:51:37.413] <TB0>     INFO: 	 invalid 5bit words:       0
[12:51:37.413] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[12:51:37.413] <TB0>     INFO:   TBM errors: 		           0
[12:51:37.413] <TB0>     INFO: 	 flawed TBM headers:       0
[12:51:37.413] <TB0>     INFO: 	 flawed TBM trailers:      0
[12:51:37.413] <TB0>     INFO: 	 event ID mismatches:      0
[12:51:37.413] <TB0>     INFO:   ROC errors: 		           0
[12:51:37.413] <TB0>     INFO: 	 missing ROC header(s):    0
[12:51:37.413] <TB0>     INFO: 	 misplaced readback start: 0
[12:51:37.413] <TB0>     INFO:   Pixel decoding errors:	   0
[12:51:37.413] <TB0>     INFO: 	 pixel data incomplete:    0
[12:51:37.413] <TB0>     INFO: 	 pixel address:            0
[12:51:37.413] <TB0>     INFO: 	 pulse height fill bit:    0
[12:51:37.413] <TB0>     INFO: 	 buffer corruption:        0
[12:51:37.413] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:37.413] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:51:37.413] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:37.413] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:37.413] <TB0>     INFO:    Read back bit status: 1
[12:51:37.413] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:37.413] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:37.413] <TB0>     INFO:    Timings are good!
[12:51:37.413] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:37.413] <TB0>     INFO: Test took 142597 ms.
[12:51:37.413] <TB0>     INFO: PixTestTiming::TimingTest() done.
[12:51:37.414] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:51:37.414] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:51:37.414] <TB0>     INFO: PixTestTiming::doTest took 646875 ms.
[12:51:37.414] <TB0>     INFO: PixTestTiming::doTest() done
[12:51:37.414] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:51:37.414] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[12:51:37.414] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[12:51:37.414] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[12:51:37.414] <TB0>     INFO: Write out ROCDelayScan3_V0
[12:51:37.415] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[12:51:37.415] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:51:37.767] <TB0>     INFO: ######################################################################
[12:51:37.767] <TB0>     INFO: PixTestAlive::doTest()
[12:51:37.767] <TB0>     INFO: ######################################################################
[12:51:37.770] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:37.770] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:51:37.770] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:37.771] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:51:38.122] <TB0>     INFO: Expecting 41600 events.
[12:51:42.193] <TB0>     INFO: 41600 events read in total (3356ms).
[12:51:42.194] <TB0>     INFO: Test took 4422ms.
[12:51:42.202] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:42.202] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:51:42.202] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:51:42.575] <TB0>     INFO: PixTestAlive::aliveTest() done
[12:51:42.575] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    1    0    0    0    0    0    0    0    0    1    0
[12:51:42.575] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    1    0    0    0    0    0    0    0    0    1    0
[12:51:42.578] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:42.578] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:51:42.578] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:42.579] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:51:42.925] <TB0>     INFO: Expecting 41600 events.
[12:51:45.895] <TB0>     INFO: 41600 events read in total (2255ms).
[12:51:45.895] <TB0>     INFO: Test took 3316ms.
[12:51:45.895] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:45.895] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:51:45.895] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:51:45.895] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:51:46.303] <TB0>     INFO: PixTestAlive::maskTest() done
[12:51:46.303] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:51:46.306] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:46.306] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:51:46.306] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:46.307] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:51:46.654] <TB0>     INFO: Expecting 41600 events.
[12:51:50.761] <TB0>     INFO: 41600 events read in total (3392ms).
[12:51:50.761] <TB0>     INFO: Test took 4454ms.
[12:51:50.769] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:50.769] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:51:50.769] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:51:51.144] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[12:51:51.144] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:51:51.145] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:51:51.145] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[12:51:51.155] <TB0>     INFO: ######################################################################
[12:51:51.155] <TB0>     INFO: PixTestTrim::doTest()
[12:51:51.155] <TB0>     INFO: ######################################################################
[12:51:51.158] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:51.158] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:51:51.158] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:51.235] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:51:51.235] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:51:51.248] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:51:51.248] <TB0>     INFO:     run 1 of 1
[12:51:51.248] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:51:51.591] <TB0>     INFO: Expecting 5025280 events.
[12:52:37.106] <TB0>     INFO: 1426720 events read in total (44800ms).
[12:53:21.446] <TB0>     INFO: 2837456 events read in total (89140ms).
[12:54:05.935] <TB0>     INFO: 4259640 events read in total (133630ms).
[12:54:28.962] <TB0>     INFO: 5025280 events read in total (156656ms).
[12:54:28.000] <TB0>     INFO: Test took 157752ms.
[12:54:29.055] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:29.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:30.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:31.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:33.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:34.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:35.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:54:37.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:38.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:40.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:41.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:42.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:44.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:45.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:46.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:54:48.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:54:49.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:54:50.813] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229814272
[12:54:50.816] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5927 minThrLimit = 97.587 minThrNLimit = 115.426 -> result = 97.5927 -> 97
[12:54:50.816] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8803 minThrLimit = 95.8636 minThrNLimit = 117.468 -> result = 95.8803 -> 95
[12:54:50.817] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.683 minThrLimit = 104.667 minThrNLimit = 130.77 -> result = 104.683 -> 104
[12:54:50.817] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4487 minThrLimit = 89.2984 minThrNLimit = 111.084 -> result = 89.4487 -> 89
[12:54:50.817] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8533 minThrLimit = 89.7878 minThrNLimit = 110.646 -> result = 89.8533 -> 89
[12:54:50.818] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8245 minThrLimit = 98.8238 minThrNLimit = 119.466 -> result = 98.8245 -> 98
[12:54:50.818] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9999 minThrLimit = 98.9314 minThrNLimit = 118.177 -> result = 98.9999 -> 98
[12:54:50.819] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5491 minThrLimit = 95.5439 minThrNLimit = 116.991 -> result = 95.5491 -> 95
[12:54:50.819] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5883 minThrLimit = 98.5855 minThrNLimit = 118.195 -> result = 98.5883 -> 98
[12:54:50.819] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7218 minThrLimit = 94.7018 minThrNLimit = 117.594 -> result = 94.7218 -> 94
[12:54:50.820] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1865 minThrLimit = 95.1795 minThrNLimit = 113.591 -> result = 95.1865 -> 95
[12:54:50.820] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2145 minThrLimit = 87.2077 minThrNLimit = 108.229 -> result = 87.2145 -> 87
[12:54:50.820] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3258 minThrLimit = 98.2738 minThrNLimit = 117.364 -> result = 98.3258 -> 98
[12:54:50.821] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7157 minThrLimit = 88.6106 minThrNLimit = 114.959 -> result = 88.7157 -> 88
[12:54:50.821] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5175 minThrLimit = 86.4832 minThrNLimit = 108 -> result = 86.5175 -> 86
[12:54:50.822] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2301 minThrLimit = 89.1711 minThrNLimit = 109.826 -> result = 89.2301 -> 89
[12:54:50.822] <TB0>     INFO: ROC 0 VthrComp = 97
[12:54:50.822] <TB0>     INFO: ROC 1 VthrComp = 95
[12:54:50.822] <TB0>     INFO: ROC 2 VthrComp = 104
[12:54:50.822] <TB0>     INFO: ROC 3 VthrComp = 89
[12:54:50.822] <TB0>     INFO: ROC 4 VthrComp = 89
[12:54:50.822] <TB0>     INFO: ROC 5 VthrComp = 98
[12:54:50.822] <TB0>     INFO: ROC 6 VthrComp = 98
[12:54:50.822] <TB0>     INFO: ROC 7 VthrComp = 95
[12:54:50.822] <TB0>     INFO: ROC 8 VthrComp = 98
[12:54:50.823] <TB0>     INFO: ROC 9 VthrComp = 94
[12:54:50.823] <TB0>     INFO: ROC 10 VthrComp = 95
[12:54:50.823] <TB0>     INFO: ROC 11 VthrComp = 87
[12:54:50.823] <TB0>     INFO: ROC 12 VthrComp = 98
[12:54:50.823] <TB0>     INFO: ROC 13 VthrComp = 88
[12:54:50.823] <TB0>     INFO: ROC 14 VthrComp = 86
[12:54:50.823] <TB0>     INFO: ROC 15 VthrComp = 89
[12:54:50.823] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:54:50.823] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:54:50.835] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:54:50.835] <TB0>     INFO:     run 1 of 1
[12:54:50.835] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:54:51.179] <TB0>     INFO: Expecting 5025280 events.
[12:55:26.343] <TB0>     INFO: 886176 events read in total (34449ms).
[12:56:01.736] <TB0>     INFO: 1771192 events read in total (69842ms).
[12:56:37.082] <TB0>     INFO: 2655664 events read in total (105188ms).
[12:57:12.225] <TB0>     INFO: 3531208 events read in total (140331ms).
[12:57:47.210] <TB0>     INFO: 4402008 events read in total (175316ms).
[12:58:10.844] <TB0>     INFO: 5025280 events read in total (198950ms).
[12:58:10.910] <TB0>     INFO: Test took 200075ms.
[12:58:11.076] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:11.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:58:13.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:58:14.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:58:16.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:58:17.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:58:19.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:58:21.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:58:22.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:58:24.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:58:26.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:58:27.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:58:29.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:58:31.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:58:32.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:58:34.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:58:36.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:58:37.682] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380264448
[12:58:37.685] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.6943 for pixel 8/0 mean/min/max = 45.8695/31.8952/59.8437
[12:58:37.685] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.5106 for pixel 0/33 mean/min/max = 46.3653/31.9904/60.7403
[12:58:37.686] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.9725 for pixel 22/26 mean/min/max = 46.515/34.629/58.401
[12:58:37.686] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 63.0869 for pixel 0/12 mean/min/max = 47.7018/32.1695/63.234
[12:58:37.686] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.2707 for pixel 18/73 mean/min/max = 45.8428/35.0031/56.6825
[12:58:37.686] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.4207 for pixel 18/79 mean/min/max = 44.3972/32.1548/56.6396
[12:58:37.687] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.7122 for pixel 8/2 mean/min/max = 44.6156/32.3801/56.8512
[12:58:37.687] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.7061 for pixel 0/16 mean/min/max = 46.9231/31.9295/61.9166
[12:58:37.687] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 63.2324 for pixel 0/39 mean/min/max = 47.1805/31.1115/63.2496
[12:58:37.688] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7053 for pixel 23/19 mean/min/max = 45.606/33.4955/57.7165
[12:58:37.688] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.4238 for pixel 24/0 mean/min/max = 44.8396/32.2314/57.4477
[12:58:37.688] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.1195 for pixel 51/7 mean/min/max = 43.3213/31.7816/54.8611
[12:58:37.689] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.0783 for pixel 20/14 mean/min/max = 46.5563/32.0169/61.0956
[12:58:37.689] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.8703 for pixel 14/2 mean/min/max = 45.8606/33.8061/57.9151
[12:58:37.689] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.6356 for pixel 10/15 mean/min/max = 42.9411/32.0785/53.8036
[12:58:37.689] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.9727 for pixel 2/0 mean/min/max = 45.1312/34.0342/56.2282
[12:58:37.690] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:37.822] <TB0>     INFO: Expecting 411648 events.
[12:58:45.434] <TB0>     INFO: 411648 events read in total (6891ms).
[12:58:45.441] <TB0>     INFO: Expecting 411648 events.
[12:58:52.990] <TB0>     INFO: 411648 events read in total (6879ms).
[12:58:52.997] <TB0>     INFO: Expecting 411648 events.
[12:59:00.413] <TB0>     INFO: 411648 events read in total (6749ms).
[12:59:00.423] <TB0>     INFO: Expecting 411648 events.
[12:59:07.811] <TB0>     INFO: 411648 events read in total (6725ms).
[12:59:07.824] <TB0>     INFO: Expecting 411648 events.
[12:59:15.217] <TB0>     INFO: 411648 events read in total (6729ms).
[12:59:15.232] <TB0>     INFO: Expecting 411648 events.
[12:59:22.572] <TB0>     INFO: 411648 events read in total (6680ms).
[12:59:22.588] <TB0>     INFO: Expecting 411648 events.
[12:59:30.201] <TB0>     INFO: 411648 events read in total (6947ms).
[12:59:30.220] <TB0>     INFO: Expecting 411648 events.
[12:59:37.813] <TB0>     INFO: 411648 events read in total (6941ms).
[12:59:37.834] <TB0>     INFO: Expecting 411648 events.
[12:59:45.425] <TB0>     INFO: 411648 events read in total (6941ms).
[12:59:45.449] <TB0>     INFO: Expecting 411648 events.
[12:59:53.135] <TB0>     INFO: 411648 events read in total (7036ms).
[12:59:53.162] <TB0>     INFO: Expecting 411648 events.
[13:00:00.776] <TB0>     INFO: 411648 events read in total (6975ms).
[13:00:00.805] <TB0>     INFO: Expecting 411648 events.
[13:00:08.373] <TB0>     INFO: 411648 events read in total (6926ms).
[13:00:08.403] <TB0>     INFO: Expecting 411648 events.
[13:00:15.997] <TB0>     INFO: 411648 events read in total (6947ms).
[13:00:16.032] <TB0>     INFO: Expecting 411648 events.
[13:00:23.710] <TB0>     INFO: 411648 events read in total (7043ms).
[13:00:23.746] <TB0>     INFO: Expecting 411648 events.
[13:00:31.407] <TB0>     INFO: 411648 events read in total (7031ms).
[13:00:31.447] <TB0>     INFO: Expecting 411648 events.
[13:00:39.034] <TB0>     INFO: 411648 events read in total (6958ms).
[13:00:39.076] <TB0>     INFO: Test took 121386ms.
[13:00:39.560] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7493 < 35 for itrim+1 = 92; old thr = 34.9881 ... break
[13:00:39.586] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4055 < 35 for itrim = 105; old thr = 34.4794 ... break
[13:00:39.628] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3934 < 35 for itrim = 106; old thr = 34.5416 ... break
[13:00:39.654] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1071 < 35 for itrim = 110; old thr = 34.1221 ... break
[13:00:39.688] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1733 < 35 for itrim = 95; old thr = 33.9849 ... break
[13:00:39.714] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5991 < 35 for itrim+1 = 87; old thr = 34.8916 ... break
[13:00:39.745] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6978 < 35 for itrim+1 = 97; old thr = 34.3134 ... break
[13:00:39.774] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3541 < 35 for itrim = 111; old thr = 34.4985 ... break
[13:00:39.800] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.048 < 35 for itrim = 106; old thr = 34.9414 ... break
[13:00:39.843] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3124 < 35 for itrim = 113; old thr = 33.8982 ... break
[13:00:39.878] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0691 < 35 for itrim = 103; old thr = 34.5752 ... break
[13:00:39.909] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4332 < 35 for itrim+1 = 83; old thr = 34.7473 ... break
[13:00:39.944] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2969 < 35 for itrim = 118; old thr = 34.0887 ... break
[13:00:39.990] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0583 < 35 for itrim = 112; old thr = 34.1896 ... break
[13:00:40.030] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 110; old thr = 31.8113 ... break
[13:00:40.066] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35 < 35 for itrim = 99; old thr = 34.3393 ... break
[13:00:40.142] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:00:40.152] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:00:40.152] <TB0>     INFO:     run 1 of 1
[13:00:40.152] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:00:40.494] <TB0>     INFO: Expecting 5025280 events.
[13:01:16.064] <TB0>     INFO: 869712 events read in total (34855ms).
[13:01:51.129] <TB0>     INFO: 1739088 events read in total (69920ms).
[13:02:26.254] <TB0>     INFO: 2608328 events read in total (105045ms).
[13:03:01.109] <TB0>     INFO: 3466912 events read in total (139900ms).
[13:03:35.864] <TB0>     INFO: 4320904 events read in total (174655ms).
[13:04:02.877] <TB0>     INFO: 5025280 events read in total (201668ms).
[13:04:02.956] <TB0>     INFO: Test took 202805ms.
[13:04:03.135] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:03.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:04:05.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:04:06.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:04:08.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:04:09.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:04:11.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:04:12.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:04:14.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:04:15.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:04:17.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:04:19.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:04:20.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:04:22.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:04:23.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:04:25.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:04:26.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:04:28.337] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282476544
[13:04:28.339] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.407835 .. 255.000000
[13:04:28.414] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:04:28.424] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:04:28.424] <TB0>     INFO:     run 1 of 1
[13:04:28.424] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:04:28.766] <TB0>     INFO: Expecting 8386560 events.
[13:05:02.134] <TB0>     INFO: 819752 events read in total (32653ms).
[13:05:36.026] <TB0>     INFO: 1639600 events read in total (66545ms).
[13:06:09.787] <TB0>     INFO: 2459536 events read in total (100307ms).
[13:06:42.417] <TB0>     INFO: 3279872 events read in total (132936ms).
[13:07:16.152] <TB0>     INFO: 4100520 events read in total (166671ms).
[13:07:48.942] <TB0>     INFO: 4920504 events read in total (199461ms).
[13:08:22.983] <TB0>     INFO: 5739376 events read in total (233502ms).
[13:08:55.473] <TB0>     INFO: 6557472 events read in total (265992ms).
[13:09:29.401] <TB0>     INFO: 7374976 events read in total (299920ms).
[13:10:01.892] <TB0>     INFO: 8192064 events read in total (332411ms).
[13:10:09.826] <TB0>     INFO: 8386560 events read in total (340346ms).
[13:10:09.924] <TB0>     INFO: Test took 341501ms.
[13:10:10.251] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:10:10.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:10:12.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:10:14.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:10:16.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:10:18.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:10:20.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:10:22.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:10:23.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:10:25.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:10:27.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:10:29.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:10:31.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:10:33.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:10:35.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:10:37.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:10:39.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:10:40.951] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270462976
[13:10:41.032] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.659789 .. 45.059473
[13:10:41.107] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:10:41.117] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:10:41.117] <TB0>     INFO:     run 1 of 1
[13:10:41.117] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:10:41.459] <TB0>     INFO: Expecting 1664000 events.
[13:11:22.080] <TB0>     INFO: 1159512 events read in total (39906ms).
[13:11:39.781] <TB0>     INFO: 1664000 events read in total (57608ms).
[13:11:39.795] <TB0>     INFO: Test took 58678ms.
[13:11:39.828] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:39.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:40.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:41.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:42.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:43.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:44.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:45.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:46.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:11:47.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:11:48.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:11:49.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:11:50.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:11:51.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:11:52.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:11:53.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:11:54.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:11:55.424] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298336256
[13:11:55.506] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.240656 .. 40.446631
[13:11:55.582] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:11:55.592] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:11:55.592] <TB0>     INFO:     run 1 of 1
[13:11:55.592] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:11:55.934] <TB0>     INFO: Expecting 1364480 events.
[13:12:36.555] <TB0>     INFO: 1191928 events read in total (39906ms).
[13:12:42.971] <TB0>     INFO: 1364480 events read in total (46322ms).
[13:12:42.981] <TB0>     INFO: Test took 47389ms.
[13:12:43.007] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:43.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:12:43.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:12:44.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:12:45.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:12:46.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:12:47.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:12:48.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:12:49.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:50.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:51.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:52.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:53.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:54.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:12:55.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:12:56.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:12:57.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:12:57.962] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243871744
[13:12:58.044] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.117949 .. 40.446631
[13:12:58.120] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:12:58.130] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:12:58.130] <TB0>     INFO:     run 1 of 1
[13:12:58.130] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:12:58.478] <TB0>     INFO: Expecting 1264640 events.
[13:13:38.951] <TB0>     INFO: 1167664 events read in total (39758ms).
[13:13:42.716] <TB0>     INFO: 1264640 events read in total (43523ms).
[13:13:42.727] <TB0>     INFO: Test took 44597ms.
[13:13:42.754] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:42.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:43.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:44.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:13:45.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:13:46.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:13:47.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:13:48.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:13:49.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:13:50.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:13:51.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:13:51.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:13:52.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:13:53.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:13:54.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:13:55.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:13:56.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:13:57.524] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302845952
[13:13:57.605] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:13:57.606] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:13:57.615] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:13:57.615] <TB0>     INFO:     run 1 of 1
[13:13:57.615] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:13:57.959] <TB0>     INFO: Expecting 1364480 events.
[13:14:36.932] <TB0>     INFO: 1074232 events read in total (38258ms).
[13:14:47.695] <TB0>     INFO: 1364480 events read in total (49021ms).
[13:14:47.708] <TB0>     INFO: Test took 50092ms.
[13:14:47.743] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:47.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:14:48.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:14:49.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:50.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:51.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:14:52.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:14:53.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:54.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:55.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:56.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:57.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:58.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:59.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:15:00.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:15:01.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:15:02.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:15:03.830] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278249472
[13:15:03.867] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C0.dat
[13:15:03.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C1.dat
[13:15:03.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C2.dat
[13:15:03.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C3.dat
[13:15:03.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C4.dat
[13:15:03.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C5.dat
[13:15:03.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C6.dat
[13:15:03.868] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C7.dat
[13:15:03.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C8.dat
[13:15:03.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C9.dat
[13:15:03.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C10.dat
[13:15:03.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C11.dat
[13:15:03.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C12.dat
[13:15:03.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C13.dat
[13:15:03.869] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C14.dat
[13:15:03.870] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C15.dat
[13:15:03.870] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C0.dat
[13:15:03.877] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C1.dat
[13:15:03.884] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C2.dat
[13:15:03.891] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C3.dat
[13:15:03.898] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C4.dat
[13:15:03.904] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C5.dat
[13:15:03.912] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C6.dat
[13:15:03.919] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C7.dat
[13:15:03.926] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C8.dat
[13:15:03.933] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C9.dat
[13:15:03.940] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C10.dat
[13:15:03.947] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C11.dat
[13:15:03.954] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C12.dat
[13:15:03.961] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C13.dat
[13:15:03.968] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C14.dat
[13:15:03.975] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C15.dat
[13:15:03.982] <TB0>     INFO: PixTestTrim::trimTest() done
[13:15:03.982] <TB0>     INFO: vtrim:      92 105 106 110  95  87  97 111 106 113 103  83 118 112 110  99 
[13:15:03.982] <TB0>     INFO: vthrcomp:   97  95 104  89  89  98  98  95  98  94  95  87  98  88  86  89 
[13:15:03.982] <TB0>     INFO: vcal mean:  34.88  34.97  34.93  34.92  34.94  34.96  34.94  34.94  34.92  34.92  34.92  34.88  34.95  34.91  34.89  34.88 
[13:15:03.982] <TB0>     INFO: vcal RMS:    1.05   0.84   0.81   0.84   0.79   0.99   0.87   0.85   0.91   0.78   0.91   0.78   0.91   0.76   0.95   0.77 
[13:15:03.982] <TB0>     INFO: bits mean:   9.22   9.15   8.98   8.95   9.08   9.80   9.94   9.13   9.18   9.33   9.66  10.10   9.52   8.89  10.65   9.18 
[13:15:03.982] <TB0>     INFO: bits RMS:    2.80   2.79   2.52   2.76   2.47   2.60   2.50   2.81   2.87   2.63   2.66   2.57   2.66   2.72   2.26   2.60 
[13:15:03.992] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:03.992] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:15:03.992] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:03.995] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:15:03.995] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:15:03.004] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:15:03.004] <TB0>     INFO:     run 1 of 1
[13:15:03.004] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:15:04.347] <TB0>     INFO: Expecting 4160000 events.
[13:15:50.847] <TB0>     INFO: 1146245 events read in total (45786ms).
[13:16:36.208] <TB0>     INFO: 2282530 events read in total (91146ms).
[13:17:22.027] <TB0>     INFO: 3404425 events read in total (136965ms).
[13:17:51.817] <TB0>     INFO: 4160000 events read in total (166755ms).
[13:17:51.889] <TB0>     INFO: Test took 167885ms.
[13:17:52.021] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:52.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:54.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:56.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:57.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:59.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:18:01.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:18:03.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:18:05.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:18:07.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:18:09.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:18:10.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:18:12.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:18:14.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:18:16.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:18:18.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:18:20.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:18:22.105] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243884032
[13:18:22.106] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:18:22.179] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:18:22.180] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[13:18:22.190] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:18:22.190] <TB0>     INFO:     run 1 of 1
[13:18:22.190] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:18:22.533] <TB0>     INFO: Expecting 3452800 events.
[13:19:10.813] <TB0>     INFO: 1215970 events read in total (47565ms).
[13:19:58.694] <TB0>     INFO: 2411235 events read in total (95447ms).
[13:20:39.035] <TB0>     INFO: 3452800 events read in total (135788ms).
[13:20:39.092] <TB0>     INFO: Test took 136903ms.
[13:20:39.190] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:39.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:20:41.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:20:42.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:20:44.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:20:46.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:47.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:49.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:51.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:52.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:54.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:56.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:57.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:59.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:01.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:02.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:04.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:06.399] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282378240
[13:21:06.400] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:21:06.473] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:21:06.474] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[13:21:06.483] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:21:06.484] <TB0>     INFO:     run 1 of 1
[13:21:06.484] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:06.826] <TB0>     INFO: Expecting 3203200 events.
[13:21:55.517] <TB0>     INFO: 1274345 events read in total (47976ms).
[13:22:43.850] <TB0>     INFO: 2522405 events read in total (96309ms).
[13:23:10.471] <TB0>     INFO: 3203200 events read in total (122930ms).
[13:23:10.512] <TB0>     INFO: Test took 124029ms.
[13:23:10.588] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:10.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:12.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:13.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:15.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:17.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:18.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:20.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:21.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:23.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:24.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:26.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:28.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:29.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:31.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:32.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:34.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:36.264] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248053760
[13:23:36.265] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:23:36.339] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:23:36.340] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[13:23:36.350] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:23:36.350] <TB0>     INFO:     run 1 of 1
[13:23:36.350] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:36.702] <TB0>     INFO: Expecting 3203200 events.
[13:24:26.178] <TB0>     INFO: 1274015 events read in total (48761ms).
[13:25:14.752] <TB0>     INFO: 2522005 events read in total (97335ms).
[13:25:41.426] <TB0>     INFO: 3203200 events read in total (124010ms).
[13:25:41.467] <TB0>     INFO: Test took 125118ms.
[13:25:41.539] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:41.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:43.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:44.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:46.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:48.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:49.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:51.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:52.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:54.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:25:55.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:25:57.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:25:59.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:00.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:02.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:03.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:05.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:07.128] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326406144
[13:26:07.130] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:26:07.204] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:26:07.204] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[13:26:07.214] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:26:07.214] <TB0>     INFO:     run 1 of 1
[13:26:07.214] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:07.557] <TB0>     INFO: Expecting 3224000 events.
[13:26:57.216] <TB0>     INFO: 1268285 events read in total (48944ms).
[13:27:45.609] <TB0>     INFO: 2510995 events read in total (97337ms).
[13:28:13.514] <TB0>     INFO: 3224000 events read in total (125242ms).
[13:28:13.548] <TB0>     INFO: Test took 126334ms.
[13:28:13.620] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:13.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:15.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:16.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:18.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:20.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:21.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:23.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:24.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:26.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:28.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:29.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:31.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:32.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:34.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:36.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:37.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:39.483] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278388736
[13:28:39.485] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.4892, thr difference RMS: 1.5578
[13:28:39.485] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.49344, thr difference RMS: 1.64547
[13:28:39.485] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.6476, thr difference RMS: 1.60781
[13:28:39.485] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.51132, thr difference RMS: 1.45746
[13:28:39.486] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.11192, thr difference RMS: 1.58505
[13:28:39.486] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.4132, thr difference RMS: 1.42539
[13:28:39.486] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.93818, thr difference RMS: 1.58996
[13:28:39.486] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.24119, thr difference RMS: 1.52418
[13:28:39.486] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.0932, thr difference RMS: 1.3892
[13:28:39.487] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.42828, thr difference RMS: 1.56659
[13:28:39.487] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.83003, thr difference RMS: 1.74619
[13:28:39.487] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.41102, thr difference RMS: 1.29618
[13:28:39.487] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.85626, thr difference RMS: 1.28592
[13:28:39.487] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.99942, thr difference RMS: 1.36025
[13:28:39.488] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.95148, thr difference RMS: 1.26379
[13:28:39.488] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.50524, thr difference RMS: 1.49708
[13:28:39.488] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.4985, thr difference RMS: 1.56346
[13:28:39.488] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.44777, thr difference RMS: 1.67237
[13:28:39.488] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.6263, thr difference RMS: 1.62023
[13:28:39.489] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.54352, thr difference RMS: 1.45114
[13:28:39.489] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.13211, thr difference RMS: 1.56396
[13:28:39.489] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.4075, thr difference RMS: 1.4213
[13:28:39.489] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.90022, thr difference RMS: 1.59258
[13:28:39.489] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.28177, thr difference RMS: 1.54255
[13:28:39.490] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.1939, thr difference RMS: 1.36305
[13:28:39.490] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.30721, thr difference RMS: 1.57343
[13:28:39.490] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.70676, thr difference RMS: 1.74918
[13:28:39.490] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.42099, thr difference RMS: 1.28433
[13:28:39.490] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.78406, thr difference RMS: 1.27383
[13:28:39.491] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.88401, thr difference RMS: 1.35585
[13:28:39.491] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.83529, thr difference RMS: 1.28863
[13:28:39.491] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.50557, thr difference RMS: 1.46457
[13:28:39.491] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.6633, thr difference RMS: 1.58947
[13:28:39.491] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.51719, thr difference RMS: 1.67124
[13:28:39.491] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.7291, thr difference RMS: 1.60678
[13:28:39.492] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.66707, thr difference RMS: 1.44509
[13:28:39.492] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.15785, thr difference RMS: 1.54047
[13:28:39.492] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.5071, thr difference RMS: 1.43634
[13:28:39.492] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.89786, thr difference RMS: 1.58816
[13:28:39.492] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.33751, thr difference RMS: 1.57518
[13:28:39.493] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.3935, thr difference RMS: 1.35654
[13:28:39.493] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.30291, thr difference RMS: 1.55492
[13:28:39.493] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.65772, thr difference RMS: 1.73154
[13:28:39.493] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.5297, thr difference RMS: 1.27465
[13:28:39.493] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.80018, thr difference RMS: 1.2917
[13:28:39.494] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.85513, thr difference RMS: 1.34082
[13:28:39.494] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.80874, thr difference RMS: 1.30051
[13:28:39.494] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.566, thr difference RMS: 1.45776
[13:28:39.494] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.7328, thr difference RMS: 1.5807
[13:28:39.494] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.57894, thr difference RMS: 1.68853
[13:28:39.495] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.8568, thr difference RMS: 1.62035
[13:28:39.495] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.78351, thr difference RMS: 1.4201
[13:28:39.495] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.4052, thr difference RMS: 1.54273
[13:28:39.495] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.607, thr difference RMS: 1.41929
[13:28:39.495] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.96113, thr difference RMS: 1.58227
[13:28:39.496] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.37428, thr difference RMS: 1.54083
[13:28:39.496] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.6296, thr difference RMS: 1.3393
[13:28:39.496] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.3381, thr difference RMS: 1.56037
[13:28:39.496] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.71669, thr difference RMS: 1.74838
[13:28:39.496] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.62731, thr difference RMS: 1.27044
[13:28:39.497] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.77715, thr difference RMS: 1.27818
[13:28:39.497] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.87218, thr difference RMS: 1.34194
[13:28:39.497] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.82172, thr difference RMS: 1.27645
[13:28:39.497] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.6712, thr difference RMS: 1.44059
[13:28:39.598] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:28:39.602] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2208 seconds
[13:28:39.602] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:28:40.303] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:28:40.303] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:28:40.306] <TB0>     INFO: ######################################################################
[13:28:40.306] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:28:40.306] <TB0>     INFO: ######################################################################
[13:28:40.306] <TB0>     INFO:    ----------------------------------------------------------------------
[13:28:40.306] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:28:40.307] <TB0>     INFO:    ----------------------------------------------------------------------
[13:28:40.307] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:28:40.317] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:28:40.317] <TB0>     INFO:     run 1 of 1
[13:28:40.317] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:40.661] <TB0>     INFO: Expecting 59072000 events.
[13:29:07.004] <TB0>     INFO: 1072400 events read in total (26628ms).
[13:29:35.943] <TB0>     INFO: 2140600 events read in total (54567ms).
[13:30:03.920] <TB0>     INFO: 3209200 events read in total (82544ms).
[13:30:31.962] <TB0>     INFO: 4281800 events read in total (110586ms).
[13:30:59.977] <TB0>     INFO: 5349800 events read in total (138601ms).
[13:31:27.949] <TB0>     INFO: 6417600 events read in total (166573ms).
[13:31:55.879] <TB0>     INFO: 7489000 events read in total (194503ms).
[13:32:23.887] <TB0>     INFO: 8558400 events read in total (222511ms).
[13:32:51.816] <TB0>     INFO: 9626600 events read in total (250440ms).
[13:33:19.853] <TB0>     INFO: 10696600 events read in total (278477ms).
[13:33:47.857] <TB0>     INFO: 11765600 events read in total (306481ms).
[13:34:15.830] <TB0>     INFO: 12834000 events read in total (334454ms).
[13:34:43.820] <TB0>     INFO: 13903000 events read in total (362444ms).
[13:35:11.833] <TB0>     INFO: 14975200 events read in total (390457ms).
[13:35:39.872] <TB0>     INFO: 16043000 events read in total (418496ms).
[13:36:07.851] <TB0>     INFO: 17110600 events read in total (446475ms).
[13:36:35.961] <TB0>     INFO: 18182400 events read in total (474585ms).
[13:37:03.920] <TB0>     INFO: 19251200 events read in total (502544ms).
[13:37:31.900] <TB0>     INFO: 20320000 events read in total (530524ms).
[13:37:59.808] <TB0>     INFO: 21391600 events read in total (558432ms).
[13:38:27.765] <TB0>     INFO: 22459800 events read in total (586389ms).
[13:38:55.716] <TB0>     INFO: 23527600 events read in total (614340ms).
[13:39:23.697] <TB0>     INFO: 24597800 events read in total (642321ms).
[13:39:51.659] <TB0>     INFO: 25669000 events read in total (670284ms).
[13:40:19.657] <TB0>     INFO: 26737400 events read in total (698281ms).
[13:40:47.563] <TB0>     INFO: 27807000 events read in total (726187ms).
[13:41:15.546] <TB0>     INFO: 28876600 events read in total (754170ms).
[13:41:43.569] <TB0>     INFO: 29945000 events read in total (782193ms).
[13:42:11.578] <TB0>     INFO: 31014800 events read in total (810202ms).
[13:42:39.607] <TB0>     INFO: 32086400 events read in total (838231ms).
[13:43:07.615] <TB0>     INFO: 33154200 events read in total (866240ms).
[13:43:35.629] <TB0>     INFO: 34221600 events read in total (894253ms).
[13:44:03.626] <TB0>     INFO: 35293200 events read in total (922250ms).
[13:44:31.615] <TB0>     INFO: 36362000 events read in total (950239ms).
[13:44:59.602] <TB0>     INFO: 37430000 events read in total (978226ms).
[13:45:27.631] <TB0>     INFO: 38499000 events read in total (1006255ms).
[13:45:55.575] <TB0>     INFO: 39568800 events read in total (1034199ms).
[13:46:23.577] <TB0>     INFO: 40637200 events read in total (1062201ms).
[13:46:51.482] <TB0>     INFO: 41706000 events read in total (1090106ms).
[13:47:19.554] <TB0>     INFO: 42777800 events read in total (1118178ms).
[13:47:47.509] <TB0>     INFO: 43845600 events read in total (1146133ms).
[13:48:15.619] <TB0>     INFO: 44913000 events read in total (1174243ms).
[13:48:43.635] <TB0>     INFO: 45982000 events read in total (1202259ms).
[13:49:11.666] <TB0>     INFO: 47053000 events read in total (1230290ms).
[13:49:39.649] <TB0>     INFO: 48120800 events read in total (1258273ms).
[13:50:07.606] <TB0>     INFO: 49188200 events read in total (1286231ms).
[13:50:35.559] <TB0>     INFO: 50256800 events read in total (1314183ms).
[13:51:02.780] <TB0>     INFO: 51327000 events read in total (1341404ms).
[13:51:30.004] <TB0>     INFO: 52394800 events read in total (1369628ms).
[13:51:59.077] <TB0>     INFO: 53463200 events read in total (1397701ms).
[13:52:27.112] <TB0>     INFO: 54532800 events read in total (1425736ms).
[13:52:55.234] <TB0>     INFO: 55601400 events read in total (1453858ms).
[13:53:23.299] <TB0>     INFO: 56669200 events read in total (1481923ms).
[13:53:51.431] <TB0>     INFO: 57737800 events read in total (1510055ms).
[13:54:19.539] <TB0>     INFO: 58810400 events read in total (1538163ms).
[13:54:26.688] <TB0>     INFO: 59072000 events read in total (1545312ms).
[13:54:26.707] <TB0>     INFO: Test took 1546390ms.
[13:54:26.763] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:26.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:26.889] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:28.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:28.096] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:29.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:29.301] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:30.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:30.488] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:31.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:31.702] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:32.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:32.910] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:34.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:34.098] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:35.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:35.306] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:36.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:36.508] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:37.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:37.698] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:38.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:38.872] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:40.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:40.081] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:41.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:41.300] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:42.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:42.525] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:43.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:43.750] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:44.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:44.966] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:54:46.188] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 506023936
[13:54:46.219] <TB0>     INFO: PixTestScurves::scurves() done 
[13:54:46.219] <TB0>     INFO: Vcal mean:  35.00  35.08  35.10  35.03  35.08  35.08  35.03  35.09  35.06  35.05  35.08  35.00  35.06  35.05  35.00  35.01 
[13:54:46.219] <TB0>     INFO: Vcal RMS:    0.94   0.73   0.68   0.73   0.67   0.86   0.74   0.74   0.80   0.65   0.78   0.66   0.79   0.64   0.86   0.64 
[13:54:46.219] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:54:46.292] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:54:46.292] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:54:46.292] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:54:46.292] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:54:46.292] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:54:46.293] <TB0>     INFO: ######################################################################
[13:54:46.293] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:54:46.293] <TB0>     INFO: ######################################################################
[13:54:46.296] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:46.645] <TB0>     INFO: Expecting 41600 events.
[13:54:50.711] <TB0>     INFO: 41600 events read in total (3345ms).
[13:54:50.712] <TB0>     INFO: Test took 4416ms.
[13:54:50.719] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:50.719] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:54:50.719] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:54:50.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 35, 41] has eff 0/10
[13:54:50.723] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 35, 41]
[13:54:50.724] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 29, 76] has eff 0/10
[13:54:50.724] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 29, 76]
[13:54:50.725] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 10, 45] has eff 0/10
[13:54:50.726] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 10, 45]
[13:54:50.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[13:54:50.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:54:50.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:54:50.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:54:51.067] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:54:51.411] <TB0>     INFO: Expecting 41600 events.
[13:54:55.548] <TB0>     INFO: 41600 events read in total (3422ms).
[13:54:55.548] <TB0>     INFO: Test took 4481ms.
[13:54:55.556] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:55.556] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[13:54:55.556] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.325
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 160
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.421
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.71
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 192
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.369
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 182
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.608
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.22
[13:54:55.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 198
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.12
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.526
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 194
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.934
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 183
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.053
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 170
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.055
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 179
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.535
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.068
[13:54:55.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 174
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.355
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.253
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 186
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.194
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 199
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:54:55.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:54:55.646] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:54:55.996] <TB0>     INFO: Expecting 41600 events.
[13:55:00.142] <TB0>     INFO: 41600 events read in total (3431ms).
[13:55:00.143] <TB0>     INFO: Test took 4497ms.
[13:55:00.151] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:00.151] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[13:55:00.151] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:55:00.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 60minph_roc = 6
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.9139
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 50
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5207
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 83
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8019
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 78
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9877
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 74
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3496
[13:55:00.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 102.264
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,61] phvalue 103
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.4524
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 64
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8134
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,66] phvalue 83
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3962
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 79
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8464
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 68
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6469
[13:55:00.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7135
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 81
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0702
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4222
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 85
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0825
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 84
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.4431
[13:55:00.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 98
[13:55:00.159] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 0 0
[13:55:00.564] <TB0>     INFO: Expecting 2560 events.
[13:55:01.522] <TB0>     INFO: 2560 events read in total (243ms).
[13:55:01.522] <TB0>     INFO: Test took 1363ms.
[13:55:01.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:01.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 1 1
[13:55:02.030] <TB0>     INFO: Expecting 2560 events.
[13:55:02.988] <TB0>     INFO: 2560 events read in total (243ms).
[13:55:02.989] <TB0>     INFO: Test took 1466ms.
[13:55:02.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:02.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[13:55:03.496] <TB0>     INFO: Expecting 2560 events.
[13:55:04.454] <TB0>     INFO: 2560 events read in total (243ms).
[13:55:04.454] <TB0>     INFO: Test took 1464ms.
[13:55:04.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:04.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 3 3
[13:55:04.962] <TB0>     INFO: Expecting 2560 events.
[13:55:05.918] <TB0>     INFO: 2560 events read in total (241ms).
[13:55:05.918] <TB0>     INFO: Test took 1463ms.
[13:55:05.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:05.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[13:55:06.426] <TB0>     INFO: Expecting 2560 events.
[13:55:07.383] <TB0>     INFO: 2560 events read in total (242ms).
[13:55:07.383] <TB0>     INFO: Test took 1464ms.
[13:55:07.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:07.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 61, 5 5
[13:55:07.891] <TB0>     INFO: Expecting 2560 events.
[13:55:08.848] <TB0>     INFO: 2560 events read in total (242ms).
[13:55:08.848] <TB0>     INFO: Test took 1464ms.
[13:55:08.848] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:08.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[13:55:09.356] <TB0>     INFO: Expecting 2560 events.
[13:55:10.316] <TB0>     INFO: 2560 events read in total (245ms).
[13:55:10.316] <TB0>     INFO: Test took 1467ms.
[13:55:10.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:10.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 66, 7 7
[13:55:10.823] <TB0>     INFO: Expecting 2560 events.
[13:55:11.780] <TB0>     INFO: 2560 events read in total (242ms).
[13:55:11.780] <TB0>     INFO: Test took 1463ms.
[13:55:11.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:11.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[13:55:12.288] <TB0>     INFO: Expecting 2560 events.
[13:55:13.244] <TB0>     INFO: 2560 events read in total (241ms).
[13:55:13.245] <TB0>     INFO: Test took 1465ms.
[13:55:13.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:13.245] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 9 9
[13:55:13.752] <TB0>     INFO: Expecting 2560 events.
[13:55:14.709] <TB0>     INFO: 2560 events read in total (242ms).
[13:55:14.709] <TB0>     INFO: Test took 1464ms.
[13:55:14.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:14.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[13:55:15.216] <TB0>     INFO: Expecting 2560 events.
[13:55:16.172] <TB0>     INFO: 2560 events read in total (241ms).
[13:55:16.173] <TB0>     INFO: Test took 1464ms.
[13:55:16.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:16.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 11 11
[13:55:16.681] <TB0>     INFO: Expecting 2560 events.
[13:55:17.638] <TB0>     INFO: 2560 events read in total (243ms).
[13:55:17.639] <TB0>     INFO: Test took 1466ms.
[13:55:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:17.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[13:55:18.146] <TB0>     INFO: Expecting 2560 events.
[13:55:19.102] <TB0>     INFO: 2560 events read in total (241ms).
[13:55:19.102] <TB0>     INFO: Test took 1463ms.
[13:55:19.102] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:19.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 13 13
[13:55:19.610] <TB0>     INFO: Expecting 2560 events.
[13:55:20.566] <TB0>     INFO: 2560 events read in total (241ms).
[13:55:20.567] <TB0>     INFO: Test took 1464ms.
[13:55:20.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:20.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 14 14
[13:55:21.074] <TB0>     INFO: Expecting 2560 events.
[13:55:22.031] <TB0>     INFO: 2560 events read in total (242ms).
[13:55:22.031] <TB0>     INFO: Test took 1464ms.
[13:55:22.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:22.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 15 15
[13:55:22.539] <TB0>     INFO: Expecting 2560 events.
[13:55:23.494] <TB0>     INFO: 2560 events read in total (240ms).
[13:55:23.495] <TB0>     INFO: Test took 1463ms.
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC0
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[13:55:23.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[13:55:23.497] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:55:23.004] <TB0>     INFO: Expecting 655360 events.
[13:55:35.833] <TB0>     INFO: 655360 events read in total (11115ms).
[13:55:35.844] <TB0>     INFO: Expecting 655360 events.
[13:55:47.463] <TB0>     INFO: 655360 events read in total (11059ms).
[13:55:47.478] <TB0>     INFO: Expecting 655360 events.
[13:55:59.151] <TB0>     INFO: 655360 events read in total (11116ms).
[13:55:59.170] <TB0>     INFO: Expecting 655360 events.
[13:56:10.751] <TB0>     INFO: 655360 events read in total (11028ms).
[13:56:10.774] <TB0>     INFO: Expecting 655360 events.
[13:56:22.354] <TB0>     INFO: 655360 events read in total (11033ms).
[13:56:22.381] <TB0>     INFO: Expecting 655360 events.
[13:56:33.987] <TB0>     INFO: 655360 events read in total (11068ms).
[13:56:34.020] <TB0>     INFO: Expecting 655360 events.
[13:56:45.571] <TB0>     INFO: 655360 events read in total (11012ms).
[13:56:45.606] <TB0>     INFO: Expecting 655360 events.
[13:56:57.115] <TB0>     INFO: 655360 events read in total (10981ms).
[13:56:57.155] <TB0>     INFO: Expecting 655360 events.
[13:57:08.763] <TB0>     INFO: 655360 events read in total (11081ms).
[13:57:08.809] <TB0>     INFO: Expecting 655360 events.
[13:57:20.396] <TB0>     INFO: 655360 events read in total (11061ms).
[13:57:20.445] <TB0>     INFO: Expecting 655360 events.
[13:57:32.026] <TB0>     INFO: 655360 events read in total (11054ms).
[13:57:32.078] <TB0>     INFO: Expecting 655360 events.
[13:57:43.670] <TB0>     INFO: 655360 events read in total (11066ms).
[13:57:43.736] <TB0>     INFO: Expecting 655360 events.
[13:57:55.405] <TB0>     INFO: 655360 events read in total (11142ms).
[13:57:55.473] <TB0>     INFO: Expecting 655360 events.
[13:58:07.213] <TB0>     INFO: 655360 events read in total (11213ms).
[13:58:07.278] <TB0>     INFO: Expecting 655360 events.
[13:58:18.974] <TB0>     INFO: 655360 events read in total (11169ms).
[13:58:19.053] <TB0>     INFO: Expecting 655360 events.
[13:58:30.779] <TB0>     INFO: 655360 events read in total (11199ms).
[13:58:30.853] <TB0>     INFO: Test took 187356ms.
[13:58:30.947] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:31.253] <TB0>     INFO: Expecting 655360 events.
[13:58:42.939] <TB0>     INFO: 655360 events read in total (10971ms).
[13:58:42.950] <TB0>     INFO: Expecting 655360 events.
[13:58:54.640] <TB0>     INFO: 655360 events read in total (11124ms).
[13:58:54.656] <TB0>     INFO: Expecting 655360 events.
[13:59:06.235] <TB0>     INFO: 655360 events read in total (11029ms).
[13:59:06.254] <TB0>     INFO: Expecting 655360 events.
[13:59:17.945] <TB0>     INFO: 655360 events read in total (11142ms).
[13:59:17.969] <TB0>     INFO: Expecting 655360 events.
[13:59:29.601] <TB0>     INFO: 655360 events read in total (11094ms).
[13:59:29.632] <TB0>     INFO: Expecting 655360 events.
[13:59:41.237] <TB0>     INFO: 655360 events read in total (11067ms).
[13:59:41.270] <TB0>     INFO: Expecting 655360 events.
[13:59:52.880] <TB0>     INFO: 655360 events read in total (11074ms).
[13:59:52.915] <TB0>     INFO: Expecting 655360 events.
[14:00:04.563] <TB0>     INFO: 655360 events read in total (11118ms).
[14:00:04.603] <TB0>     INFO: Expecting 655360 events.
[14:00:16.281] <TB0>     INFO: 655360 events read in total (11151ms).
[14:00:16.325] <TB0>     INFO: Expecting 655360 events.
[14:00:28.037] <TB0>     INFO: 655360 events read in total (11185ms).
[14:00:28.086] <TB0>     INFO: Expecting 655360 events.
[14:00:39.739] <TB0>     INFO: 655360 events read in total (11126ms).
[14:00:39.801] <TB0>     INFO: Expecting 655360 events.
[14:00:51.473] <TB0>     INFO: 655360 events read in total (11145ms).
[14:00:51.531] <TB0>     INFO: Expecting 655360 events.
[14:01:03.149] <TB0>     INFO: 655360 events read in total (11092ms).
[14:01:03.210] <TB0>     INFO: Expecting 655360 events.
[14:01:14.529] <TB0>     INFO: 655360 events read in total (10793ms).
[14:01:14.597] <TB0>     INFO: Expecting 655360 events.
[14:01:25.913] <TB0>     INFO: 655360 events read in total (10789ms).
[14:01:25.982] <TB0>     INFO: Expecting 655360 events.
[14:01:37.303] <TB0>     INFO: 655360 events read in total (10794ms).
[14:01:37.376] <TB0>     INFO: Test took 186429ms.
[14:01:37.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:01:37.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:01:37.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:01:37.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:01:37.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:01:37.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:01:37.552] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:01:37.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:01:37.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:01:37.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:01:37.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:01:37.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.555] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:01:37.555] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.555] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:01:37.555] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.555] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:01:37.555] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:01:37.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:01:37.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:01:37.556] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.563] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:01:37.570] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.577] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.583] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.590] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.597] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.604] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.610] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.617] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.624] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:01:37.630] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:01:37.637] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:01:37.644] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:01:37.651] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:01:37.657] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:01:37.664] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.671] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.677] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.684] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.691] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.698] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:01:37.704] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:01:37.711] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:01:37.718] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:01:37.725] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:01:37.731] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:01:37.738] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.745] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:01:37.752] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:01:37.782] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C0.dat
[14:01:37.782] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C1.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C2.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C3.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C4.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C5.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C6.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C7.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C8.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C9.dat
[14:01:37.783] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C10.dat
[14:01:37.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C11.dat
[14:01:37.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C12.dat
[14:01:37.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C13.dat
[14:01:37.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C14.dat
[14:01:37.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C15.dat
[14:01:38.135] <TB0>     INFO: Expecting 41600 events.
[14:01:41.928] <TB0>     INFO: 41600 events read in total (3079ms).
[14:01:41.929] <TB0>     INFO: Test took 4141ms.
[14:01:42.574] <TB0>     INFO: Expecting 41600 events.
[14:01:46.426] <TB0>     INFO: 41600 events read in total (3137ms).
[14:01:46.427] <TB0>     INFO: Test took 4195ms.
[14:01:47.078] <TB0>     INFO: Expecting 41600 events.
[14:01:50.896] <TB0>     INFO: 41600 events read in total (3103ms).
[14:01:50.896] <TB0>     INFO: Test took 4168ms.
[14:01:51.198] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:51.329] <TB0>     INFO: Expecting 2560 events.
[14:01:52.286] <TB0>     INFO: 2560 events read in total (242ms).
[14:01:52.286] <TB0>     INFO: Test took 1089ms.
[14:01:52.289] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:52.795] <TB0>     INFO: Expecting 2560 events.
[14:01:53.756] <TB0>     INFO: 2560 events read in total (246ms).
[14:01:53.756] <TB0>     INFO: Test took 1467ms.
[14:01:53.758] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:54.264] <TB0>     INFO: Expecting 2560 events.
[14:01:55.224] <TB0>     INFO: 2560 events read in total (245ms).
[14:01:55.224] <TB0>     INFO: Test took 1466ms.
[14:01:55.226] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:55.733] <TB0>     INFO: Expecting 2560 events.
[14:01:56.693] <TB0>     INFO: 2560 events read in total (245ms).
[14:01:56.694] <TB0>     INFO: Test took 1468ms.
[14:01:56.695] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:57.202] <TB0>     INFO: Expecting 2560 events.
[14:01:58.160] <TB0>     INFO: 2560 events read in total (242ms).
[14:01:58.160] <TB0>     INFO: Test took 1465ms.
[14:01:58.162] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:58.669] <TB0>     INFO: Expecting 2560 events.
[14:01:59.627] <TB0>     INFO: 2560 events read in total (244ms).
[14:01:59.627] <TB0>     INFO: Test took 1465ms.
[14:01:59.630] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:00.136] <TB0>     INFO: Expecting 2560 events.
[14:02:01.095] <TB0>     INFO: 2560 events read in total (244ms).
[14:02:01.095] <TB0>     INFO: Test took 1465ms.
[14:02:01.097] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:01.604] <TB0>     INFO: Expecting 2560 events.
[14:02:02.563] <TB0>     INFO: 2560 events read in total (245ms).
[14:02:02.563] <TB0>     INFO: Test took 1466ms.
[14:02:02.565] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:03.072] <TB0>     INFO: Expecting 2560 events.
[14:02:04.029] <TB0>     INFO: 2560 events read in total (243ms).
[14:02:04.029] <TB0>     INFO: Test took 1464ms.
[14:02:04.031] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:04.538] <TB0>     INFO: Expecting 2560 events.
[14:02:05.497] <TB0>     INFO: 2560 events read in total (244ms).
[14:02:05.497] <TB0>     INFO: Test took 1466ms.
[14:02:05.499] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:06.006] <TB0>     INFO: Expecting 2560 events.
[14:02:06.966] <TB0>     INFO: 2560 events read in total (245ms).
[14:02:06.966] <TB0>     INFO: Test took 1467ms.
[14:02:06.968] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:07.475] <TB0>     INFO: Expecting 2560 events.
[14:02:08.435] <TB0>     INFO: 2560 events read in total (245ms).
[14:02:08.435] <TB0>     INFO: Test took 1467ms.
[14:02:08.438] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:08.944] <TB0>     INFO: Expecting 2560 events.
[14:02:09.903] <TB0>     INFO: 2560 events read in total (244ms).
[14:02:09.904] <TB0>     INFO: Test took 1466ms.
[14:02:09.906] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:10.412] <TB0>     INFO: Expecting 2560 events.
[14:02:11.371] <TB0>     INFO: 2560 events read in total (244ms).
[14:02:11.372] <TB0>     INFO: Test took 1466ms.
[14:02:11.374] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:11.879] <TB0>     INFO: Expecting 2560 events.
[14:02:12.837] <TB0>     INFO: 2560 events read in total (243ms).
[14:02:12.838] <TB0>     INFO: Test took 1464ms.
[14:02:12.840] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:13.346] <TB0>     INFO: Expecting 2560 events.
[14:02:14.303] <TB0>     INFO: 2560 events read in total (242ms).
[14:02:14.304] <TB0>     INFO: Test took 1464ms.
[14:02:14.306] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:14.812] <TB0>     INFO: Expecting 2560 events.
[14:02:15.769] <TB0>     INFO: 2560 events read in total (242ms).
[14:02:15.769] <TB0>     INFO: Test took 1463ms.
[14:02:15.771] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:16.277] <TB0>     INFO: Expecting 2560 events.
[14:02:17.237] <TB0>     INFO: 2560 events read in total (245ms).
[14:02:17.237] <TB0>     INFO: Test took 1466ms.
[14:02:17.239] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:17.745] <TB0>     INFO: Expecting 2560 events.
[14:02:18.704] <TB0>     INFO: 2560 events read in total (244ms).
[14:02:18.704] <TB0>     INFO: Test took 1465ms.
[14:02:18.706] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:19.213] <TB0>     INFO: Expecting 2560 events.
[14:02:20.175] <TB0>     INFO: 2560 events read in total (247ms).
[14:02:20.175] <TB0>     INFO: Test took 1469ms.
[14:02:20.177] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:20.690] <TB0>     INFO: Expecting 2560 events.
[14:02:21.648] <TB0>     INFO: 2560 events read in total (243ms).
[14:02:21.648] <TB0>     INFO: Test took 1471ms.
[14:02:21.651] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:22.157] <TB0>     INFO: Expecting 2560 events.
[14:02:23.116] <TB0>     INFO: 2560 events read in total (244ms).
[14:02:23.116] <TB0>     INFO: Test took 1466ms.
[14:02:23.118] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:23.625] <TB0>     INFO: Expecting 2560 events.
[14:02:24.583] <TB0>     INFO: 2560 events read in total (243ms).
[14:02:24.584] <TB0>     INFO: Test took 1466ms.
[14:02:24.586] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:25.092] <TB0>     INFO: Expecting 2560 events.
[14:02:26.051] <TB0>     INFO: 2560 events read in total (244ms).
[14:02:26.051] <TB0>     INFO: Test took 1465ms.
[14:02:26.053] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:26.560] <TB0>     INFO: Expecting 2560 events.
[14:02:27.519] <TB0>     INFO: 2560 events read in total (244ms).
[14:02:27.520] <TB0>     INFO: Test took 1467ms.
[14:02:27.522] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:28.028] <TB0>     INFO: Expecting 2560 events.
[14:02:28.986] <TB0>     INFO: 2560 events read in total (243ms).
[14:02:28.986] <TB0>     INFO: Test took 1464ms.
[14:02:28.989] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:29.496] <TB0>     INFO: Expecting 2560 events.
[14:02:30.454] <TB0>     INFO: 2560 events read in total (243ms).
[14:02:30.455] <TB0>     INFO: Test took 1467ms.
[14:02:30.457] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:30.963] <TB0>     INFO: Expecting 2560 events.
[14:02:31.922] <TB0>     INFO: 2560 events read in total (245ms).
[14:02:31.923] <TB0>     INFO: Test took 1466ms.
[14:02:31.925] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:32.431] <TB0>     INFO: Expecting 2560 events.
[14:02:33.392] <TB0>     INFO: 2560 events read in total (245ms).
[14:02:33.393] <TB0>     INFO: Test took 1468ms.
[14:02:33.394] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:33.902] <TB0>     INFO: Expecting 2560 events.
[14:02:34.862] <TB0>     INFO: 2560 events read in total (245ms).
[14:02:34.863] <TB0>     INFO: Test took 1469ms.
[14:02:34.864] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:35.371] <TB0>     INFO: Expecting 2560 events.
[14:02:36.331] <TB0>     INFO: 2560 events read in total (245ms).
[14:02:36.332] <TB0>     INFO: Test took 1468ms.
[14:02:36.334] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:36.840] <TB0>     INFO: Expecting 2560 events.
[14:02:37.801] <TB0>     INFO: 2560 events read in total (246ms).
[14:02:37.802] <TB0>     INFO: Test took 1468ms.
[14:02:38.824] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:02:38.824] <TB0>     INFO: PH scale (per ROC):    64  74  82  78  73  69  77  80  67  76  72  73  69  80  79  79
[14:02:38.824] <TB0>     INFO: PH offset (per ROC):  205 171 171 175 176 154 182 166 176 179 178 173 184 166 165 156
[14:02:38.999] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:02:38.001] <TB0>     INFO: ######################################################################
[14:02:38.001] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:02:38.001] <TB0>     INFO: ######################################################################
[14:02:38.001] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:02:39.013] <TB0>     INFO: scanning low vcal = 10
[14:02:39.356] <TB0>     INFO: Expecting 41600 events.
[14:02:43.086] <TB0>     INFO: 41600 events read in total (3015ms).
[14:02:43.087] <TB0>     INFO: Test took 4074ms.
[14:02:43.090] <TB0>     INFO: scanning low vcal = 20
[14:02:43.594] <TB0>     INFO: Expecting 41600 events.
[14:02:47.319] <TB0>     INFO: 41600 events read in total (3010ms).
[14:02:47.320] <TB0>     INFO: Test took 4230ms.
[14:02:47.322] <TB0>     INFO: scanning low vcal = 30
[14:02:47.827] <TB0>     INFO: Expecting 41600 events.
[14:02:51.559] <TB0>     INFO: 41600 events read in total (3017ms).
[14:02:51.560] <TB0>     INFO: Test took 4238ms.
[14:02:51.562] <TB0>     INFO: scanning low vcal = 40
[14:02:52.064] <TB0>     INFO: Expecting 41600 events.
[14:02:56.326] <TB0>     INFO: 41600 events read in total (3547ms).
[14:02:56.327] <TB0>     INFO: Test took 4765ms.
[14:02:56.330] <TB0>     INFO: scanning low vcal = 50
[14:02:56.744] <TB0>     INFO: Expecting 41600 events.
[14:03:01.029] <TB0>     INFO: 41600 events read in total (3570ms).
[14:03:01.029] <TB0>     INFO: Test took 4699ms.
[14:03:01.032] <TB0>     INFO: scanning low vcal = 60
[14:03:01.449] <TB0>     INFO: Expecting 41600 events.
[14:03:05.706] <TB0>     INFO: 41600 events read in total (3543ms).
[14:03:05.707] <TB0>     INFO: Test took 4675ms.
[14:03:05.709] <TB0>     INFO: scanning low vcal = 70
[14:03:06.128] <TB0>     INFO: Expecting 41600 events.
[14:03:10.374] <TB0>     INFO: 41600 events read in total (3531ms).
[14:03:10.375] <TB0>     INFO: Test took 4666ms.
[14:03:10.378] <TB0>     INFO: scanning low vcal = 80
[14:03:10.795] <TB0>     INFO: Expecting 41600 events.
[14:03:15.045] <TB0>     INFO: 41600 events read in total (3535ms).
[14:03:15.045] <TB0>     INFO: Test took 4667ms.
[14:03:15.048] <TB0>     INFO: scanning low vcal = 90
[14:03:15.466] <TB0>     INFO: Expecting 41600 events.
[14:03:19.719] <TB0>     INFO: 41600 events read in total (3538ms).
[14:03:19.719] <TB0>     INFO: Test took 4671ms.
[14:03:19.723] <TB0>     INFO: scanning low vcal = 100
[14:03:20.139] <TB0>     INFO: Expecting 41600 events.
[14:03:24.529] <TB0>     INFO: 41600 events read in total (3675ms).
[14:03:24.530] <TB0>     INFO: Test took 4807ms.
[14:03:24.532] <TB0>     INFO: scanning low vcal = 110
[14:03:24.949] <TB0>     INFO: Expecting 41600 events.
[14:03:29.235] <TB0>     INFO: 41600 events read in total (3571ms).
[14:03:29.236] <TB0>     INFO: Test took 4703ms.
[14:03:29.239] <TB0>     INFO: scanning low vcal = 120
[14:03:29.656] <TB0>     INFO: Expecting 41600 events.
[14:03:33.942] <TB0>     INFO: 41600 events read in total (3571ms).
[14:03:33.943] <TB0>     INFO: Test took 4704ms.
[14:03:33.945] <TB0>     INFO: scanning low vcal = 130
[14:03:34.363] <TB0>     INFO: Expecting 41600 events.
[14:03:38.626] <TB0>     INFO: 41600 events read in total (3548ms).
[14:03:38.627] <TB0>     INFO: Test took 4682ms.
[14:03:38.630] <TB0>     INFO: scanning low vcal = 140
[14:03:39.045] <TB0>     INFO: Expecting 41600 events.
[14:03:43.286] <TB0>     INFO: 41600 events read in total (3526ms).
[14:03:43.286] <TB0>     INFO: Test took 4656ms.
[14:03:43.289] <TB0>     INFO: scanning low vcal = 150
[14:03:43.709] <TB0>     INFO: Expecting 41600 events.
[14:03:47.923] <TB0>     INFO: 41600 events read in total (3499ms).
[14:03:47.924] <TB0>     INFO: Test took 4635ms.
[14:03:47.927] <TB0>     INFO: scanning low vcal = 160
[14:03:48.347] <TB0>     INFO: Expecting 41600 events.
[14:03:52.562] <TB0>     INFO: 41600 events read in total (3500ms).
[14:03:52.562] <TB0>     INFO: Test took 4635ms.
[14:03:52.565] <TB0>     INFO: scanning low vcal = 170
[14:03:52.986] <TB0>     INFO: Expecting 41600 events.
[14:03:57.196] <TB0>     INFO: 41600 events read in total (3496ms).
[14:03:57.196] <TB0>     INFO: Test took 4631ms.
[14:03:57.201] <TB0>     INFO: scanning low vcal = 180
[14:03:57.617] <TB0>     INFO: Expecting 41600 events.
[14:04:01.825] <TB0>     INFO: 41600 events read in total (3493ms).
[14:04:01.826] <TB0>     INFO: Test took 4625ms.
[14:04:01.829] <TB0>     INFO: scanning low vcal = 190
[14:04:02.249] <TB0>     INFO: Expecting 41600 events.
[14:04:06.462] <TB0>     INFO: 41600 events read in total (3498ms).
[14:04:06.463] <TB0>     INFO: Test took 4634ms.
[14:04:06.466] <TB0>     INFO: scanning low vcal = 200
[14:04:06.886] <TB0>     INFO: Expecting 41600 events.
[14:04:11.163] <TB0>     INFO: 41600 events read in total (3562ms).
[14:04:11.164] <TB0>     INFO: Test took 4698ms.
[14:04:11.167] <TB0>     INFO: scanning low vcal = 210
[14:04:11.583] <TB0>     INFO: Expecting 41600 events.
[14:04:15.860] <TB0>     INFO: 41600 events read in total (3562ms).
[14:04:15.860] <TB0>     INFO: Test took 4693ms.
[14:04:15.863] <TB0>     INFO: scanning low vcal = 220
[14:04:16.277] <TB0>     INFO: Expecting 41600 events.
[14:04:20.562] <TB0>     INFO: 41600 events read in total (3570ms).
[14:04:20.563] <TB0>     INFO: Test took 4700ms.
[14:04:20.565] <TB0>     INFO: scanning low vcal = 230
[14:04:20.982] <TB0>     INFO: Expecting 41600 events.
[14:04:25.256] <TB0>     INFO: 41600 events read in total (3559ms).
[14:04:25.257] <TB0>     INFO: Test took 4692ms.
[14:04:25.259] <TB0>     INFO: scanning low vcal = 240
[14:04:25.677] <TB0>     INFO: Expecting 41600 events.
[14:04:29.957] <TB0>     INFO: 41600 events read in total (3565ms).
[14:04:29.957] <TB0>     INFO: Test took 4697ms.
[14:04:29.960] <TB0>     INFO: scanning low vcal = 250
[14:04:30.374] <TB0>     INFO: Expecting 41600 events.
[14:04:34.652] <TB0>     INFO: 41600 events read in total (3563ms).
[14:04:34.652] <TB0>     INFO: Test took 4691ms.
[14:04:34.657] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:04:35.073] <TB0>     INFO: Expecting 41600 events.
[14:04:39.332] <TB0>     INFO: 41600 events read in total (3544ms).
[14:04:39.333] <TB0>     INFO: Test took 4675ms.
[14:04:39.335] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:04:39.752] <TB0>     INFO: Expecting 41600 events.
[14:04:44.034] <TB0>     INFO: 41600 events read in total (3567ms).
[14:04:44.035] <TB0>     INFO: Test took 4700ms.
[14:04:44.038] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:04:44.457] <TB0>     INFO: Expecting 41600 events.
[14:04:48.728] <TB0>     INFO: 41600 events read in total (3556ms).
[14:04:48.729] <TB0>     INFO: Test took 4691ms.
[14:04:48.731] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:04:49.149] <TB0>     INFO: Expecting 41600 events.
[14:04:53.414] <TB0>     INFO: 41600 events read in total (3550ms).
[14:04:53.415] <TB0>     INFO: Test took 4684ms.
[14:04:53.417] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:04:53.835] <TB0>     INFO: Expecting 41600 events.
[14:04:58.116] <TB0>     INFO: 41600 events read in total (3566ms).
[14:04:58.117] <TB0>     INFO: Test took 4700ms.
[14:04:58.668] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:04:58.671] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:04:58.671] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:04:58.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:04:58.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:04:58.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:04:58.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:04:58.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:04:58.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:04:58.672] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:04:58.673] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:04:58.673] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:04:58.673] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:04:58.673] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:04:58.673] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:04:58.673] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:04:58.674] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:05:37.908] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:05:37.908] <TB0>     INFO: non-linearity mean:  0.954 0.949 0.955 0.956 0.948 0.955 0.958 0.957 0.957 0.962 0.951 0.951 0.957 0.961 0.951 0.956
[14:05:37.908] <TB0>     INFO: non-linearity RMS:   0.007 0.007 0.007 0.005 0.008 0.006 0.006 0.006 0.005 0.006 0.008 0.008 0.007 0.004 0.008 0.007
[14:05:37.908] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:05:37.931] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:05:37.954] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:05:37.976] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:05:37.999] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:05:38.022] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:05:38.045] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:05:38.067] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:05:38.090] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:05:38.113] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:05:38.135] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:05:38.158] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:05:38.180] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:05:38.203] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:05:38.226] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:05:38.248] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-12_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:05:38.271] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:05:38.271] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:05:38.278] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:05:38.278] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:05:38.281] <TB0>     INFO: ######################################################################
[14:05:38.281] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:05:38.281] <TB0>     INFO: ######################################################################
[14:05:38.284] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:05:38.294] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:38.294] <TB0>     INFO:     run 1 of 1
[14:05:38.294] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:38.637] <TB0>     INFO: Expecting 3120000 events.
[14:06:29.324] <TB0>     INFO: 1319765 events read in total (49972ms).
[14:07:20.191] <TB0>     INFO: 2641450 events read in total (100839ms).
[14:07:38.759] <TB0>     INFO: 3120000 events read in total (119408ms).
[14:07:38.793] <TB0>     INFO: Test took 120500ms.
[14:07:38.859] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:38.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:40.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:41.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:43.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:44.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:46.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:47.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:49.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:50.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:52.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:53.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:54.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:56.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:57.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:59.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:00.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:01.876] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405168128
[14:08:01.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:08:01.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1772, RMS = 1.55382
[14:08:01.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:08:01.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:08:01.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5356, RMS = 1.45789
[14:08:01.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:08:01.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:08:01.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1783, RMS = 1.58202
[14:08:01.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:08:01.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:08:01.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1509, RMS = 1.62293
[14:08:01.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:08:01.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:08:01.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.03, RMS = 2.04444
[14:08:01.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:08:01.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:08:01.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5214, RMS = 2.07695
[14:08:01.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:08:01.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:08:01.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5948, RMS = 1.38391
[14:08:01.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:08:01.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:08:01.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5284, RMS = 1.73239
[14:08:01.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:01.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:08:01.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8171, RMS = 1.07608
[14:08:01.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:08:01.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:08:01.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1741, RMS = 1.13882
[14:08:01.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:08:01.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:08:01.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.994, RMS = 1.66922
[14:08:01.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:08:01.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:08:01.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4186, RMS = 1.74637
[14:08:01.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:08:01.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:08:01.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8191, RMS = 1.99406
[14:08:01.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:08:01.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:08:01.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9829, RMS = 2.14219
[14:08:01.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:08:01.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:08:01.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5914, RMS = 1.52657
[14:08:01.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:08:01.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:08:01.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0133, RMS = 1.63086
[14:08:01.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:08:01.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:08:01.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4215, RMS = 1.9482
[14:08:01.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:08:01.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:08:01.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8677, RMS = 1.44809
[14:08:01.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:08:01.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:08:01.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9405, RMS = 1.37222
[14:08:01.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:08:01.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:08:01.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6356, RMS = 1.20803
[14:08:01.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:08:01.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:08:01.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6783, RMS = 1.45034
[14:08:01.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:08:01.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:08:01.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3913, RMS = 1.32775
[14:08:01.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:08:01.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:08:01.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1645, RMS = 0.845115
[14:08:01.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:08:01.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:08:01.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8331, RMS = 1.11153
[14:08:01.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:08:01.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:08:01.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2142, RMS = 1.69712
[14:08:01.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:08:01.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:08:01.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1285, RMS = 1.69871
[14:08:01.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:08:01.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:08:01.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6001, RMS = 1.23774
[14:08:01.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:08:01.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:08:01.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2925, RMS = 1.41813
[14:08:01.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:08:01.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:08:01.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9175, RMS = 0.958673
[14:08:01.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:08:01.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:08:01.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.453, RMS = 1.36349
[14:08:01.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:08:01.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:08:01.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.977, RMS = 1.18842
[14:08:01.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:08:01.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:08:01.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0059, RMS = 1.69537
[14:08:01.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:01.929] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[14:08:01.929] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    0    0    0    0    0    0    0    1    0
[14:08:01.929] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:08:02.026] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:08:02.026] <TB0>     INFO: enter test to run
[14:08:02.026] <TB0>     INFO:   test:  no parameter change
[14:08:02.027] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[14:08:02.028] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[14:08:02.028] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:08:02.028] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:08:02.530] <TB0>    QUIET: Connection to board 133 closed.
[14:08:02.531] <TB0>     INFO: pXar: this is the end, my friend
[14:08:02.532] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
