
---------- Begin Simulation Statistics ----------
final_tick                                 9389077500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    604                       # Simulator instruction rate (inst/s)
host_mem_usage                                7893708                       # Number of bytes of host memory used
host_op_rate                                      618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11636.98                       # Real time elapsed on the host
host_tick_rate                                 511643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7023482                       # Number of instructions simulated
sim_ops                                       7196905                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005954                       # Number of seconds simulated
sim_ticks                                  5953982500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.904632                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  205944                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               217001                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                513                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            215423                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2659                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              484                       # Number of indirect misses.
system.cpu.branchPred.lookups                  246107                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10671                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          436                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1454044                       # Number of instructions committed
system.cpu.committedOps                       1478757                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.058651                       # CPI: cycles per instruction
system.cpu.discardedOps                          9091                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             809962                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74629                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           385234                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1382070                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326942                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4447413                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1006861     68.09%     68.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1417      0.10%     68.18% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75169      5.08%     73.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                395310     26.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1478757                       # Class of committed instruction
system.cpu.quiesceCycles                      5078959                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3065343                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        347242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             132947                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          327                       # Transaction distribution
system.membus.trans_dist::WriteClean              110                       # Transaction distribution
system.membus.trans_dist::CleanEvict              137                       # Transaction distribution
system.membus.trans_dist::ReadExReq               123                       # Transaction distribution
system.membus.trans_dist::ReadExResp              123                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           310                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       354020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 700618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        54656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65070                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11155246                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            523147                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005530                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  523131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              523147                       # Request fanout histogram
system.membus.reqLayer6.occupancy           818892996                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6649375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              421359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1199250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6039355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          764351375                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1143750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1217938000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1000371386                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       200525                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       200525    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       200525                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    408746875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2729757435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    440283457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3170040893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1585020446                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1419914150                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3004934596                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4314777882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1860197607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6174975489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14592                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14592                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          228                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          244                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2450797                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       171986                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2622782                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2450797                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2450797                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2450797                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       171986                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2622782                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2649408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          437                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1419914150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4482378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1424396528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4697360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    440283457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            444980817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4697360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1860197607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4482378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1869377345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000433088250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41397                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41397                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    279                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4259241790                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7730384290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32209.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58459.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        64                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123277                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    128                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.041628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.263037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.074625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          357      2.98%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          418      3.49%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210      1.75%      8.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137      1.14%      9.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          224      1.87%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          145      1.21%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          163      1.36%     13.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          224      1.87%     15.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10109     84.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11987                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2644.760000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2048.454894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            15     30.00%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.00%     32.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.00%     36.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     32.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      4.00%     72.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     16.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6     12.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     828.040000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    461.256405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    408.847557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      2.00%     22.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           39     78.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8462976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2649728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2649408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1421.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       445.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1424.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    444.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5953877500                       # Total gap between requests
system.mem_ctrls.avgGap                      34235.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8436480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1416947396.133596420288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4450130.647847889923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4912342.285184748471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 440122220.715294361115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          437                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7713737770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16646520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19721770125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  98234375250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58394.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39919.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45129908.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2398300.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3285931000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    322140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2349090500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10142092.252396                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1989580.909020                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5650125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11986500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6214602625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3174474875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       717094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           717094                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       717094                       # number of overall hits
system.cpu.icache.overall_hits::total          717094                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          228                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            228                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          228                       # number of overall misses
system.cpu.icache.overall_misses::total           228                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9898750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9898750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9898750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9898750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       717322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       717322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       717322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       717322                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000318                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000318                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.570175                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.570175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.570175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.570175                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          228                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9538000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9538000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000318                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000318                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       717094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          717094                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          228                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           228                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9898750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9898750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       717322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       717322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.570175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.570175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9538000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9538000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           352.998105                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              328767                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10958.900000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   352.998105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.689449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.689449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1434872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1434872                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       120673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           120673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       120673                       # number of overall hits
system.cpu.dcache.overall_hits::total          120673                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          555                       # number of overall misses
system.cpu.dcache.overall_misses::total           555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41119250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41119250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41119250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41119250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       121228                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       121228                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       121228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       121228                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004578                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74088.738739                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74088.738739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74088.738739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74088.738739                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          327                       # number of writebacks
system.cpu.dcache.writebacks::total               327                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31061500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31061500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31061500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31061500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6802875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6802875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71735.565820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71735.565820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71735.565820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71735.565820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2093.836565                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2093.836565                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    434                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75039                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75039                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22867500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22867500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72595.238095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72595.238095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21920125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21920125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6802875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6802875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70710.080645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70710.080645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.424920                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.424920                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18251750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18251750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76048.958333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76048.958333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9141375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9141375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74320.121951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74320.121951                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1792606375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1792606375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10358.533509                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10358.533509                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56538                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56538                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       116518                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       116518                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1751392871                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1751392871                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15031.092801                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15031.092801                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.553960                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7837                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.406250                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.553960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1869794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1869794                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9389077500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9389248125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    604                       # Simulator instruction rate (inst/s)
host_mem_usage                                7893708                       # Number of bytes of host memory used
host_op_rate                                      618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11637.08                       # Real time elapsed on the host
host_tick_rate                                 511654                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7023491                       # Number of instructions simulated
sim_ops                                       7196920                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005954                       # Number of seconds simulated
sim_ticks                                  5954153125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.902031                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  205945                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               217008                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                514                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3505                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            215423                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2659                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              484                       # Number of indirect misses.
system.cpu.branchPred.lookups                  246116                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10673                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          436                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1454053                       # Number of instructions committed
system.cpu.committedOps                       1478772                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.058820                       # CPI: cycles per instruction
system.cpu.discardedOps                          9098                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             809984                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74629                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           385234                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1382294                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326923                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      313                       # number of quiesce instructions executed
system.cpu.numCycles                          4447686                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       313                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1006869     68.09%     68.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1417      0.10%     68.18% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75175      5.08%     73.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                395310     26.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1478772                       # Class of committed instruction
system.cpu.quiesceCycles                      5078959                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3065392                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        347248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              132409                       # Transaction distribution
system.membus.trans_dist::ReadResp             132950                       # Transaction distribution
system.membus.trans_dist::WriteReq              43896                       # Transaction distribution
system.membus.trans_dist::WriteResp             43896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          327                       # Transaction distribution
system.membus.trans_dist::WriteClean              110                       # Transaction distribution
system.membus.trans_dist::CleanEvict              140                       # Transaction distribution
system.membus.trans_dist::ReadExReq               123                       # Transaction distribution
system.membus.trans_dist::ReadExResp              123                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           311                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       173056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        173056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       347491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       354023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       346112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 700627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        54720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65134                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11155438                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            523150                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005530                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  523134    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              523150                       # Request fanout histogram
system.membus.reqLayer6.occupancy           818895746                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6649375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              427859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1199250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6045105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          764351375                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1153750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       266815                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       266815                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       697470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11082470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1217938000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1000371386                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    512575000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       132096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       346112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11075584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       200525                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       200525    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       200525                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    408746875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    701440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4145152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       264192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2623488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2729679210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    440270840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3169950051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1584975025                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1419873460                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3004848485                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4314654236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1860144301                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6174798536                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          230                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          246                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2472224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       171981                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2644205                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2472224                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2472224                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2472224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       171981                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2644205                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8480896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2649408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       132096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          437                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1419873460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4492998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1424366458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4697226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    440270840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            444968066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4697226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1860144301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4492998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1869334524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    172780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000433088250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237876                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132514                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41397                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41397                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    279                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2581                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4259241790                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  661175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7730410540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32209.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58459.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        64                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132514                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    128                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.041628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.263037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.074625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          357      2.98%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          418      3.49%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210      1.75%      8.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137      1.14%      9.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          224      1.87%     11.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          145      1.21%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          163      1.36%     13.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          224      1.87%     15.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10109     84.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11987                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2644.760000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2048.454894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            15     30.00%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.00%     32.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      4.00%     36.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     32.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      4.00%     72.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8     16.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6     12.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     828.040000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    461.256405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    408.847557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      2.00%     22.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           39     78.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8463040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2649728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8480896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2649408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1421.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       445.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1424.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    444.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5954080625                       # Total gap between requests
system.mem_ctrls.avgGap                      34236.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8436480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1416906791.425522804260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4460751.922633834183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4912201.514804004692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 440109608.366848945618                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          437                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7713737770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16672770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19721770125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  98234375250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58394.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39887.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45129908.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2398300.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3285931000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    322140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2349261125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10142092.252396                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1989580.909020                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          313    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5650125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11986500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6214773250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3174474875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       717102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           717102                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       717102                       # number of overall hits
system.cpu.icache.overall_hits::total          717102                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          230                       # number of overall misses
system.cpu.icache.overall_misses::total           230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9986250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9986250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9986250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9986250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       717332                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       717332                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       717332                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       717332                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43418.478261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43418.478261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43418.478261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43418.478261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9622250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9622250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9622250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9622250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000321                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41835.869565                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41835.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41835.869565                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41835.869565                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       717102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          717102                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9986250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9986250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       717332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       717332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43418.478261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43418.478261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9622250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9622250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41835.869565                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41835.869565                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           352.998191                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2198368                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               388                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5665.896907                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   352.998191                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.689450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.689450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1434894                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1434894                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       120678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           120678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       120678                       # number of overall hits
system.cpu.dcache.overall_hits::total          120678                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          556                       # number of overall misses
system.cpu.dcache.overall_misses::total           556                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41179250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41179250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41179250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41179250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       121234                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       121234                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       121234                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       121234                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004586                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74063.399281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74063.399281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74063.399281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74063.399281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          327                       # number of writebacks
system.cpu.dcache.writebacks::total               327                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3249                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31120000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31120000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6802875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6802875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003580                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71705.069124                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71705.069124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71705.069124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71705.069124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2093.836565                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2093.836565                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    435                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22927500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22927500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75360                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75360                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72555.379747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72555.379747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          313                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21978625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21978625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6802875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6802875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70670.819936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70670.819936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.424920                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.424920                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18251750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18251750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76048.958333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76048.958333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2936                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9141375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9141375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74320.121951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74320.121951                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       173056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1792606375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1792606375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10358.533509                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10358.533509                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56538                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56538                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       116518                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       116518                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1751392871                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1751392871                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15031.092801                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15031.092801                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.551193                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              125408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               947                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            132.426610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.551193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1869819                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1869819                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9389248125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
