

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Tue Apr 23 22:49:11 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_2
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.656|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      ?|      ?|     86661|          -|          -|     ?|    no    |
        | + Loop 1.1      |  21664|  21664|      1354|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1  |    167|    167|        16|          8|          2|    20|    yes   |
        |  ++ Loop 1.1.2  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.1.3  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.1.4  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.1.5  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.1.6  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.1.7  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.1.8  |    166|    166|        15|          8|          2|    20|    yes   |
        | + Loop 1.2      |  21664|  21664|      1354|          -|          -|    16|    no    |
        |  ++ Loop 1.2.1  |    167|    167|        16|          8|          2|    20|    yes   |
        |  ++ Loop 1.2.2  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.2.3  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.2.4  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.2.5  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.2.6  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.2.7  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.2.8  |    166|    166|        15|          8|          2|    20|    yes   |
        | + Loop 1.3      |  21664|  21664|      1354|          -|          -|    16|    no    |
        |  ++ Loop 1.3.1  |    167|    167|        16|          8|          2|    20|    yes   |
        |  ++ Loop 1.3.2  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.3.3  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.3.4  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.3.5  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.3.6  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.3.7  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.3.8  |    166|    166|        15|          8|          2|    20|    yes   |
        | + Loop 1.4      |  21664|  21664|      1354|          -|          -|    16|    no    |
        |  ++ Loop 1.4.1  |    167|    167|        16|          8|          2|    20|    yes   |
        |  ++ Loop 1.4.2  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.4.3  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.4.4  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.4.5  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.4.6  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.4.7  |    166|    166|        15|          8|          2|    20|    yes   |
        |  ++ Loop 1.4.8  |    166|    166|        15|          8|          2|    20|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16
  * Pipeline-1: initiation interval (II) = 8, depth = 15
  * Pipeline-2: initiation interval (II) = 8, depth = 15
  * Pipeline-3: initiation interval (II) = 8, depth = 15
  * Pipeline-4: initiation interval (II) = 8, depth = 15
  * Pipeline-5: initiation interval (II) = 8, depth = 15
  * Pipeline-6: initiation interval (II) = 8, depth = 15
  * Pipeline-7: initiation interval (II) = 8, depth = 15
  * Pipeline-8: initiation interval (II) = 8, depth = 16
  * Pipeline-9: initiation interval (II) = 8, depth = 15
  * Pipeline-10: initiation interval (II) = 8, depth = 15
  * Pipeline-11: initiation interval (II) = 8, depth = 15
  * Pipeline-12: initiation interval (II) = 8, depth = 15
  * Pipeline-13: initiation interval (II) = 8, depth = 15
  * Pipeline-14: initiation interval (II) = 8, depth = 15
  * Pipeline-15: initiation interval (II) = 8, depth = 15
  * Pipeline-16: initiation interval (II) = 8, depth = 16
  * Pipeline-17: initiation interval (II) = 8, depth = 15
  * Pipeline-18: initiation interval (II) = 8, depth = 15
  * Pipeline-19: initiation interval (II) = 8, depth = 15
  * Pipeline-20: initiation interval (II) = 8, depth = 15
  * Pipeline-21: initiation interval (II) = 8, depth = 15
  * Pipeline-22: initiation interval (II) = 8, depth = 15
  * Pipeline-23: initiation interval (II) = 8, depth = 15
  * Pipeline-24: initiation interval (II) = 8, depth = 16
  * Pipeline-25: initiation interval (II) = 8, depth = 15
  * Pipeline-26: initiation interval (II) = 8, depth = 15
  * Pipeline-27: initiation interval (II) = 8, depth = 15
  * Pipeline-28: initiation interval (II) = 8, depth = 15
  * Pipeline-29: initiation interval (II) = 8, depth = 15
  * Pipeline-30: initiation interval (II) = 8, depth = 15
  * Pipeline-31: initiation interval (II) = 8, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 554
* Pipeline : 32
  Pipeline-0 : II = 8, D = 16, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
  Pipeline-1 : II = 8, D = 15, States = { 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
  Pipeline-2 : II = 8, D = 15, States = { 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
  Pipeline-3 : II = 8, D = 15, States = { 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
  Pipeline-4 : II = 8, D = 15, States = { 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
  Pipeline-5 : II = 8, D = 15, States = { 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-6 : II = 8, D = 15, States = { 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 }
  Pipeline-7 : II = 8, D = 15, States = { 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 }
  Pipeline-8 : II = 8, D = 16, States = { 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 }
  Pipeline-9 : II = 8, D = 15, States = { 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 }
  Pipeline-10 : II = 8, D = 15, States = { 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 }
  Pipeline-11 : II = 8, D = 15, States = { 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 }
  Pipeline-12 : II = 8, D = 15, States = { 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 }
  Pipeline-13 : II = 8, D = 15, States = { 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 }
  Pipeline-14 : II = 8, D = 15, States = { 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 }
  Pipeline-15 : II = 8, D = 15, States = { 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 }
  Pipeline-16 : II = 8, D = 16, States = { 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 }
  Pipeline-17 : II = 8, D = 15, States = { 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 }
  Pipeline-18 : II = 8, D = 15, States = { 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 }
  Pipeline-19 : II = 8, D = 15, States = { 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 }
  Pipeline-20 : II = 8, D = 15, States = { 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 }
  Pipeline-21 : II = 8, D = 15, States = { 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 }
  Pipeline-22 : II = 8, D = 15, States = { 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 }
  Pipeline-23 : II = 8, D = 15, States = { 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 }
  Pipeline-24 : II = 8, D = 16, States = { 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 }
  Pipeline-25 : II = 8, D = 15, States = { 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 }
  Pipeline-26 : II = 8, D = 15, States = { 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 }
  Pipeline-27 : II = 8, D = 15, States = { 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 }
  Pipeline-28 : II = 8, D = 15, States = { 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 }
  Pipeline-29 : II = 8, D = 15, States = { 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 }
  Pipeline-30 : II = 8, D = 15, States = { 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 }
  Pipeline-31 : II = 8, D = 15, States = { 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	279  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	279  / (exitcond1 & exitcond2_1)
	141  / (exitcond1 & !exitcond2_1)
4 --> 
	5  / true
5 --> 
	21  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	5  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	38  / (exitcond_0_1)
	24  / (!exitcond_0_1)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	23  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	55  / (exitcond_0_2)
	41  / (!exitcond_0_2)
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	40  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	72  / (exitcond_0_3)
	58  / (!exitcond_0_3)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	57  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	89  / (exitcond_0_4)
	75  / (!exitcond_0_4)
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	74  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	106  / (exitcond_0_5)
	92  / (!exitcond_0_5)
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	91  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	123  / (exitcond_0_6)
	109  / (!exitcond_0_6)
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	108  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	140  / (exitcond_0_7)
	126  / (!exitcond_0_7)
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	125  / true
140 --> 
	3  / true
141 --> 
	142  / (!exitcond1_1)
	279  / (exitcond1_1)
142 --> 
	143  / true
143 --> 
	159  / (exitcond_1)
	144  / (!exitcond_1)
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	143  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	176  / (exitcond_1_1)
	162  / (!exitcond_1_1)
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	161  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	193  / (exitcond_1_2)
	179  / (!exitcond_1_2)
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	178  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	210  / (exitcond_1_3)
	196  / (!exitcond_1_3)
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	195  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	227  / (exitcond_1_4)
	213  / (!exitcond_1_4)
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	212  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	244  / (exitcond_1_5)
	230  / (!exitcond_1_5)
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	229  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	261  / (exitcond_1_6)
	247  / (!exitcond_1_6)
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	246  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	278  / (exitcond_1_7)
	264  / (!exitcond_1_7)
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	263  / true
278 --> 
	141  / true
279 --> 
	280  / (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)
	417  / (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3)
280 --> 
	281  / true
281 --> 
	297  / (exitcond_2)
	282  / (!exitcond_2)
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	281  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	314  / (exitcond_2_1)
	300  / (!exitcond_2_1)
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	299  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	331  / (exitcond_2_2)
	317  / (!exitcond_2_2)
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	316  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	348  / (exitcond_2_3)
	334  / (!exitcond_2_3)
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	333  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	365  / (exitcond_2_4)
	351  / (!exitcond_2_4)
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	350  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	382  / (exitcond_2_5)
	368  / (!exitcond_2_5)
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	367  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	399  / (exitcond_2_6)
	385  / (!exitcond_2_6)
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	384  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	416  / (exitcond_2_7)
	402  / (!exitcond_2_7)
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	401  / true
416 --> 
	279  / true
417 --> 
	418  / (!exitcond1_3)
	2  / (exitcond1_3)
418 --> 
	419  / true
419 --> 
	435  / (exitcond_3)
	420  / (!exitcond_3)
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	419  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	452  / (exitcond_3_1)
	438  / (!exitcond_3_1)
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	437  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	469  / (exitcond_3_2)
	455  / (!exitcond_3_2)
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	454  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	486  / (exitcond_3_3)
	472  / (!exitcond_3_3)
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	471  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	503  / (exitcond_3_4)
	489  / (!exitcond_3_4)
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	488  / true
503 --> 
	504  / true
504 --> 
	505  / true
505 --> 
	520  / (exitcond_3_5)
	506  / (!exitcond_3_5)
506 --> 
	507  / true
507 --> 
	508  / true
508 --> 
	509  / true
509 --> 
	510  / true
510 --> 
	511  / true
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	505  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	537  / (exitcond_3_6)
	523  / (!exitcond_3_6)
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	526  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	532  / true
532 --> 
	533  / true
533 --> 
	534  / true
534 --> 
	535  / true
535 --> 
	536  / true
536 --> 
	522  / true
537 --> 
	538  / true
538 --> 
	539  / true
539 --> 
	554  / (exitcond_3_7)
	540  / (!exitcond_3_7)
540 --> 
	541  / true
541 --> 
	542  / true
542 --> 
	543  / true
543 --> 
	544  / true
544 --> 
	545  / true
545 --> 
	546  / true
546 --> 
	547  / true
547 --> 
	548  / true
548 --> 
	549  / true
549 --> 
	550  / true
550 --> 
	551  / true
551 --> 
	552  / true
552 --> 
	553  / true
553 --> 
	539  / true
554 --> 
	417  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 555 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1855]   --->   Operation 556 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_33_3, %80 ]" [Group_5/sample.c:1855]   --->   Operation 557 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i, %outrows_read" [Group_5/sample.c:1855]   --->   Operation 558 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %82, label %21" [Group_5/sample.c:1855]   --->   Operation 559 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %i to i9" [Group_5/sample.c:1855]   --->   Operation 560 'trunc' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_548 = trunc i64 %i to i5" [Group_5/sample.c:1855]   --->   Operation 561 'trunc' 'tmp_548' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_548, i4 0)" [Group_5/sample.c:1857]   --->   Operation 562 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_549 = trunc i64 %i to i7" [Group_5/sample.c:1855]   --->   Operation 563 'trunc' 'tmp_549' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_549, i2 0)" [Group_5/sample.c:1857]   --->   Operation 564 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (1.73ns)   --->   "%inneridx = add i9 %p_shl1, %p_shl" [Group_5/sample.c:1857]   --->   Operation 565 'add' 'inneridx' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (1.35ns)   --->   "br label %2" [Group_5/sample.c:1860]   --->   Operation 566 'br' <Predicate = (!exitcond2)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %21 ], [ %j_14_0_7, %branch199 ]" [Group_5/sample.c:1860]   --->   Operation 567 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (1.24ns)   --->   "%exitcond1 = icmp eq i8 %j, -128" [Group_5/sample.c:1860]   --->   Operation 568 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 569 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %20, label %3" [Group_5/sample.c:1860]   --->   Operation 570 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%j_cast9 = zext i8 %j to i64" [Group_5/sample.c:1860]   --->   Operation 571 'zext' 'j_cast9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [128 x float]* %d, i64 0, i64 %j_cast9" [Group_5/sample.c:1862]   --->   Operation 572 'getelementptr' 'd_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 573 [2/2] (2.77ns)   --->   "%d_load = load float* %d_addr, align 4" [Group_5/sample.c:1862]   --->   Operation 573 'load' 'd_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_1)   --->   "%i_33_s = or i64 %i, 1" [Group_5/sample.c:1855]   --->   Operation 574 'or' 'i_33_s' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%i_33_cast = or i9 %tmp, 1" [Group_5/sample.c:1855]   --->   Operation 575 'or' 'i_33_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_1 = icmp eq i64 %i_33_s, %outrows_read" [Group_5/sample.c:1855]   --->   Operation 576 'icmp' 'exitcond2_1' <Predicate = (exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "br i1 %exitcond2_1, label %82, label %41" [Group_5/sample.c:1855]   --->   Operation 577 'br' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node inneridx_1)   --->   "%tmp_551 = shl i9 %i_33_cast, 4" [Group_5/sample.c:1857]   --->   Operation 578 'shl' 'tmp_551' <Predicate = (exitcond1 & !exitcond2_1)> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node inneridx_1)   --->   "%tmp_552 = shl i9 %i_33_cast, 2" [Group_5/sample.c:1857]   --->   Operation 579 'shl' 'tmp_552' <Predicate = (exitcond1 & !exitcond2_1)> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (1.73ns) (out node of the LUT)   --->   "%inneridx_1 = add i9 %tmp_551, %tmp_552" [Group_5/sample.c:1857]   --->   Operation 580 'add' 'inneridx_1' <Predicate = (exitcond1 & !exitcond2_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (1.35ns)   --->   "br label %22" [Group_5/sample.c:1860]   --->   Operation 581 'br' <Predicate = (exitcond1 & !exitcond2_1)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%j_cast7 = zext i8 %j to i12" [Group_5/sample.c:1860]   --->   Operation 582 'zext' 'j_cast7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_550 = trunc i8 %j to i7" [Group_5/sample.c:1860]   --->   Operation 583 'trunc' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 584 [1/2] (2.77ns)   --->   "%d_load = load float* %d_addr, align 4" [Group_5/sample.c:1862]   --->   Operation 584 'load' 'd_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 585 [1/1] (1.35ns)   --->   "br label %4" [Group_5/sample.c:1865]   --->   Operation 585 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%sum1 = phi float [ %d_load, %3 ], [ %sum_1, %5 ]" [Group_5/sample.c:1862]   --->   Operation 586 'phi' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %3 ], [ %k_2, %5 ]" [Group_5/sample.c:1865]   --->   Operation 587 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i5 %k, -12" [Group_5/sample.c:1865]   --->   Operation 588 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%empty_246 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 589 'speclooptripcount' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (1.54ns)   --->   "%k_2 = add i5 %k, 1" [Group_5/sample.c:1865]   --->   Operation 590 'add' 'k_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %branch248, label %5" [Group_5/sample.c:1865]   --->   Operation 591 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%k_cast = zext i5 %k to i9" [Group_5/sample.c:1865]   --->   Operation 592 'zext' 'k_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_553 = trunc i5 %k to i3" [Group_5/sample.c:1865]   --->   Operation 593 'trunc' 'tmp_553' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (1.73ns)   --->   "%sum5 = add i9 %k_cast, %inneridx" [Group_5/sample.c:1865]   --->   Operation 594 'add' 'sum5' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%newIndex = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5, i32 3, i32 8)" [Group_5/sample.c:1865]   --->   Operation 595 'partselect' 'newIndex' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_313 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k, i7 0)" [Group_5/sample.c:1868]   --->   Operation 596 'bitconcatenate' 'tmp_313' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (1.77ns)   --->   "%sum8 = add i12 %tmp_313, %j_cast7" [Group_5/sample.c:1868]   --->   Operation 597 'add' 'sum8' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%newIndex122 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sum8, i32 3, i32 11)" [Group_5/sample.c:1868]   --->   Operation 598 'partselect' 'newIndex122' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%newIndex243_cast = zext i6 %newIndex to i64" [Group_5/sample.c:1865]   --->   Operation 599 'zext' 'newIndex243_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex243_cast" [Group_5/sample.c:1865]   --->   Operation 600 'getelementptr' 'A_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 601 [2/2] (1.75ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 601 'load' 'A_0_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 602 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex243_cast" [Group_5/sample.c:1865]   --->   Operation 602 'getelementptr' 'A_1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 603 [2/2] (1.75ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 603 'load' 'A_1_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 604 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex243_cast" [Group_5/sample.c:1865]   --->   Operation 604 'getelementptr' 'A_2_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 605 [2/2] (1.75ns)   --->   "%A_2_load = load float* %A_2_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 605 'load' 'A_2_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 606 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex243_cast" [Group_5/sample.c:1865]   --->   Operation 606 'getelementptr' 'A_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 607 [2/2] (1.75ns)   --->   "%A_3_load = load float* %A_3_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 607 'load' 'A_3_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex243_cast" [Group_5/sample.c:1865]   --->   Operation 608 'getelementptr' 'A_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 609 [2/2] (1.75ns)   --->   "%A_4_load = load float* %A_4_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 609 'load' 'A_4_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 610 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex243_cast" [Group_5/sample.c:1865]   --->   Operation 610 'getelementptr' 'A_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 611 [2/2] (1.75ns)   --->   "%A_5_load = load float* %A_5_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 611 'load' 'A_5_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex243_cast" [Group_5/sample.c:1865]   --->   Operation 612 'getelementptr' 'A_6_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 613 [2/2] (1.75ns)   --->   "%A_6_load = load float* %A_6_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 613 'load' 'A_6_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex243_cast" [Group_5/sample.c:1865]   --->   Operation 614 'getelementptr' 'A_7_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 615 [2/2] (1.75ns)   --->   "%A_7_load = load float* %A_7_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 615 'load' 'A_7_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%newIndex244_cast = zext i9 %newIndex122 to i64" [Group_5/sample.c:1868]   --->   Operation 616 'zext' 'newIndex244_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_24 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex244_cast" [Group_5/sample.c:1868]   --->   Operation 617 'getelementptr' 'dense_13_kernel_arra_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 618 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_25 = load float* %dense_13_kernel_arra_24, align 4" [Group_5/sample.c:1868]   --->   Operation 618 'load' 'dense_13_kernel_arra_25' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 619 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_553 to i64" [Group_5/sample.c:1865]   --->   Operation 619 'zext' 'arrayNo' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 620 [1/2] (1.75ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 620 'load' 'A_0_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 621 [1/2] (1.75ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 621 'load' 'A_1_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 622 [1/2] (1.75ns)   --->   "%A_2_load = load float* %A_2_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 622 'load' 'A_2_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 623 [1/2] (1.75ns)   --->   "%A_3_load = load float* %A_3_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 623 'load' 'A_3_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 624 [1/2] (1.75ns)   --->   "%A_4_load = load float* %A_4_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 624 'load' 'A_4_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 625 [1/2] (1.75ns)   --->   "%A_5_load = load float* %A_5_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 625 'load' 'A_5_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 626 [1/2] (1.75ns)   --->   "%A_6_load = load float* %A_6_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 626 'load' 'A_6_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 627 [1/2] (1.75ns)   --->   "%A_7_load = load float* %A_7_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 627 'load' 'A_7_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 628 [1/1] (1.83ns)   --->   "%tmp_341 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load, float %A_1_load, float %A_2_load, float %A_3_load, float %A_4_load, float %A_5_load, float %A_6_load, float %A_7_load, i64 %arrayNo)" [Group_5/sample.c:1865]   --->   Operation 628 'mux' 'tmp_341' <Predicate = (!exitcond)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 629 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_25 = load float* %dense_13_kernel_arra_24, align 4" [Group_5/sample.c:1868]   --->   Operation 629 'load' 'dense_13_kernel_arra_25' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 630 [5/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 630 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 631 [4/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 631 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 632 [3/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 632 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 633 [2/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 633 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 634 [1/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 634 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.29>
ST_13 : Operation 635 [8/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 635 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 636 [7/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 636 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 637 [6/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 637 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.29>
ST_16 : Operation 638 [5/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 638 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.29>
ST_17 : Operation 639 [4/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 639 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 640 [3/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 640 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.29>
ST_19 : Operation 641 [2/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 641 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.29>
ST_20 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 642 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 643 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 644 [1/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 644 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 645 [1/1] (0.00ns)   --->   "%empty_247 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_s)" [Group_5/sample.c:1870]   --->   Operation 645 'specregionend' 'empty_247' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 646 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1865]   --->   Operation 646 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 2.77>
ST_21 : Operation 647 [1/1] (0.00ns)   --->   "%j_14_0_3 = or i7 %tmp_550, 1" [Group_5/sample.c:1860]   --->   Operation 647 'or' 'j_14_0_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 648 [1/1] (0.00ns)   --->   "%j_14_0_12_cast = zext i7 %j_14_0_3 to i64" [Group_5/sample.c:1860]   --->   Operation 648 'zext' 'j_14_0_12_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 649 [1/1] (0.00ns)   --->   "%d_addr_63 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_12_cast" [Group_5/sample.c:1862]   --->   Operation 649 'getelementptr' 'd_addr_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 650 [2/2] (2.77ns)   --->   "%d_load_63 = load float* %d_addr_63, align 4" [Group_5/sample.c:1862]   --->   Operation 650 'load' 'd_load_63' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 22 <SV = 6> <Delay = 2.77>
ST_22 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_141 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %j, i32 3, i32 7)" [Group_5/sample.c:1860]   --->   Operation 651 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 652 [1/1] (0.00ns)   --->   "%newIndex242_cast = zext i5 %tmp_141 to i64" [Group_5/sample.c:1860]   --->   Operation 652 'zext' 'newIndex242_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 653 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex242_cast" [Group_5/sample.c:1871]   --->   Operation 653 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 654 [1/1] (1.75ns)   --->   "store float %sum1, float* %C_0_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 654 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 655 [1/2] (2.77ns)   --->   "%d_load_63 = load float* %d_addr_63, align 4" [Group_5/sample.c:1862]   --->   Operation 655 'load' 'd_load_63' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 656 [1/1] (1.35ns)   --->   "br label %6" [Group_5/sample.c:1865]   --->   Operation 656 'br' <Predicate = true> <Delay = 1.35>

State 23 <SV = 7> <Delay = 3.48>
ST_23 : Operation 657 [1/1] (0.00ns)   --->   "%sum1_0_1 = phi float [ %d_load_63, %branch248 ], [ %sum_1_0_1, %7 ]" [Group_5/sample.c:1862]   --->   Operation 657 'phi' 'sum1_0_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 658 [1/1] (0.00ns)   --->   "%k_0_1 = phi i5 [ 0, %branch248 ], [ %k_2_0_1, %7 ]" [Group_5/sample.c:1865]   --->   Operation 658 'phi' 'k_0_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 659 [1/1] (1.21ns)   --->   "%exitcond_0_1 = icmp eq i5 %k_0_1, -12" [Group_5/sample.c:1865]   --->   Operation 659 'icmp' 'exitcond_0_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 660 [1/1] (0.00ns)   --->   "%empty_248 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 660 'speclooptripcount' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 661 [1/1] (1.54ns)   --->   "%k_2_0_1 = add i5 %k_0_1, 1" [Group_5/sample.c:1865]   --->   Operation 661 'add' 'k_2_0_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 662 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_1, label %branch241, label %7" [Group_5/sample.c:1865]   --->   Operation 662 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 663 [1/1] (0.00ns)   --->   "%k_0_1_cast = zext i5 %k_0_1 to i9" [Group_5/sample.c:1865]   --->   Operation 663 'zext' 'k_0_1_cast' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_557 = trunc i5 %k_0_1 to i3" [Group_5/sample.c:1865]   --->   Operation 664 'trunc' 'tmp_557' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 665 [1/1] (1.73ns)   --->   "%sum5_0_1 = add i9 %inneridx, %k_0_1_cast" [Group_5/sample.c:1857]   --->   Operation 665 'add' 'sum5_0_1' <Predicate = (!exitcond_0_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 666 [1/1] (0.00ns)   --->   "%newIndex123 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_1, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 666 'partselect' 'newIndex123' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 667 [1/1] (0.00ns)   --->   "%newIndex246_cast = zext i6 %newIndex123 to i64" [Group_5/sample.c:1857]   --->   Operation 667 'zext' 'newIndex246_cast' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 668 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex246_cast" [Group_5/sample.c:1857]   --->   Operation 668 'getelementptr' 'A_0_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 669 [2/2] (1.75ns)   --->   "%A_0_load_1 = load float* %A_0_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 669 'load' 'A_0_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 670 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex246_cast" [Group_5/sample.c:1857]   --->   Operation 670 'getelementptr' 'A_1_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 671 [2/2] (1.75ns)   --->   "%A_1_load_1 = load float* %A_1_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 671 'load' 'A_1_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 672 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex246_cast" [Group_5/sample.c:1857]   --->   Operation 672 'getelementptr' 'A_2_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 673 [2/2] (1.75ns)   --->   "%A_2_load_1 = load float* %A_2_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 673 'load' 'A_2_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 674 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex246_cast" [Group_5/sample.c:1857]   --->   Operation 674 'getelementptr' 'A_3_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 675 [2/2] (1.75ns)   --->   "%A_3_load_1 = load float* %A_3_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 675 'load' 'A_3_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 676 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex246_cast" [Group_5/sample.c:1857]   --->   Operation 676 'getelementptr' 'A_4_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 677 [2/2] (1.75ns)   --->   "%A_4_load_1 = load float* %A_4_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 677 'load' 'A_4_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex246_cast" [Group_5/sample.c:1857]   --->   Operation 678 'getelementptr' 'A_5_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 679 [2/2] (1.75ns)   --->   "%A_5_load_1 = load float* %A_5_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 679 'load' 'A_5_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 680 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex246_cast" [Group_5/sample.c:1857]   --->   Operation 680 'getelementptr' 'A_6_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 681 [2/2] (1.75ns)   --->   "%A_6_load_1 = load float* %A_6_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 681 'load' 'A_6_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 682 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex246_cast" [Group_5/sample.c:1857]   --->   Operation 682 'getelementptr' 'A_7_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 683 [2/2] (1.75ns)   --->   "%A_7_load_1 = load float* %A_7_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 683 'load' 'A_7_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_145 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j, i32 3, i32 6)" [Group_5/sample.c:1860]   --->   Operation 684 'partselect' 'tmp_145' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 685 [1/1] (0.00ns)   --->   "%newIndex124 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_1, i4 %tmp_145)" [Group_5/sample.c:1865]   --->   Operation 685 'bitconcatenate' 'newIndex124' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 686 [1/1] (0.00ns)   --->   "%newIndex247_cast = zext i9 %newIndex124 to i64" [Group_5/sample.c:1865]   --->   Operation 686 'zext' 'newIndex247_cast' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 687 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_26 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex247_cast" [Group_5/sample.c:1865]   --->   Operation 687 'getelementptr' 'dense_13_kernel_arra_26' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 688 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_27 = load float* %dense_13_kernel_arra_26, align 4" [Group_5/sample.c:1865]   --->   Operation 688 'load' 'dense_13_kernel_arra_27' <Predicate = (!exitcond_0_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 24 <SV = 8> <Delay = 3.58>
ST_24 : Operation 689 [1/1] (0.00ns)   --->   "%arrayNo94 = zext i3 %tmp_557 to i64" [Group_5/sample.c:1865]   --->   Operation 689 'zext' 'arrayNo94' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_24 : Operation 690 [1/2] (1.75ns)   --->   "%A_0_load_1 = load float* %A_0_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 690 'load' 'A_0_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 691 [1/2] (1.75ns)   --->   "%A_1_load_1 = load float* %A_1_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 691 'load' 'A_1_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 692 [1/2] (1.75ns)   --->   "%A_2_load_1 = load float* %A_2_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 692 'load' 'A_2_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 693 [1/2] (1.75ns)   --->   "%A_3_load_1 = load float* %A_3_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 693 'load' 'A_3_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 694 [1/2] (1.75ns)   --->   "%A_4_load_1 = load float* %A_4_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 694 'load' 'A_4_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 695 [1/2] (1.75ns)   --->   "%A_5_load_1 = load float* %A_5_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 695 'load' 'A_5_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 696 [1/2] (1.75ns)   --->   "%A_6_load_1 = load float* %A_6_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 696 'load' 'A_6_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 697 [1/2] (1.75ns)   --->   "%A_7_load_1 = load float* %A_7_addr_1, align 4" [Group_5/sample.c:1857]   --->   Operation 697 'load' 'A_7_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 698 [1/1] (1.83ns)   --->   "%tmp_343 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_1, float %A_1_load_1, float %A_2_load_1, float %A_3_load_1, float %A_4_load_1, float %A_5_load_1, float %A_6_load_1, float %A_7_load_1, i64 %arrayNo94)" [Group_5/sample.c:1857]   --->   Operation 698 'mux' 'tmp_343' <Predicate = (!exitcond_0_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 699 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_27 = load float* %dense_13_kernel_arra_26, align 4" [Group_5/sample.c:1865]   --->   Operation 699 'load' 'dense_13_kernel_arra_27' <Predicate = (!exitcond_0_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 25 <SV = 9> <Delay = 3.65>
ST_25 : Operation 700 [5/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 700 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 3.65>
ST_26 : Operation 701 [4/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 701 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 3.65>
ST_27 : Operation 702 [3/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 702 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 3.65>
ST_28 : Operation 703 [2/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 703 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 3.65>
ST_29 : Operation 704 [1/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 704 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 3.29>
ST_30 : Operation 705 [8/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 705 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 3.29>
ST_31 : Operation 706 [7/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 706 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 3.29>
ST_32 : Operation 707 [6/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 707 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 3.29>
ST_33 : Operation 708 [5/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 708 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 3.29>
ST_34 : Operation 709 [4/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 709 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 3.29>
ST_35 : Operation 710 [3/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 710 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 20> <Delay = 3.29>
ST_36 : Operation 711 [2/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 711 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 21> <Delay = 3.29>
ST_37 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_314 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 712 'specregionbegin' 'tmp_314' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_37 : Operation 713 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 713 'specpipeline' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_37 : Operation 714 [1/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 714 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 715 [1/1] (0.00ns)   --->   "%empty_249 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_314)" [Group_5/sample.c:1870]   --->   Operation 715 'specregionend' 'empty_249' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_37 : Operation 716 [1/1] (0.00ns)   --->   "br label %6" [Group_5/sample.c:1865]   --->   Operation 716 'br' <Predicate = (!exitcond_0_1)> <Delay = 0.00>

State 38 <SV = 8> <Delay = 2.77>
ST_38 : Operation 717 [1/1] (0.00ns)   --->   "%j_14_0_s = or i7 %tmp_550, 2" [Group_5/sample.c:1860]   --->   Operation 717 'or' 'j_14_0_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 718 [1/1] (0.00ns)   --->   "%j_14_0_cast = zext i7 %j_14_0_s to i64" [Group_5/sample.c:1860]   --->   Operation 718 'zext' 'j_14_0_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 719 [1/1] (0.00ns)   --->   "%d_addr_65 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_cast" [Group_5/sample.c:1862]   --->   Operation 719 'getelementptr' 'd_addr_65' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 720 [2/2] (2.77ns)   --->   "%d_load_65 = load float* %d_addr_65, align 4" [Group_5/sample.c:1862]   --->   Operation 720 'load' 'd_load_65' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 39 <SV = 9> <Delay = 2.77>
ST_39 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_144 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j, i32 3, i32 6)" [Group_5/sample.c:1860]   --->   Operation 721 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 722 [1/1] (0.00ns)   --->   "%newIndex245_cast = zext i4 %tmp_144 to i64" [Group_5/sample.c:1860]   --->   Operation 722 'zext' 'newIndex245_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 723 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex245_cast" [Group_5/sample.c:1871]   --->   Operation 723 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 724 [1/1] (1.75ns)   --->   "store float %sum1_0_1, float* %C_1_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 724 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 725 [1/2] (2.77ns)   --->   "%d_load_65 = load float* %d_addr_65, align 4" [Group_5/sample.c:1862]   --->   Operation 725 'load' 'd_load_65' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 726 [1/1] (1.35ns)   --->   "br label %8" [Group_5/sample.c:1865]   --->   Operation 726 'br' <Predicate = true> <Delay = 1.35>

State 40 <SV = 10> <Delay = 3.48>
ST_40 : Operation 727 [1/1] (0.00ns)   --->   "%sum1_0_2 = phi float [ %d_load_65, %branch241 ], [ %sum_1_0_2, %9 ]" [Group_5/sample.c:1862]   --->   Operation 727 'phi' 'sum1_0_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 728 [1/1] (0.00ns)   --->   "%k_0_2 = phi i5 [ 0, %branch241 ], [ %k_2_0_2, %9 ]" [Group_5/sample.c:1865]   --->   Operation 728 'phi' 'k_0_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 729 [1/1] (1.21ns)   --->   "%exitcond_0_2 = icmp eq i5 %k_0_2, -12" [Group_5/sample.c:1865]   --->   Operation 729 'icmp' 'exitcond_0_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 730 [1/1] (0.00ns)   --->   "%empty_250 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 730 'speclooptripcount' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 731 [1/1] (1.54ns)   --->   "%k_2_0_2 = add i5 %k_0_2, 1" [Group_5/sample.c:1865]   --->   Operation 731 'add' 'k_2_0_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 732 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_2, label %branch234, label %9" [Group_5/sample.c:1865]   --->   Operation 732 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 733 [1/1] (0.00ns)   --->   "%k_0_2_cast = zext i5 %k_0_2 to i9" [Group_5/sample.c:1865]   --->   Operation 733 'zext' 'k_0_2_cast' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_560 = trunc i5 %k_0_2 to i3" [Group_5/sample.c:1865]   --->   Operation 734 'trunc' 'tmp_560' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 735 [1/1] (1.73ns)   --->   "%sum5_0_2 = add i9 %inneridx, %k_0_2_cast" [Group_5/sample.c:1857]   --->   Operation 735 'add' 'sum5_0_2' <Predicate = (!exitcond_0_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 736 [1/1] (0.00ns)   --->   "%newIndex128 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_2, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 736 'partselect' 'newIndex128' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 737 [1/1] (0.00ns)   --->   "%newIndex253_cast = zext i6 %newIndex128 to i64" [Group_5/sample.c:1857]   --->   Operation 737 'zext' 'newIndex253_cast' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 738 [1/1] (0.00ns)   --->   "%A_0_addr_3 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex253_cast" [Group_5/sample.c:1857]   --->   Operation 738 'getelementptr' 'A_0_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 739 [2/2] (1.75ns)   --->   "%A_0_load_3 = load float* %A_0_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 739 'load' 'A_0_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 740 [1/1] (0.00ns)   --->   "%A_1_addr_3 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex253_cast" [Group_5/sample.c:1857]   --->   Operation 740 'getelementptr' 'A_1_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 741 [2/2] (1.75ns)   --->   "%A_1_load_3 = load float* %A_1_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 741 'load' 'A_1_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 742 [1/1] (0.00ns)   --->   "%A_2_addr_3 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex253_cast" [Group_5/sample.c:1857]   --->   Operation 742 'getelementptr' 'A_2_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 743 [2/2] (1.75ns)   --->   "%A_2_load_3 = load float* %A_2_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 743 'load' 'A_2_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 744 [1/1] (0.00ns)   --->   "%A_3_addr_3 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex253_cast" [Group_5/sample.c:1857]   --->   Operation 744 'getelementptr' 'A_3_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 745 [2/2] (1.75ns)   --->   "%A_3_load_3 = load float* %A_3_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 745 'load' 'A_3_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 746 [1/1] (0.00ns)   --->   "%A_4_addr_3 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex253_cast" [Group_5/sample.c:1857]   --->   Operation 746 'getelementptr' 'A_4_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 747 [2/2] (1.75ns)   --->   "%A_4_load_3 = load float* %A_4_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 747 'load' 'A_4_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 748 [1/1] (0.00ns)   --->   "%A_5_addr_3 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex253_cast" [Group_5/sample.c:1857]   --->   Operation 748 'getelementptr' 'A_5_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 749 [2/2] (1.75ns)   --->   "%A_5_load_3 = load float* %A_5_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 749 'load' 'A_5_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 750 [1/1] (0.00ns)   --->   "%A_6_addr_3 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex253_cast" [Group_5/sample.c:1857]   --->   Operation 750 'getelementptr' 'A_6_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 751 [2/2] (1.75ns)   --->   "%A_6_load_3 = load float* %A_6_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 751 'load' 'A_6_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 752 [1/1] (0.00ns)   --->   "%A_7_addr_3 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex253_cast" [Group_5/sample.c:1857]   --->   Operation 752 'getelementptr' 'A_7_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 753 [2/2] (1.75ns)   --->   "%A_7_load_3 = load float* %A_7_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 753 'load' 'A_7_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 754 [1/1] (0.00ns)   --->   "%newIndex129 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_2, i4 %tmp_144)" [Group_5/sample.c:1865]   --->   Operation 754 'bitconcatenate' 'newIndex129' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 755 [1/1] (0.00ns)   --->   "%newIndex254_cast = zext i9 %newIndex129 to i64" [Group_5/sample.c:1865]   --->   Operation 755 'zext' 'newIndex254_cast' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 756 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_28 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex254_cast" [Group_5/sample.c:1865]   --->   Operation 756 'getelementptr' 'dense_13_kernel_arra_28' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 757 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_29 = load float* %dense_13_kernel_arra_28, align 4" [Group_5/sample.c:1865]   --->   Operation 757 'load' 'dense_13_kernel_arra_29' <Predicate = (!exitcond_0_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 41 <SV = 11> <Delay = 3.58>
ST_41 : Operation 758 [1/1] (0.00ns)   --->   "%arrayNo96 = zext i3 %tmp_560 to i64" [Group_5/sample.c:1865]   --->   Operation 758 'zext' 'arrayNo96' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_41 : Operation 759 [1/2] (1.75ns)   --->   "%A_0_load_3 = load float* %A_0_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 759 'load' 'A_0_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 760 [1/2] (1.75ns)   --->   "%A_1_load_3 = load float* %A_1_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 760 'load' 'A_1_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 761 [1/2] (1.75ns)   --->   "%A_2_load_3 = load float* %A_2_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 761 'load' 'A_2_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 762 [1/2] (1.75ns)   --->   "%A_3_load_3 = load float* %A_3_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 762 'load' 'A_3_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 763 [1/2] (1.75ns)   --->   "%A_4_load_3 = load float* %A_4_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 763 'load' 'A_4_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 764 [1/2] (1.75ns)   --->   "%A_5_load_3 = load float* %A_5_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 764 'load' 'A_5_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 765 [1/2] (1.75ns)   --->   "%A_6_load_3 = load float* %A_6_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 765 'load' 'A_6_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 766 [1/2] (1.75ns)   --->   "%A_7_load_3 = load float* %A_7_addr_3, align 4" [Group_5/sample.c:1857]   --->   Operation 766 'load' 'A_7_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 767 [1/1] (1.83ns)   --->   "%tmp_347 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_3, float %A_1_load_3, float %A_2_load_3, float %A_3_load_3, float %A_4_load_3, float %A_5_load_3, float %A_6_load_3, float %A_7_load_3, i64 %arrayNo96)" [Group_5/sample.c:1857]   --->   Operation 767 'mux' 'tmp_347' <Predicate = (!exitcond_0_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 768 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_29 = load float* %dense_13_kernel_arra_28, align 4" [Group_5/sample.c:1865]   --->   Operation 768 'load' 'dense_13_kernel_arra_29' <Predicate = (!exitcond_0_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 42 <SV = 12> <Delay = 3.65>
ST_42 : Operation 769 [5/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 769 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 13> <Delay = 3.65>
ST_43 : Operation 770 [4/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 770 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 14> <Delay = 3.65>
ST_44 : Operation 771 [3/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 771 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 15> <Delay = 3.65>
ST_45 : Operation 772 [2/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 772 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 16> <Delay = 3.65>
ST_46 : Operation 773 [1/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 773 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 17> <Delay = 3.29>
ST_47 : Operation 774 [8/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 774 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 3.29>
ST_48 : Operation 775 [7/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 775 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 19> <Delay = 3.29>
ST_49 : Operation 776 [6/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 776 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 20> <Delay = 3.29>
ST_50 : Operation 777 [5/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 777 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 21> <Delay = 3.29>
ST_51 : Operation 778 [4/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 778 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 22> <Delay = 3.29>
ST_52 : Operation 779 [3/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 779 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 23> <Delay = 3.29>
ST_53 : Operation 780 [2/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 780 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 24> <Delay = 3.29>
ST_54 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_318 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 781 'specregionbegin' 'tmp_318' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_54 : Operation 782 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 782 'specpipeline' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_54 : Operation 783 [1/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 783 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 784 [1/1] (0.00ns)   --->   "%empty_251 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_318)" [Group_5/sample.c:1870]   --->   Operation 784 'specregionend' 'empty_251' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_54 : Operation 785 [1/1] (0.00ns)   --->   "br label %8" [Group_5/sample.c:1865]   --->   Operation 785 'br' <Predicate = (!exitcond_0_2)> <Delay = 0.00>

State 55 <SV = 11> <Delay = 2.77>
ST_55 : Operation 786 [1/1] (0.00ns)   --->   "%j_14_0_4 = or i7 %tmp_550, 3" [Group_5/sample.c:1860]   --->   Operation 786 'or' 'j_14_0_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 787 [1/1] (0.00ns)   --->   "%j_14_0_13_cast = zext i7 %j_14_0_4 to i64" [Group_5/sample.c:1860]   --->   Operation 787 'zext' 'j_14_0_13_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 788 [1/1] (0.00ns)   --->   "%d_addr_68 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_13_cast" [Group_5/sample.c:1862]   --->   Operation 788 'getelementptr' 'd_addr_68' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 789 [2/2] (2.77ns)   --->   "%d_load_68 = load float* %d_addr_68, align 4" [Group_5/sample.c:1862]   --->   Operation 789 'load' 'd_load_68' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 56 <SV = 12> <Delay = 2.77>
ST_56 : Operation 790 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [16 x float]* %C_2, i64 0, i64 %newIndex245_cast" [Group_5/sample.c:1871]   --->   Operation 790 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 791 [1/1] (1.75ns)   --->   "store float %sum1_0_2, float* %C_2_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 791 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 792 [1/2] (2.77ns)   --->   "%d_load_68 = load float* %d_addr_68, align 4" [Group_5/sample.c:1862]   --->   Operation 792 'load' 'd_load_68' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 793 [1/1] (1.35ns)   --->   "br label %10" [Group_5/sample.c:1865]   --->   Operation 793 'br' <Predicate = true> <Delay = 1.35>

State 57 <SV = 13> <Delay = 3.48>
ST_57 : Operation 794 [1/1] (0.00ns)   --->   "%sum1_0_3 = phi float [ %d_load_68, %branch234 ], [ %sum_1_0_3, %11 ]" [Group_5/sample.c:1862]   --->   Operation 794 'phi' 'sum1_0_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 795 [1/1] (0.00ns)   --->   "%k_0_3 = phi i5 [ 0, %branch234 ], [ %k_2_0_3, %11 ]" [Group_5/sample.c:1865]   --->   Operation 795 'phi' 'k_0_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 796 [1/1] (1.21ns)   --->   "%exitcond_0_3 = icmp eq i5 %k_0_3, -12" [Group_5/sample.c:1865]   --->   Operation 796 'icmp' 'exitcond_0_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 797 [1/1] (0.00ns)   --->   "%empty_252 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 797 'speclooptripcount' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 798 [1/1] (1.54ns)   --->   "%k_2_0_3 = add i5 %k_0_3, 1" [Group_5/sample.c:1865]   --->   Operation 798 'add' 'k_2_0_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 799 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_3, label %branch227, label %11" [Group_5/sample.c:1865]   --->   Operation 799 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 800 [1/1] (0.00ns)   --->   "%k_0_3_cast = zext i5 %k_0_3 to i9" [Group_5/sample.c:1865]   --->   Operation 800 'zext' 'k_0_3_cast' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_565 = trunc i5 %k_0_3 to i3" [Group_5/sample.c:1865]   --->   Operation 801 'trunc' 'tmp_565' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 802 [1/1] (1.73ns)   --->   "%sum5_0_3 = add i9 %inneridx, %k_0_3_cast" [Group_5/sample.c:1857]   --->   Operation 802 'add' 'sum5_0_3' <Predicate = (!exitcond_0_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 803 [1/1] (0.00ns)   --->   "%newIndex136 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_3, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 803 'partselect' 'newIndex136' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 804 [1/1] (0.00ns)   --->   "%newIndex261_cast = zext i6 %newIndex136 to i64" [Group_5/sample.c:1857]   --->   Operation 804 'zext' 'newIndex261_cast' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 805 [1/1] (0.00ns)   --->   "%A_0_addr_6 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex261_cast" [Group_5/sample.c:1857]   --->   Operation 805 'getelementptr' 'A_0_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 806 [2/2] (1.75ns)   --->   "%A_0_load_6 = load float* %A_0_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 806 'load' 'A_0_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 807 [1/1] (0.00ns)   --->   "%A_1_addr_6 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex261_cast" [Group_5/sample.c:1857]   --->   Operation 807 'getelementptr' 'A_1_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 808 [2/2] (1.75ns)   --->   "%A_1_load_6 = load float* %A_1_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 808 'load' 'A_1_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 809 [1/1] (0.00ns)   --->   "%A_2_addr_6 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex261_cast" [Group_5/sample.c:1857]   --->   Operation 809 'getelementptr' 'A_2_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 810 [2/2] (1.75ns)   --->   "%A_2_load_6 = load float* %A_2_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 810 'load' 'A_2_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 811 [1/1] (0.00ns)   --->   "%A_3_addr_6 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex261_cast" [Group_5/sample.c:1857]   --->   Operation 811 'getelementptr' 'A_3_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 812 [2/2] (1.75ns)   --->   "%A_3_load_6 = load float* %A_3_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 812 'load' 'A_3_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 813 [1/1] (0.00ns)   --->   "%A_4_addr_6 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex261_cast" [Group_5/sample.c:1857]   --->   Operation 813 'getelementptr' 'A_4_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 814 [2/2] (1.75ns)   --->   "%A_4_load_6 = load float* %A_4_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 814 'load' 'A_4_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 815 [1/1] (0.00ns)   --->   "%A_5_addr_6 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex261_cast" [Group_5/sample.c:1857]   --->   Operation 815 'getelementptr' 'A_5_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 816 [2/2] (1.75ns)   --->   "%A_5_load_6 = load float* %A_5_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 816 'load' 'A_5_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 817 [1/1] (0.00ns)   --->   "%A_6_addr_6 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex261_cast" [Group_5/sample.c:1857]   --->   Operation 817 'getelementptr' 'A_6_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 818 [2/2] (1.75ns)   --->   "%A_6_load_6 = load float* %A_6_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 818 'load' 'A_6_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 819 [1/1] (0.00ns)   --->   "%A_7_addr_6 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex261_cast" [Group_5/sample.c:1857]   --->   Operation 819 'getelementptr' 'A_7_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 820 [2/2] (1.75ns)   --->   "%A_7_load_6 = load float* %A_7_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 820 'load' 'A_7_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 821 [1/1] (0.00ns)   --->   "%newIndex137 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_3, i4 %tmp_144)" [Group_5/sample.c:1865]   --->   Operation 821 'bitconcatenate' 'newIndex137' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 822 [1/1] (0.00ns)   --->   "%newIndex262_cast = zext i9 %newIndex137 to i64" [Group_5/sample.c:1865]   --->   Operation 822 'zext' 'newIndex262_cast' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 823 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_30 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex262_cast" [Group_5/sample.c:1865]   --->   Operation 823 'getelementptr' 'dense_13_kernel_arra_30' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 824 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_31 = load float* %dense_13_kernel_arra_30, align 4" [Group_5/sample.c:1865]   --->   Operation 824 'load' 'dense_13_kernel_arra_31' <Predicate = (!exitcond_0_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 58 <SV = 14> <Delay = 3.58>
ST_58 : Operation 825 [1/1] (0.00ns)   --->   "%arrayNo99 = zext i3 %tmp_565 to i64" [Group_5/sample.c:1865]   --->   Operation 825 'zext' 'arrayNo99' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_58 : Operation 826 [1/2] (1.75ns)   --->   "%A_0_load_6 = load float* %A_0_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 826 'load' 'A_0_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 827 [1/2] (1.75ns)   --->   "%A_1_load_6 = load float* %A_1_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 827 'load' 'A_1_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 828 [1/2] (1.75ns)   --->   "%A_2_load_6 = load float* %A_2_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 828 'load' 'A_2_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 829 [1/2] (1.75ns)   --->   "%A_3_load_6 = load float* %A_3_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 829 'load' 'A_3_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 830 [1/2] (1.75ns)   --->   "%A_4_load_6 = load float* %A_4_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 830 'load' 'A_4_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 831 [1/2] (1.75ns)   --->   "%A_5_load_6 = load float* %A_5_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 831 'load' 'A_5_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 832 [1/2] (1.75ns)   --->   "%A_6_load_6 = load float* %A_6_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 832 'load' 'A_6_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 833 [1/2] (1.75ns)   --->   "%A_7_load_6 = load float* %A_7_addr_6, align 4" [Group_5/sample.c:1857]   --->   Operation 833 'load' 'A_7_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 834 [1/1] (1.83ns)   --->   "%tmp_353 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_6, float %A_1_load_6, float %A_2_load_6, float %A_3_load_6, float %A_4_load_6, float %A_5_load_6, float %A_6_load_6, float %A_7_load_6, i64 %arrayNo99)" [Group_5/sample.c:1857]   --->   Operation 834 'mux' 'tmp_353' <Predicate = (!exitcond_0_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 835 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_31 = load float* %dense_13_kernel_arra_30, align 4" [Group_5/sample.c:1865]   --->   Operation 835 'load' 'dense_13_kernel_arra_31' <Predicate = (!exitcond_0_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 59 <SV = 15> <Delay = 3.65>
ST_59 : Operation 836 [5/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 836 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 16> <Delay = 3.65>
ST_60 : Operation 837 [4/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 837 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 17> <Delay = 3.65>
ST_61 : Operation 838 [3/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 838 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 18> <Delay = 3.65>
ST_62 : Operation 839 [2/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 839 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 19> <Delay = 3.65>
ST_63 : Operation 840 [1/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 840 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 20> <Delay = 3.29>
ST_64 : Operation 841 [8/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 841 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 21> <Delay = 3.29>
ST_65 : Operation 842 [7/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 842 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 22> <Delay = 3.29>
ST_66 : Operation 843 [6/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 843 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 23> <Delay = 3.29>
ST_67 : Operation 844 [5/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 844 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 24> <Delay = 3.29>
ST_68 : Operation 845 [4/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 845 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 25> <Delay = 3.29>
ST_69 : Operation 846 [3/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 846 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 26> <Delay = 3.29>
ST_70 : Operation 847 [2/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 847 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 27> <Delay = 3.29>
ST_71 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_324 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 848 'specregionbegin' 'tmp_324' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_71 : Operation 849 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 849 'specpipeline' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_71 : Operation 850 [1/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 850 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 851 [1/1] (0.00ns)   --->   "%empty_253 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_324)" [Group_5/sample.c:1870]   --->   Operation 851 'specregionend' 'empty_253' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_71 : Operation 852 [1/1] (0.00ns)   --->   "br label %10" [Group_5/sample.c:1865]   --->   Operation 852 'br' <Predicate = (!exitcond_0_3)> <Delay = 0.00>

State 72 <SV = 14> <Delay = 2.77>
ST_72 : Operation 853 [1/1] (0.00ns)   --->   "%j_14_0_5 = or i7 %tmp_550, 4" [Group_5/sample.c:1860]   --->   Operation 853 'or' 'j_14_0_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 854 [1/1] (0.00ns)   --->   "%j_14_0_14_cast = zext i7 %j_14_0_5 to i64" [Group_5/sample.c:1860]   --->   Operation 854 'zext' 'j_14_0_14_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 855 [1/1] (0.00ns)   --->   "%d_addr_71 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_14_cast" [Group_5/sample.c:1862]   --->   Operation 855 'getelementptr' 'd_addr_71' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 856 [2/2] (2.77ns)   --->   "%d_load_71 = load float* %d_addr_71, align 4" [Group_5/sample.c:1862]   --->   Operation 856 'load' 'd_load_71' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 73 <SV = 15> <Delay = 2.77>
ST_73 : Operation 857 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [16 x float]* %C_3, i64 0, i64 %newIndex245_cast" [Group_5/sample.c:1871]   --->   Operation 857 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 858 [1/1] (1.75ns)   --->   "store float %sum1_0_3, float* %C_3_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 858 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 859 [1/2] (2.77ns)   --->   "%d_load_71 = load float* %d_addr_71, align 4" [Group_5/sample.c:1862]   --->   Operation 859 'load' 'd_load_71' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 860 [1/1] (1.35ns)   --->   "br label %12" [Group_5/sample.c:1865]   --->   Operation 860 'br' <Predicate = true> <Delay = 1.35>

State 74 <SV = 16> <Delay = 3.48>
ST_74 : Operation 861 [1/1] (0.00ns)   --->   "%sum1_0_4 = phi float [ %d_load_71, %branch227 ], [ %sum_1_0_4, %13 ]" [Group_5/sample.c:1862]   --->   Operation 861 'phi' 'sum1_0_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 862 [1/1] (0.00ns)   --->   "%k_0_4 = phi i5 [ 0, %branch227 ], [ %k_2_0_4, %13 ]" [Group_5/sample.c:1865]   --->   Operation 862 'phi' 'k_0_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 863 [1/1] (1.21ns)   --->   "%exitcond_0_4 = icmp eq i5 %k_0_4, -12" [Group_5/sample.c:1865]   --->   Operation 863 'icmp' 'exitcond_0_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 864 [1/1] (0.00ns)   --->   "%empty_254 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 864 'speclooptripcount' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 865 [1/1] (1.54ns)   --->   "%k_2_0_4 = add i5 %k_0_4, 1" [Group_5/sample.c:1865]   --->   Operation 865 'add' 'k_2_0_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 866 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_4, label %branch220, label %13" [Group_5/sample.c:1865]   --->   Operation 866 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 867 [1/1] (0.00ns)   --->   "%k_0_4_cast = zext i5 %k_0_4 to i9" [Group_5/sample.c:1865]   --->   Operation 867 'zext' 'k_0_4_cast' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_569 = trunc i5 %k_0_4 to i3" [Group_5/sample.c:1865]   --->   Operation 868 'trunc' 'tmp_569' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 869 [1/1] (1.73ns)   --->   "%sum5_0_4 = add i9 %inneridx, %k_0_4_cast" [Group_5/sample.c:1857]   --->   Operation 869 'add' 'sum5_0_4' <Predicate = (!exitcond_0_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 870 [1/1] (0.00ns)   --->   "%newIndex143 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_4, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 870 'partselect' 'newIndex143' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 871 [1/1] (0.00ns)   --->   "%newIndex268_cast = zext i6 %newIndex143 to i64" [Group_5/sample.c:1857]   --->   Operation 871 'zext' 'newIndex268_cast' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 872 [1/1] (0.00ns)   --->   "%A_0_addr_9 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex268_cast" [Group_5/sample.c:1857]   --->   Operation 872 'getelementptr' 'A_0_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 873 [2/2] (1.75ns)   --->   "%A_0_load_9 = load float* %A_0_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 873 'load' 'A_0_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 874 [1/1] (0.00ns)   --->   "%A_1_addr_9 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex268_cast" [Group_5/sample.c:1857]   --->   Operation 874 'getelementptr' 'A_1_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 875 [2/2] (1.75ns)   --->   "%A_1_load_9 = load float* %A_1_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 875 'load' 'A_1_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 876 [1/1] (0.00ns)   --->   "%A_2_addr_9 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex268_cast" [Group_5/sample.c:1857]   --->   Operation 876 'getelementptr' 'A_2_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 877 [2/2] (1.75ns)   --->   "%A_2_load_9 = load float* %A_2_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 877 'load' 'A_2_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 878 [1/1] (0.00ns)   --->   "%A_3_addr_9 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex268_cast" [Group_5/sample.c:1857]   --->   Operation 878 'getelementptr' 'A_3_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 879 [2/2] (1.75ns)   --->   "%A_3_load_9 = load float* %A_3_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 879 'load' 'A_3_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 880 [1/1] (0.00ns)   --->   "%A_4_addr_9 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex268_cast" [Group_5/sample.c:1857]   --->   Operation 880 'getelementptr' 'A_4_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 881 [2/2] (1.75ns)   --->   "%A_4_load_9 = load float* %A_4_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 881 'load' 'A_4_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 882 [1/1] (0.00ns)   --->   "%A_5_addr_9 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex268_cast" [Group_5/sample.c:1857]   --->   Operation 882 'getelementptr' 'A_5_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 883 [2/2] (1.75ns)   --->   "%A_5_load_9 = load float* %A_5_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 883 'load' 'A_5_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 884 [1/1] (0.00ns)   --->   "%A_6_addr_9 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex268_cast" [Group_5/sample.c:1857]   --->   Operation 884 'getelementptr' 'A_6_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 885 [2/2] (1.75ns)   --->   "%A_6_load_9 = load float* %A_6_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 885 'load' 'A_6_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 886 [1/1] (0.00ns)   --->   "%A_7_addr_9 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex268_cast" [Group_5/sample.c:1857]   --->   Operation 886 'getelementptr' 'A_7_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 887 [2/2] (1.75ns)   --->   "%A_7_load_9 = load float* %A_7_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 887 'load' 'A_7_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 888 [1/1] (0.00ns)   --->   "%newIndex144 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_4, i4 %tmp_144)" [Group_5/sample.c:1865]   --->   Operation 888 'bitconcatenate' 'newIndex144' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 889 [1/1] (0.00ns)   --->   "%newIndex269_cast = zext i9 %newIndex144 to i64" [Group_5/sample.c:1865]   --->   Operation 889 'zext' 'newIndex269_cast' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 890 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_32 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex269_cast" [Group_5/sample.c:1865]   --->   Operation 890 'getelementptr' 'dense_13_kernel_arra_32' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 891 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_33 = load float* %dense_13_kernel_arra_32, align 4" [Group_5/sample.c:1865]   --->   Operation 891 'load' 'dense_13_kernel_arra_33' <Predicate = (!exitcond_0_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 75 <SV = 17> <Delay = 3.58>
ST_75 : Operation 892 [1/1] (0.00ns)   --->   "%arrayNo102 = zext i3 %tmp_569 to i64" [Group_5/sample.c:1865]   --->   Operation 892 'zext' 'arrayNo102' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_75 : Operation 893 [1/2] (1.75ns)   --->   "%A_0_load_9 = load float* %A_0_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 893 'load' 'A_0_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 894 [1/2] (1.75ns)   --->   "%A_1_load_9 = load float* %A_1_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 894 'load' 'A_1_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 895 [1/2] (1.75ns)   --->   "%A_2_load_9 = load float* %A_2_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 895 'load' 'A_2_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 896 [1/2] (1.75ns)   --->   "%A_3_load_9 = load float* %A_3_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 896 'load' 'A_3_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 897 [1/2] (1.75ns)   --->   "%A_4_load_9 = load float* %A_4_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 897 'load' 'A_4_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 898 [1/2] (1.75ns)   --->   "%A_5_load_9 = load float* %A_5_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 898 'load' 'A_5_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 899 [1/2] (1.75ns)   --->   "%A_6_load_9 = load float* %A_6_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 899 'load' 'A_6_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 900 [1/2] (1.75ns)   --->   "%A_7_load_9 = load float* %A_7_addr_9, align 4" [Group_5/sample.c:1857]   --->   Operation 900 'load' 'A_7_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 901 [1/1] (1.83ns)   --->   "%tmp_359 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_9, float %A_1_load_9, float %A_2_load_9, float %A_3_load_9, float %A_4_load_9, float %A_5_load_9, float %A_6_load_9, float %A_7_load_9, i64 %arrayNo102)" [Group_5/sample.c:1857]   --->   Operation 901 'mux' 'tmp_359' <Predicate = (!exitcond_0_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 902 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_33 = load float* %dense_13_kernel_arra_32, align 4" [Group_5/sample.c:1865]   --->   Operation 902 'load' 'dense_13_kernel_arra_33' <Predicate = (!exitcond_0_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 76 <SV = 18> <Delay = 3.65>
ST_76 : Operation 903 [5/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 903 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 19> <Delay = 3.65>
ST_77 : Operation 904 [4/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 904 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 20> <Delay = 3.65>
ST_78 : Operation 905 [3/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 905 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 21> <Delay = 3.65>
ST_79 : Operation 906 [2/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 906 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 22> <Delay = 3.65>
ST_80 : Operation 907 [1/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 907 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 23> <Delay = 3.29>
ST_81 : Operation 908 [8/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 908 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 24> <Delay = 3.29>
ST_82 : Operation 909 [7/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 909 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 25> <Delay = 3.29>
ST_83 : Operation 910 [6/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 910 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 26> <Delay = 3.29>
ST_84 : Operation 911 [5/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 911 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 27> <Delay = 3.29>
ST_85 : Operation 912 [4/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 912 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 28> <Delay = 3.29>
ST_86 : Operation 913 [3/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 913 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 29> <Delay = 3.29>
ST_87 : Operation 914 [2/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 914 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 30> <Delay = 3.29>
ST_88 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_330 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 915 'specregionbegin' 'tmp_330' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_88 : Operation 916 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 916 'specpipeline' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_88 : Operation 917 [1/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 917 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 918 [1/1] (0.00ns)   --->   "%empty_255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_330)" [Group_5/sample.c:1870]   --->   Operation 918 'specregionend' 'empty_255' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_88 : Operation 919 [1/1] (0.00ns)   --->   "br label %12" [Group_5/sample.c:1865]   --->   Operation 919 'br' <Predicate = (!exitcond_0_4)> <Delay = 0.00>

State 89 <SV = 17> <Delay = 2.77>
ST_89 : Operation 920 [1/1] (0.00ns)   --->   "%j_14_0_6 = or i7 %tmp_550, 5" [Group_5/sample.c:1860]   --->   Operation 920 'or' 'j_14_0_6' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 921 [1/1] (0.00ns)   --->   "%j_14_0_15_cast = zext i7 %j_14_0_6 to i64" [Group_5/sample.c:1860]   --->   Operation 921 'zext' 'j_14_0_15_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 922 [1/1] (0.00ns)   --->   "%d_addr_75 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_15_cast" [Group_5/sample.c:1862]   --->   Operation 922 'getelementptr' 'd_addr_75' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 923 [2/2] (2.77ns)   --->   "%d_load_75 = load float* %d_addr_75, align 4" [Group_5/sample.c:1862]   --->   Operation 923 'load' 'd_load_75' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 90 <SV = 18> <Delay = 2.77>
ST_90 : Operation 924 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [16 x float]* %C_4, i64 0, i64 %newIndex245_cast" [Group_5/sample.c:1871]   --->   Operation 924 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 925 [1/1] (1.75ns)   --->   "store float %sum1_0_4, float* %C_4_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 925 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_90 : Operation 926 [1/2] (2.77ns)   --->   "%d_load_75 = load float* %d_addr_75, align 4" [Group_5/sample.c:1862]   --->   Operation 926 'load' 'd_load_75' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_90 : Operation 927 [1/1] (1.35ns)   --->   "br label %14" [Group_5/sample.c:1865]   --->   Operation 927 'br' <Predicate = true> <Delay = 1.35>

State 91 <SV = 19> <Delay = 3.48>
ST_91 : Operation 928 [1/1] (0.00ns)   --->   "%sum1_0_5 = phi float [ %d_load_75, %branch220 ], [ %sum_1_0_5, %15 ]" [Group_5/sample.c:1862]   --->   Operation 928 'phi' 'sum1_0_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 929 [1/1] (0.00ns)   --->   "%k_0_5 = phi i5 [ 0, %branch220 ], [ %k_2_0_5, %15 ]" [Group_5/sample.c:1865]   --->   Operation 929 'phi' 'k_0_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 930 [1/1] (1.21ns)   --->   "%exitcond_0_5 = icmp eq i5 %k_0_5, -12" [Group_5/sample.c:1865]   --->   Operation 930 'icmp' 'exitcond_0_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 931 [1/1] (0.00ns)   --->   "%empty_256 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 931 'speclooptripcount' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 932 [1/1] (1.54ns)   --->   "%k_2_0_5 = add i5 %k_0_5, 1" [Group_5/sample.c:1865]   --->   Operation 932 'add' 'k_2_0_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 933 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_5, label %branch213, label %15" [Group_5/sample.c:1865]   --->   Operation 933 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 934 [1/1] (0.00ns)   --->   "%k_0_5_cast = zext i5 %k_0_5 to i9" [Group_5/sample.c:1865]   --->   Operation 934 'zext' 'k_0_5_cast' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_574 = trunc i5 %k_0_5 to i3" [Group_5/sample.c:1865]   --->   Operation 935 'trunc' 'tmp_574' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 936 [1/1] (1.73ns)   --->   "%sum5_0_5 = add i9 %inneridx, %k_0_5_cast" [Group_5/sample.c:1857]   --->   Operation 936 'add' 'sum5_0_5' <Predicate = (!exitcond_0_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 937 [1/1] (0.00ns)   --->   "%newIndex151 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_5, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 937 'partselect' 'newIndex151' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 938 [1/1] (0.00ns)   --->   "%newIndex277_cast = zext i6 %newIndex151 to i64" [Group_5/sample.c:1857]   --->   Operation 938 'zext' 'newIndex277_cast' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 939 [1/1] (0.00ns)   --->   "%A_0_addr_13 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex277_cast" [Group_5/sample.c:1857]   --->   Operation 939 'getelementptr' 'A_0_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 940 [2/2] (1.75ns)   --->   "%A_0_load_13 = load float* %A_0_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 940 'load' 'A_0_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 941 [1/1] (0.00ns)   --->   "%A_1_addr_13 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex277_cast" [Group_5/sample.c:1857]   --->   Operation 941 'getelementptr' 'A_1_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 942 [2/2] (1.75ns)   --->   "%A_1_load_13 = load float* %A_1_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 942 'load' 'A_1_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 943 [1/1] (0.00ns)   --->   "%A_2_addr_13 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex277_cast" [Group_5/sample.c:1857]   --->   Operation 943 'getelementptr' 'A_2_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 944 [2/2] (1.75ns)   --->   "%A_2_load_13 = load float* %A_2_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 944 'load' 'A_2_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 945 [1/1] (0.00ns)   --->   "%A_3_addr_13 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex277_cast" [Group_5/sample.c:1857]   --->   Operation 945 'getelementptr' 'A_3_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 946 [2/2] (1.75ns)   --->   "%A_3_load_13 = load float* %A_3_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 946 'load' 'A_3_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 947 [1/1] (0.00ns)   --->   "%A_4_addr_13 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex277_cast" [Group_5/sample.c:1857]   --->   Operation 947 'getelementptr' 'A_4_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 948 [2/2] (1.75ns)   --->   "%A_4_load_13 = load float* %A_4_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 948 'load' 'A_4_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 949 [1/1] (0.00ns)   --->   "%A_5_addr_13 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex277_cast" [Group_5/sample.c:1857]   --->   Operation 949 'getelementptr' 'A_5_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 950 [2/2] (1.75ns)   --->   "%A_5_load_13 = load float* %A_5_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 950 'load' 'A_5_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 951 [1/1] (0.00ns)   --->   "%A_6_addr_13 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex277_cast" [Group_5/sample.c:1857]   --->   Operation 951 'getelementptr' 'A_6_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 952 [2/2] (1.75ns)   --->   "%A_6_load_13 = load float* %A_6_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 952 'load' 'A_6_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 953 [1/1] (0.00ns)   --->   "%A_7_addr_13 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex277_cast" [Group_5/sample.c:1857]   --->   Operation 953 'getelementptr' 'A_7_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 954 [2/2] (1.75ns)   --->   "%A_7_load_13 = load float* %A_7_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 954 'load' 'A_7_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 955 [1/1] (0.00ns)   --->   "%newIndex152 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_5, i4 %tmp_144)" [Group_5/sample.c:1865]   --->   Operation 955 'bitconcatenate' 'newIndex152' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 956 [1/1] (0.00ns)   --->   "%newIndex278_cast = zext i9 %newIndex152 to i64" [Group_5/sample.c:1865]   --->   Operation 956 'zext' 'newIndex278_cast' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 957 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_34 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex278_cast" [Group_5/sample.c:1865]   --->   Operation 957 'getelementptr' 'dense_13_kernel_arra_34' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 958 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_35 = load float* %dense_13_kernel_arra_34, align 4" [Group_5/sample.c:1865]   --->   Operation 958 'load' 'dense_13_kernel_arra_35' <Predicate = (!exitcond_0_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 92 <SV = 20> <Delay = 3.58>
ST_92 : Operation 959 [1/1] (0.00ns)   --->   "%arrayNo106 = zext i3 %tmp_574 to i64" [Group_5/sample.c:1865]   --->   Operation 959 'zext' 'arrayNo106' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_92 : Operation 960 [1/2] (1.75ns)   --->   "%A_0_load_13 = load float* %A_0_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 960 'load' 'A_0_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 961 [1/2] (1.75ns)   --->   "%A_1_load_13 = load float* %A_1_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 961 'load' 'A_1_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 962 [1/2] (1.75ns)   --->   "%A_2_load_13 = load float* %A_2_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 962 'load' 'A_2_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 963 [1/2] (1.75ns)   --->   "%A_3_load_13 = load float* %A_3_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 963 'load' 'A_3_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 964 [1/2] (1.75ns)   --->   "%A_4_load_13 = load float* %A_4_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 964 'load' 'A_4_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 965 [1/2] (1.75ns)   --->   "%A_5_load_13 = load float* %A_5_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 965 'load' 'A_5_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 966 [1/2] (1.75ns)   --->   "%A_6_load_13 = load float* %A_6_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 966 'load' 'A_6_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 967 [1/2] (1.75ns)   --->   "%A_7_load_13 = load float* %A_7_addr_13, align 4" [Group_5/sample.c:1857]   --->   Operation 967 'load' 'A_7_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 968 [1/1] (1.83ns)   --->   "%tmp_367 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_13, float %A_1_load_13, float %A_2_load_13, float %A_3_load_13, float %A_4_load_13, float %A_5_load_13, float %A_6_load_13, float %A_7_load_13, i64 %arrayNo106)" [Group_5/sample.c:1857]   --->   Operation 968 'mux' 'tmp_367' <Predicate = (!exitcond_0_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 969 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_35 = load float* %dense_13_kernel_arra_34, align 4" [Group_5/sample.c:1865]   --->   Operation 969 'load' 'dense_13_kernel_arra_35' <Predicate = (!exitcond_0_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 93 <SV = 21> <Delay = 3.65>
ST_93 : Operation 970 [5/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 970 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 22> <Delay = 3.65>
ST_94 : Operation 971 [4/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 971 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 23> <Delay = 3.65>
ST_95 : Operation 972 [3/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 972 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 24> <Delay = 3.65>
ST_96 : Operation 973 [2/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 973 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 25> <Delay = 3.65>
ST_97 : Operation 974 [1/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 974 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 26> <Delay = 3.29>
ST_98 : Operation 975 [8/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 975 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 27> <Delay = 3.29>
ST_99 : Operation 976 [7/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 976 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 28> <Delay = 3.29>
ST_100 : Operation 977 [6/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 977 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 29> <Delay = 3.29>
ST_101 : Operation 978 [5/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 978 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 30> <Delay = 3.29>
ST_102 : Operation 979 [4/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 979 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 31> <Delay = 3.29>
ST_103 : Operation 980 [3/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 980 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 32> <Delay = 3.29>
ST_104 : Operation 981 [2/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 981 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 33> <Delay = 3.29>
ST_105 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_338 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 982 'specregionbegin' 'tmp_338' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_105 : Operation 983 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 983 'specpipeline' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_105 : Operation 984 [1/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 984 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 985 [1/1] (0.00ns)   --->   "%empty_257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_338)" [Group_5/sample.c:1870]   --->   Operation 985 'specregionend' 'empty_257' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_105 : Operation 986 [1/1] (0.00ns)   --->   "br label %14" [Group_5/sample.c:1865]   --->   Operation 986 'br' <Predicate = (!exitcond_0_5)> <Delay = 0.00>

State 106 <SV = 20> <Delay = 2.77>
ST_106 : Operation 987 [1/1] (0.00ns)   --->   "%j_14_0_8 = or i7 %tmp_550, 6" [Group_5/sample.c:1860]   --->   Operation 987 'or' 'j_14_0_8' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 988 [1/1] (0.00ns)   --->   "%j_14_0_16_cast = zext i7 %j_14_0_8 to i64" [Group_5/sample.c:1860]   --->   Operation 988 'zext' 'j_14_0_16_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 989 [1/1] (0.00ns)   --->   "%d_addr_79 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_16_cast" [Group_5/sample.c:1862]   --->   Operation 989 'getelementptr' 'd_addr_79' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 990 [2/2] (2.77ns)   --->   "%d_load_79 = load float* %d_addr_79, align 4" [Group_5/sample.c:1862]   --->   Operation 990 'load' 'd_load_79' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 107 <SV = 21> <Delay = 2.77>
ST_107 : Operation 991 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [16 x float]* %C_5, i64 0, i64 %newIndex245_cast" [Group_5/sample.c:1871]   --->   Operation 991 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 992 [1/1] (1.75ns)   --->   "store float %sum1_0_5, float* %C_5_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 992 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_107 : Operation 993 [1/2] (2.77ns)   --->   "%d_load_79 = load float* %d_addr_79, align 4" [Group_5/sample.c:1862]   --->   Operation 993 'load' 'd_load_79' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_107 : Operation 994 [1/1] (1.35ns)   --->   "br label %16" [Group_5/sample.c:1865]   --->   Operation 994 'br' <Predicate = true> <Delay = 1.35>

State 108 <SV = 22> <Delay = 3.48>
ST_108 : Operation 995 [1/1] (0.00ns)   --->   "%sum1_0_6 = phi float [ %d_load_79, %branch213 ], [ %sum_1_0_6, %17 ]" [Group_5/sample.c:1862]   --->   Operation 995 'phi' 'sum1_0_6' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 996 [1/1] (0.00ns)   --->   "%k_0_6 = phi i5 [ 0, %branch213 ], [ %k_2_0_6, %17 ]" [Group_5/sample.c:1865]   --->   Operation 996 'phi' 'k_0_6' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 997 [1/1] (1.21ns)   --->   "%exitcond_0_6 = icmp eq i5 %k_0_6, -12" [Group_5/sample.c:1865]   --->   Operation 997 'icmp' 'exitcond_0_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 998 [1/1] (0.00ns)   --->   "%empty_258 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 998 'speclooptripcount' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 999 [1/1] (1.54ns)   --->   "%k_2_0_6 = add i5 %k_0_6, 1" [Group_5/sample.c:1865]   --->   Operation 999 'add' 'k_2_0_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1000 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_6, label %branch206, label %17" [Group_5/sample.c:1865]   --->   Operation 1000 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1001 [1/1] (0.00ns)   --->   "%k_0_6_cast = zext i5 %k_0_6 to i9" [Group_5/sample.c:1865]   --->   Operation 1001 'zext' 'k_0_6_cast' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_578 = trunc i5 %k_0_6 to i3" [Group_5/sample.c:1865]   --->   Operation 1002 'trunc' 'tmp_578' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1003 [1/1] (1.73ns)   --->   "%sum5_0_6 = add i9 %inneridx, %k_0_6_cast" [Group_5/sample.c:1857]   --->   Operation 1003 'add' 'sum5_0_6' <Predicate = (!exitcond_0_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1004 [1/1] (0.00ns)   --->   "%newIndex159 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_6, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1004 'partselect' 'newIndex159' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1005 [1/1] (0.00ns)   --->   "%newIndex287_cast = zext i6 %newIndex159 to i64" [Group_5/sample.c:1857]   --->   Operation 1005 'zext' 'newIndex287_cast' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1006 [1/1] (0.00ns)   --->   "%A_0_addr_17 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex287_cast" [Group_5/sample.c:1857]   --->   Operation 1006 'getelementptr' 'A_0_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1007 [2/2] (1.75ns)   --->   "%A_0_load_17 = load float* %A_0_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1007 'load' 'A_0_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 1008 [1/1] (0.00ns)   --->   "%A_1_addr_17 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex287_cast" [Group_5/sample.c:1857]   --->   Operation 1008 'getelementptr' 'A_1_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1009 [2/2] (1.75ns)   --->   "%A_1_load_17 = load float* %A_1_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1009 'load' 'A_1_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 1010 [1/1] (0.00ns)   --->   "%A_2_addr_17 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex287_cast" [Group_5/sample.c:1857]   --->   Operation 1010 'getelementptr' 'A_2_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1011 [2/2] (1.75ns)   --->   "%A_2_load_17 = load float* %A_2_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1011 'load' 'A_2_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 1012 [1/1] (0.00ns)   --->   "%A_3_addr_17 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex287_cast" [Group_5/sample.c:1857]   --->   Operation 1012 'getelementptr' 'A_3_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1013 [2/2] (1.75ns)   --->   "%A_3_load_17 = load float* %A_3_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1013 'load' 'A_3_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 1014 [1/1] (0.00ns)   --->   "%A_4_addr_17 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex287_cast" [Group_5/sample.c:1857]   --->   Operation 1014 'getelementptr' 'A_4_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1015 [2/2] (1.75ns)   --->   "%A_4_load_17 = load float* %A_4_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1015 'load' 'A_4_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 1016 [1/1] (0.00ns)   --->   "%A_5_addr_17 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex287_cast" [Group_5/sample.c:1857]   --->   Operation 1016 'getelementptr' 'A_5_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1017 [2/2] (1.75ns)   --->   "%A_5_load_17 = load float* %A_5_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1017 'load' 'A_5_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 1018 [1/1] (0.00ns)   --->   "%A_6_addr_17 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex287_cast" [Group_5/sample.c:1857]   --->   Operation 1018 'getelementptr' 'A_6_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1019 [2/2] (1.75ns)   --->   "%A_6_load_17 = load float* %A_6_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1019 'load' 'A_6_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 1020 [1/1] (0.00ns)   --->   "%A_7_addr_17 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex287_cast" [Group_5/sample.c:1857]   --->   Operation 1020 'getelementptr' 'A_7_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1021 [2/2] (1.75ns)   --->   "%A_7_load_17 = load float* %A_7_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1021 'load' 'A_7_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 1022 [1/1] (0.00ns)   --->   "%newIndex160 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_6, i4 %tmp_144)" [Group_5/sample.c:1865]   --->   Operation 1022 'bitconcatenate' 'newIndex160' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1023 [1/1] (0.00ns)   --->   "%newIndex288_cast = zext i9 %newIndex160 to i64" [Group_5/sample.c:1865]   --->   Operation 1023 'zext' 'newIndex288_cast' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1024 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_36 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex288_cast" [Group_5/sample.c:1865]   --->   Operation 1024 'getelementptr' 'dense_13_kernel_arra_36' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1025 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_37 = load float* %dense_13_kernel_arra_36, align 4" [Group_5/sample.c:1865]   --->   Operation 1025 'load' 'dense_13_kernel_arra_37' <Predicate = (!exitcond_0_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 109 <SV = 23> <Delay = 3.58>
ST_109 : Operation 1026 [1/1] (0.00ns)   --->   "%arrayNo110 = zext i3 %tmp_578 to i64" [Group_5/sample.c:1865]   --->   Operation 1026 'zext' 'arrayNo110' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_109 : Operation 1027 [1/2] (1.75ns)   --->   "%A_0_load_17 = load float* %A_0_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1027 'load' 'A_0_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 1028 [1/2] (1.75ns)   --->   "%A_1_load_17 = load float* %A_1_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1028 'load' 'A_1_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 1029 [1/2] (1.75ns)   --->   "%A_2_load_17 = load float* %A_2_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1029 'load' 'A_2_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 1030 [1/2] (1.75ns)   --->   "%A_3_load_17 = load float* %A_3_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1030 'load' 'A_3_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 1031 [1/2] (1.75ns)   --->   "%A_4_load_17 = load float* %A_4_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1031 'load' 'A_4_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 1032 [1/2] (1.75ns)   --->   "%A_5_load_17 = load float* %A_5_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1032 'load' 'A_5_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 1033 [1/2] (1.75ns)   --->   "%A_6_load_17 = load float* %A_6_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1033 'load' 'A_6_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 1034 [1/2] (1.75ns)   --->   "%A_7_load_17 = load float* %A_7_addr_17, align 4" [Group_5/sample.c:1857]   --->   Operation 1034 'load' 'A_7_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 1035 [1/1] (1.83ns)   --->   "%tmp_375 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_17, float %A_1_load_17, float %A_2_load_17, float %A_3_load_17, float %A_4_load_17, float %A_5_load_17, float %A_6_load_17, float %A_7_load_17, i64 %arrayNo110)" [Group_5/sample.c:1857]   --->   Operation 1035 'mux' 'tmp_375' <Predicate = (!exitcond_0_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1036 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_37 = load float* %dense_13_kernel_arra_36, align 4" [Group_5/sample.c:1865]   --->   Operation 1036 'load' 'dense_13_kernel_arra_37' <Predicate = (!exitcond_0_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 110 <SV = 24> <Delay = 3.65>
ST_110 : Operation 1037 [5/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1037 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 25> <Delay = 3.65>
ST_111 : Operation 1038 [4/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1038 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 26> <Delay = 3.65>
ST_112 : Operation 1039 [3/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1039 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 27> <Delay = 3.65>
ST_113 : Operation 1040 [2/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1040 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 28> <Delay = 3.65>
ST_114 : Operation 1041 [1/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1041 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 29> <Delay = 3.29>
ST_115 : Operation 1042 [8/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1042 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 30> <Delay = 3.29>
ST_116 : Operation 1043 [7/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1043 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 31> <Delay = 3.29>
ST_117 : Operation 1044 [6/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1044 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 32> <Delay = 3.29>
ST_118 : Operation 1045 [5/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1045 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 33> <Delay = 3.29>
ST_119 : Operation 1046 [4/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1046 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 34> <Delay = 3.29>
ST_120 : Operation 1047 [3/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1047 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 35> <Delay = 3.29>
ST_121 : Operation 1048 [2/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1048 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 36> <Delay = 3.29>
ST_122 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_346 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1049 'specregionbegin' 'tmp_346' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_122 : Operation 1050 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1050 'specpipeline' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_122 : Operation 1051 [1/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1051 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1052 [1/1] (0.00ns)   --->   "%empty_259 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_346)" [Group_5/sample.c:1870]   --->   Operation 1052 'specregionend' 'empty_259' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_122 : Operation 1053 [1/1] (0.00ns)   --->   "br label %16" [Group_5/sample.c:1865]   --->   Operation 1053 'br' <Predicate = (!exitcond_0_6)> <Delay = 0.00>

State 123 <SV = 23> <Delay = 2.77>
ST_123 : Operation 1054 [1/1] (0.00ns)   --->   "%j_14_0_9 = or i7 %tmp_550, 7" [Group_5/sample.c:1860]   --->   Operation 1054 'or' 'j_14_0_9' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1055 [1/1] (0.00ns)   --->   "%j_14_0_17_cast = zext i7 %j_14_0_9 to i64" [Group_5/sample.c:1860]   --->   Operation 1055 'zext' 'j_14_0_17_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1056 [1/1] (0.00ns)   --->   "%d_addr_83 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_17_cast" [Group_5/sample.c:1862]   --->   Operation 1056 'getelementptr' 'd_addr_83' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1057 [2/2] (2.77ns)   --->   "%d_load_83 = load float* %d_addr_83, align 4" [Group_5/sample.c:1862]   --->   Operation 1057 'load' 'd_load_83' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 124 <SV = 24> <Delay = 2.77>
ST_124 : Operation 1058 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [16 x float]* %C_6, i64 0, i64 %newIndex245_cast" [Group_5/sample.c:1871]   --->   Operation 1058 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1059 [1/1] (1.75ns)   --->   "store float %sum1_0_6, float* %C_6_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 1059 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_124 : Operation 1060 [1/2] (2.77ns)   --->   "%d_load_83 = load float* %d_addr_83, align 4" [Group_5/sample.c:1862]   --->   Operation 1060 'load' 'd_load_83' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_124 : Operation 1061 [1/1] (1.35ns)   --->   "br label %18" [Group_5/sample.c:1865]   --->   Operation 1061 'br' <Predicate = true> <Delay = 1.35>

State 125 <SV = 25> <Delay = 3.48>
ST_125 : Operation 1062 [1/1] (0.00ns)   --->   "%sum1_0_7 = phi float [ %d_load_83, %branch206 ], [ %sum_1_0_7, %19 ]" [Group_5/sample.c:1862]   --->   Operation 1062 'phi' 'sum1_0_7' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1063 [1/1] (0.00ns)   --->   "%k_0_7 = phi i5 [ 0, %branch206 ], [ %k_2_0_7, %19 ]" [Group_5/sample.c:1865]   --->   Operation 1063 'phi' 'k_0_7' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1064 [1/1] (1.21ns)   --->   "%exitcond_0_7 = icmp eq i5 %k_0_7, -12" [Group_5/sample.c:1865]   --->   Operation 1064 'icmp' 'exitcond_0_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1065 [1/1] (0.00ns)   --->   "%empty_260 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1065 'speclooptripcount' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1066 [1/1] (1.54ns)   --->   "%k_2_0_7 = add i5 %k_0_7, 1" [Group_5/sample.c:1865]   --->   Operation 1066 'add' 'k_2_0_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1067 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_7, label %branch199, label %19" [Group_5/sample.c:1865]   --->   Operation 1067 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1068 [1/1] (0.00ns)   --->   "%k_0_7_cast = zext i5 %k_0_7 to i9" [Group_5/sample.c:1865]   --->   Operation 1068 'zext' 'k_0_7_cast' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_582 = trunc i5 %k_0_7 to i3" [Group_5/sample.c:1865]   --->   Operation 1069 'trunc' 'tmp_582' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1070 [1/1] (1.73ns)   --->   "%sum5_0_7 = add i9 %inneridx, %k_0_7_cast" [Group_5/sample.c:1857]   --->   Operation 1070 'add' 'sum5_0_7' <Predicate = (!exitcond_0_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1071 [1/1] (0.00ns)   --->   "%newIndex167 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_7, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1071 'partselect' 'newIndex167' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1072 [1/1] (0.00ns)   --->   "%newIndex295_cast = zext i6 %newIndex167 to i64" [Group_5/sample.c:1857]   --->   Operation 1072 'zext' 'newIndex295_cast' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1073 [1/1] (0.00ns)   --->   "%A_0_addr_21 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex295_cast" [Group_5/sample.c:1857]   --->   Operation 1073 'getelementptr' 'A_0_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1074 [2/2] (1.75ns)   --->   "%A_0_load_21 = load float* %A_0_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1074 'load' 'A_0_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 1075 [1/1] (0.00ns)   --->   "%A_1_addr_21 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex295_cast" [Group_5/sample.c:1857]   --->   Operation 1075 'getelementptr' 'A_1_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1076 [2/2] (1.75ns)   --->   "%A_1_load_21 = load float* %A_1_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1076 'load' 'A_1_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 1077 [1/1] (0.00ns)   --->   "%A_2_addr_21 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex295_cast" [Group_5/sample.c:1857]   --->   Operation 1077 'getelementptr' 'A_2_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1078 [2/2] (1.75ns)   --->   "%A_2_load_21 = load float* %A_2_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1078 'load' 'A_2_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 1079 [1/1] (0.00ns)   --->   "%A_3_addr_21 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex295_cast" [Group_5/sample.c:1857]   --->   Operation 1079 'getelementptr' 'A_3_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1080 [2/2] (1.75ns)   --->   "%A_3_load_21 = load float* %A_3_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1080 'load' 'A_3_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 1081 [1/1] (0.00ns)   --->   "%A_4_addr_21 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex295_cast" [Group_5/sample.c:1857]   --->   Operation 1081 'getelementptr' 'A_4_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1082 [2/2] (1.75ns)   --->   "%A_4_load_21 = load float* %A_4_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1082 'load' 'A_4_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 1083 [1/1] (0.00ns)   --->   "%A_5_addr_21 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex295_cast" [Group_5/sample.c:1857]   --->   Operation 1083 'getelementptr' 'A_5_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1084 [2/2] (1.75ns)   --->   "%A_5_load_21 = load float* %A_5_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1084 'load' 'A_5_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 1085 [1/1] (0.00ns)   --->   "%A_6_addr_21 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex295_cast" [Group_5/sample.c:1857]   --->   Operation 1085 'getelementptr' 'A_6_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1086 [2/2] (1.75ns)   --->   "%A_6_load_21 = load float* %A_6_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1086 'load' 'A_6_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 1087 [1/1] (0.00ns)   --->   "%A_7_addr_21 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex295_cast" [Group_5/sample.c:1857]   --->   Operation 1087 'getelementptr' 'A_7_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1088 [2/2] (1.75ns)   --->   "%A_7_load_21 = load float* %A_7_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1088 'load' 'A_7_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 1089 [1/1] (0.00ns)   --->   "%newIndex168 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_7, i4 %tmp_144)" [Group_5/sample.c:1865]   --->   Operation 1089 'bitconcatenate' 'newIndex168' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1090 [1/1] (0.00ns)   --->   "%newIndex296_cast = zext i9 %newIndex168 to i64" [Group_5/sample.c:1865]   --->   Operation 1090 'zext' 'newIndex296_cast' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1091 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_38 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex296_cast" [Group_5/sample.c:1865]   --->   Operation 1091 'getelementptr' 'dense_13_kernel_arra_38' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1092 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_39 = load float* %dense_13_kernel_arra_38, align 4" [Group_5/sample.c:1865]   --->   Operation 1092 'load' 'dense_13_kernel_arra_39' <Predicate = (!exitcond_0_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 126 <SV = 26> <Delay = 3.58>
ST_126 : Operation 1093 [1/1] (0.00ns)   --->   "%arrayNo114 = zext i3 %tmp_582 to i64" [Group_5/sample.c:1865]   --->   Operation 1093 'zext' 'arrayNo114' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_126 : Operation 1094 [1/2] (1.75ns)   --->   "%A_0_load_21 = load float* %A_0_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1094 'load' 'A_0_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 1095 [1/2] (1.75ns)   --->   "%A_1_load_21 = load float* %A_1_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1095 'load' 'A_1_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 1096 [1/2] (1.75ns)   --->   "%A_2_load_21 = load float* %A_2_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1096 'load' 'A_2_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 1097 [1/2] (1.75ns)   --->   "%A_3_load_21 = load float* %A_3_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1097 'load' 'A_3_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 1098 [1/2] (1.75ns)   --->   "%A_4_load_21 = load float* %A_4_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1098 'load' 'A_4_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 1099 [1/2] (1.75ns)   --->   "%A_5_load_21 = load float* %A_5_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1099 'load' 'A_5_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 1100 [1/2] (1.75ns)   --->   "%A_6_load_21 = load float* %A_6_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1100 'load' 'A_6_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 1101 [1/2] (1.75ns)   --->   "%A_7_load_21 = load float* %A_7_addr_21, align 4" [Group_5/sample.c:1857]   --->   Operation 1101 'load' 'A_7_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 1102 [1/1] (1.83ns)   --->   "%tmp_379 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_21, float %A_1_load_21, float %A_2_load_21, float %A_3_load_21, float %A_4_load_21, float %A_5_load_21, float %A_6_load_21, float %A_7_load_21, i64 %arrayNo114)" [Group_5/sample.c:1857]   --->   Operation 1102 'mux' 'tmp_379' <Predicate = (!exitcond_0_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1103 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_39 = load float* %dense_13_kernel_arra_38, align 4" [Group_5/sample.c:1865]   --->   Operation 1103 'load' 'dense_13_kernel_arra_39' <Predicate = (!exitcond_0_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 127 <SV = 27> <Delay = 3.65>
ST_127 : Operation 1104 [5/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1104 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 28> <Delay = 3.65>
ST_128 : Operation 1105 [4/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1105 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 29> <Delay = 3.65>
ST_129 : Operation 1106 [3/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1106 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 30> <Delay = 3.65>
ST_130 : Operation 1107 [2/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1107 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 31> <Delay = 3.65>
ST_131 : Operation 1108 [1/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1108 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 32> <Delay = 3.29>
ST_132 : Operation 1109 [8/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1109 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 33> <Delay = 3.29>
ST_133 : Operation 1110 [7/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1110 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 34> <Delay = 3.29>
ST_134 : Operation 1111 [6/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1111 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 35> <Delay = 3.29>
ST_135 : Operation 1112 [5/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1112 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 36> <Delay = 3.29>
ST_136 : Operation 1113 [4/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1113 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 37> <Delay = 3.29>
ST_137 : Operation 1114 [3/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1114 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 38> <Delay = 3.29>
ST_138 : Operation 1115 [2/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1115 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 39> <Delay = 3.29>
ST_139 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_354 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1116 'specregionbegin' 'tmp_354' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_139 : Operation 1117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1117 'specpipeline' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_139 : Operation 1118 [1/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1118 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1119 [1/1] (0.00ns)   --->   "%empty_261 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_354)" [Group_5/sample.c:1870]   --->   Operation 1119 'specregionend' 'empty_261' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_139 : Operation 1120 [1/1] (0.00ns)   --->   "br label %18" [Group_5/sample.c:1865]   --->   Operation 1120 'br' <Predicate = (!exitcond_0_7)> <Delay = 0.00>

State 140 <SV = 26> <Delay = 1.75>
ST_140 : Operation 1121 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex245_cast" [Group_5/sample.c:1871]   --->   Operation 1121 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1122 [1/1] (1.75ns)   --->   "store float %sum1_0_7, float* %C_7_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 1122 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 1123 [1/1] (1.71ns)   --->   "%j_14_0_7 = add i8 %j, 8" [Group_5/sample.c:1860]   --->   Operation 1123 'add' 'j_14_0_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1124 [1/1] (0.00ns)   --->   "br label %2" [Group_5/sample.c:1860]   --->   Operation 1124 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 3> <Delay = 2.77>
ST_141 : Operation 1125 [1/1] (0.00ns)   --->   "%j_1 = phi i8 [ 0, %41 ], [ %j_14_1_7, %branch135 ]" [Group_5/sample.c:1860]   --->   Operation 1125 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1126 [1/1] (1.24ns)   --->   "%exitcond1_1 = icmp eq i8 %j_1, -128" [Group_5/sample.c:1860]   --->   Operation 1126 'icmp' 'exitcond1_1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1127 [1/1] (0.00ns)   --->   "%empty_262 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1127 'speclooptripcount' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1128 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1, label %40, label %23" [Group_5/sample.c:1860]   --->   Operation 1128 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1129 [1/1] (0.00ns)   --->   "%j_1_cast9 = zext i8 %j_1 to i64" [Group_5/sample.c:1860]   --->   Operation 1129 'zext' 'j_1_cast9' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1130 [1/1] (0.00ns)   --->   "%d_addr_64 = getelementptr [128 x float]* %d, i64 0, i64 %j_1_cast9" [Group_5/sample.c:1862]   --->   Operation 1130 'getelementptr' 'd_addr_64' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1131 [2/2] (2.77ns)   --->   "%d_load_64 = load float* %d_addr_64, align 4" [Group_5/sample.c:1862]   --->   Operation 1131 'load' 'd_load_64' <Predicate = (!exitcond1_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_2)   --->   "%i_33_8 = or i64 %i, 2" [Group_5/sample.c:1855]   --->   Operation 1132 'or' 'i_33_8' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1133 [1/1] (0.00ns)   --->   "%i_33_8_cast = or i9 %tmp, 2" [Group_5/sample.c:1855]   --->   Operation 1133 'or' 'i_33_8_cast' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1134 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_2 = icmp eq i64 %i_33_8, %outrows_read" [Group_5/sample.c:1855]   --->   Operation 1134 'icmp' 'exitcond2_2' <Predicate = (exitcond1_1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1135 [1/1] (0.00ns)   --->   "br i1 %exitcond2_2, label %82, label %61" [Group_5/sample.c:1855]   --->   Operation 1135 'br' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2)   --->   "%tmp_555 = shl i9 %i_33_8_cast, 4" [Group_5/sample.c:1857]   --->   Operation 1136 'shl' 'tmp_555' <Predicate = (exitcond1_1 & !exitcond2_2)> <Delay = 0.00>
ST_141 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node inneridx_2)   --->   "%tmp_556 = shl i9 %i_33_8_cast, 2" [Group_5/sample.c:1857]   --->   Operation 1137 'shl' 'tmp_556' <Predicate = (exitcond1_1 & !exitcond2_2)> <Delay = 0.00>
ST_141 : Operation 1138 [1/1] (1.73ns) (out node of the LUT)   --->   "%inneridx_2 = add i9 %tmp_555, %tmp_556" [Group_5/sample.c:1857]   --->   Operation 1138 'add' 'inneridx_2' <Predicate = (exitcond1_1 & !exitcond2_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1139 [1/1] (1.35ns)   --->   "br label %42" [Group_5/sample.c:1860]   --->   Operation 1139 'br' <Predicate = (exitcond1_1 & !exitcond2_2)> <Delay = 1.35>

State 142 <SV = 4> <Delay = 2.77>
ST_142 : Operation 1140 [1/1] (0.00ns)   --->   "%j_1_cast7 = zext i8 %j_1 to i12" [Group_5/sample.c:1860]   --->   Operation 1140 'zext' 'j_1_cast7' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_554 = trunc i8 %j_1 to i7" [Group_5/sample.c:1860]   --->   Operation 1141 'trunc' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1142 [1/1] (0.00ns)   --->   "%j_1_cast = zext i8 %j_1 to i9" [Group_5/sample.c:1860]   --->   Operation 1142 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1143 [1/2] (2.77ns)   --->   "%d_load_64 = load float* %d_addr_64, align 4" [Group_5/sample.c:1862]   --->   Operation 1143 'load' 'd_load_64' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_142 : Operation 1144 [1/1] (1.35ns)   --->   "br label %24" [Group_5/sample.c:1865]   --->   Operation 1144 'br' <Predicate = true> <Delay = 1.35>

State 143 <SV = 5> <Delay = 1.77>
ST_143 : Operation 1145 [1/1] (0.00ns)   --->   "%sum1_1 = phi float [ %d_load_64, %23 ], [ %sum_1_1, %25 ]" [Group_5/sample.c:1862]   --->   Operation 1145 'phi' 'sum1_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1146 [1/1] (0.00ns)   --->   "%k_1 = phi i5 [ 0, %23 ], [ %k_2_1, %25 ]" [Group_5/sample.c:1865]   --->   Operation 1146 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1147 [1/1] (1.21ns)   --->   "%exitcond_1 = icmp eq i5 %k_1, -12" [Group_5/sample.c:1865]   --->   Operation 1147 'icmp' 'exitcond_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1148 [1/1] (0.00ns)   --->   "%empty_263 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1148 'speclooptripcount' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1149 [1/1] (1.54ns)   --->   "%k_2_1 = add i5 %k_1, 1" [Group_5/sample.c:1865]   --->   Operation 1149 'add' 'k_2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1150 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %branch184, label %25" [Group_5/sample.c:1865]   --->   Operation 1150 'br' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1151 [1/1] (0.00ns)   --->   "%k_1_cast = zext i5 %k_1 to i9" [Group_5/sample.c:1865]   --->   Operation 1151 'zext' 'k_1_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_143 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_558 = trunc i5 %k_1 to i3" [Group_5/sample.c:1865]   --->   Operation 1152 'trunc' 'tmp_558' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_143 : Operation 1153 [1/1] (1.73ns)   --->   "%sum5_1 = add i9 %k_1_cast, %inneridx_1" [Group_5/sample.c:1865]   --->   Operation 1153 'add' 'sum5_1' <Predicate = (!exitcond_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1154 [1/1] (0.00ns)   --->   "%newIndex126 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1, i32 3, i32 8)" [Group_5/sample.c:1865]   --->   Operation 1154 'partselect' 'newIndex126' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_143 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_1, i7 0)" [Group_5/sample.c:1868]   --->   Operation 1155 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_143 : Operation 1156 [1/1] (1.77ns)   --->   "%sum8_1 = add i12 %tmp_1, %j_1_cast7" [Group_5/sample.c:1868]   --->   Operation 1156 'add' 'sum8_1' <Predicate = (!exitcond_1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1157 [1/1] (0.00ns)   --->   "%newIndex127 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sum8_1, i32 3, i32 11)" [Group_5/sample.c:1868]   --->   Operation 1157 'partselect' 'newIndex127' <Predicate = (!exitcond_1)> <Delay = 0.00>

State 144 <SV = 6> <Delay = 2.77>
ST_144 : Operation 1158 [1/1] (0.00ns)   --->   "%newIndex249_cast = zext i6 %newIndex126 to i64" [Group_5/sample.c:1865]   --->   Operation 1158 'zext' 'newIndex249_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1159 [1/1] (0.00ns)   --->   "%A_0_addr_2 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex249_cast" [Group_5/sample.c:1865]   --->   Operation 1159 'getelementptr' 'A_0_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1160 [2/2] (1.75ns)   --->   "%A_0_load_2 = load float* %A_0_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1160 'load' 'A_0_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_144 : Operation 1161 [1/1] (0.00ns)   --->   "%A_1_addr_2 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex249_cast" [Group_5/sample.c:1865]   --->   Operation 1161 'getelementptr' 'A_1_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1162 [2/2] (1.75ns)   --->   "%A_1_load_2 = load float* %A_1_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1162 'load' 'A_1_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_144 : Operation 1163 [1/1] (0.00ns)   --->   "%A_2_addr_2 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex249_cast" [Group_5/sample.c:1865]   --->   Operation 1163 'getelementptr' 'A_2_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1164 [2/2] (1.75ns)   --->   "%A_2_load_2 = load float* %A_2_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1164 'load' 'A_2_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_144 : Operation 1165 [1/1] (0.00ns)   --->   "%A_3_addr_2 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex249_cast" [Group_5/sample.c:1865]   --->   Operation 1165 'getelementptr' 'A_3_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1166 [2/2] (1.75ns)   --->   "%A_3_load_2 = load float* %A_3_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1166 'load' 'A_3_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_144 : Operation 1167 [1/1] (0.00ns)   --->   "%A_4_addr_2 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex249_cast" [Group_5/sample.c:1865]   --->   Operation 1167 'getelementptr' 'A_4_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1168 [2/2] (1.75ns)   --->   "%A_4_load_2 = load float* %A_4_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1168 'load' 'A_4_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_144 : Operation 1169 [1/1] (0.00ns)   --->   "%A_5_addr_2 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex249_cast" [Group_5/sample.c:1865]   --->   Operation 1169 'getelementptr' 'A_5_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1170 [2/2] (1.75ns)   --->   "%A_5_load_2 = load float* %A_5_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1170 'load' 'A_5_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_144 : Operation 1171 [1/1] (0.00ns)   --->   "%A_6_addr_2 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex249_cast" [Group_5/sample.c:1865]   --->   Operation 1171 'getelementptr' 'A_6_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1172 [2/2] (1.75ns)   --->   "%A_6_load_2 = load float* %A_6_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1172 'load' 'A_6_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_144 : Operation 1173 [1/1] (0.00ns)   --->   "%A_7_addr_2 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex249_cast" [Group_5/sample.c:1865]   --->   Operation 1173 'getelementptr' 'A_7_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1174 [2/2] (1.75ns)   --->   "%A_7_load_2 = load float* %A_7_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1174 'load' 'A_7_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_144 : Operation 1175 [1/1] (0.00ns)   --->   "%newIndex250_cast = zext i9 %newIndex127 to i64" [Group_5/sample.c:1868]   --->   Operation 1175 'zext' 'newIndex250_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1176 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_40 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex250_cast" [Group_5/sample.c:1868]   --->   Operation 1176 'getelementptr' 'dense_13_kernel_arra_40' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1177 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_41 = load float* %dense_13_kernel_arra_40, align 4" [Group_5/sample.c:1868]   --->   Operation 1177 'load' 'dense_13_kernel_arra_41' <Predicate = (!exitcond_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 145 <SV = 7> <Delay = 3.58>
ST_145 : Operation 1178 [1/1] (0.80ns)   --->   "%arrayNo_trunc = xor i3 %tmp_558, -4" [Group_5/sample.c:1865]   --->   Operation 1178 'xor' 'arrayNo_trunc' <Predicate = (!exitcond_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1179 [1/1] (0.00ns)   --->   "%arrayNo95 = zext i3 %arrayNo_trunc to i64" [Group_5/sample.c:1865]   --->   Operation 1179 'zext' 'arrayNo95' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_145 : Operation 1180 [1/2] (1.75ns)   --->   "%A_0_load_2 = load float* %A_0_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1180 'load' 'A_0_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 1181 [1/2] (1.75ns)   --->   "%A_1_load_2 = load float* %A_1_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1181 'load' 'A_1_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 1182 [1/2] (1.75ns)   --->   "%A_2_load_2 = load float* %A_2_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1182 'load' 'A_2_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 1183 [1/2] (1.75ns)   --->   "%A_3_load_2 = load float* %A_3_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1183 'load' 'A_3_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 1184 [1/2] (1.75ns)   --->   "%A_4_load_2 = load float* %A_4_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1184 'load' 'A_4_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 1185 [1/2] (1.75ns)   --->   "%A_5_load_2 = load float* %A_5_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1185 'load' 'A_5_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 1186 [1/2] (1.75ns)   --->   "%A_6_load_2 = load float* %A_6_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1186 'load' 'A_6_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 1187 [1/2] (1.75ns)   --->   "%A_7_load_2 = load float* %A_7_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1187 'load' 'A_7_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 1188 [1/1] (1.83ns)   --->   "%tmp_345 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_2, float %A_1_load_2, float %A_2_load_2, float %A_3_load_2, float %A_4_load_2, float %A_5_load_2, float %A_6_load_2, float %A_7_load_2, i64 %arrayNo95)" [Group_5/sample.c:1865]   --->   Operation 1188 'mux' 'tmp_345' <Predicate = (!exitcond_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1189 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_41 = load float* %dense_13_kernel_arra_40, align 4" [Group_5/sample.c:1868]   --->   Operation 1189 'load' 'dense_13_kernel_arra_41' <Predicate = (!exitcond_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 146 <SV = 8> <Delay = 3.65>
ST_146 : Operation 1190 [5/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1190 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 9> <Delay = 3.65>
ST_147 : Operation 1191 [4/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1191 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 10> <Delay = 3.65>
ST_148 : Operation 1192 [3/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1192 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 11> <Delay = 3.65>
ST_149 : Operation 1193 [2/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1193 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 12> <Delay = 3.65>
ST_150 : Operation 1194 [1/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1194 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 13> <Delay = 3.29>
ST_151 : Operation 1195 [8/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1195 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 14> <Delay = 3.29>
ST_152 : Operation 1196 [7/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1196 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 15> <Delay = 3.29>
ST_153 : Operation 1197 [6/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1197 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 16> <Delay = 3.29>
ST_154 : Operation 1198 [5/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1198 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 17> <Delay = 3.29>
ST_155 : Operation 1199 [4/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1199 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 18> <Delay = 3.29>
ST_156 : Operation 1200 [3/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1200 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 19> <Delay = 3.29>
ST_157 : Operation 1201 [2/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1201 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 20> <Delay = 3.29>
ST_158 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_316 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1202 'specregionbegin' 'tmp_316' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_158 : Operation 1203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1203 'specpipeline' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_158 : Operation 1204 [1/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1204 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1205 [1/1] (0.00ns)   --->   "%empty_264 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_316)" [Group_5/sample.c:1870]   --->   Operation 1205 'specregionend' 'empty_264' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_158 : Operation 1206 [1/1] (0.00ns)   --->   "br label %24" [Group_5/sample.c:1865]   --->   Operation 1206 'br' <Predicate = (!exitcond_1)> <Delay = 0.00>

State 159 <SV = 6> <Delay = 3.48>
ST_159 : Operation 1207 [1/1] (1.73ns)   --->   "%sum2_1 = add i9 %j_1_cast, 128" [Group_5/sample.c:1860]   --->   Operation 1207 'add' 'sum2_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1208 [1/1] (0.00ns)   --->   "%newIndex125 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum2_1, i32 3, i32 8)" [Group_5/sample.c:1860]   --->   Operation 1208 'partselect' 'newIndex125' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1209 [1/1] (0.00ns)   --->   "%newIndex248_cast = zext i6 %newIndex125 to i64" [Group_5/sample.c:1860]   --->   Operation 1209 'zext' 'newIndex248_cast' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1210 [1/1] (0.00ns)   --->   "%C_0_addr_1 = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex248_cast" [Group_5/sample.c:1871]   --->   Operation 1210 'getelementptr' 'C_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1211 [1/1] (1.75ns)   --->   "store float %sum1_1, float* %C_0_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1211 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_159 : Operation 1212 [1/1] (0.00ns)   --->   "%j_14_1_s = or i7 %tmp_554, 1" [Group_5/sample.c:1860]   --->   Operation 1212 'or' 'j_14_1_s' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1213 [1/1] (0.00ns)   --->   "%j_14_1_cast = zext i7 %j_14_1_s to i64" [Group_5/sample.c:1860]   --->   Operation 1213 'zext' 'j_14_1_cast' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1214 [1/1] (0.00ns)   --->   "%d_addr_66 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_cast" [Group_5/sample.c:1862]   --->   Operation 1214 'getelementptr' 'd_addr_66' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1215 [2/2] (2.77ns)   --->   "%d_load_66 = load float* %d_addr_66, align 4" [Group_5/sample.c:1862]   --->   Operation 1215 'load' 'd_load_66' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 160 <SV = 7> <Delay = 2.77>
ST_160 : Operation 1216 [1/2] (2.77ns)   --->   "%d_load_66 = load float* %d_addr_66, align 4" [Group_5/sample.c:1862]   --->   Operation 1216 'load' 'd_load_66' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_160 : Operation 1217 [1/1] (1.35ns)   --->   "br label %26" [Group_5/sample.c:1865]   --->   Operation 1217 'br' <Predicate = true> <Delay = 1.35>

State 161 <SV = 8> <Delay = 3.48>
ST_161 : Operation 1218 [1/1] (0.00ns)   --->   "%sum1_1_1 = phi float [ %d_load_66, %branch184 ], [ %sum_1_1_1, %27 ]" [Group_5/sample.c:1862]   --->   Operation 1218 'phi' 'sum1_1_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1219 [1/1] (0.00ns)   --->   "%k_1_1 = phi i5 [ 0, %branch184 ], [ %k_2_1_1, %27 ]" [Group_5/sample.c:1865]   --->   Operation 1219 'phi' 'k_1_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1220 [1/1] (1.21ns)   --->   "%exitcond_1_1 = icmp eq i5 %k_1_1, -12" [Group_5/sample.c:1865]   --->   Operation 1220 'icmp' 'exitcond_1_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1221 [1/1] (0.00ns)   --->   "%empty_265 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1221 'speclooptripcount' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1222 [1/1] (1.54ns)   --->   "%k_2_1_1 = add i5 %k_1_1, 1" [Group_5/sample.c:1865]   --->   Operation 1222 'add' 'k_2_1_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1223 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_1, label %branch177, label %27" [Group_5/sample.c:1865]   --->   Operation 1223 'br' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1224 [1/1] (0.00ns)   --->   "%k_1_1_cast = zext i5 %k_1_1 to i9" [Group_5/sample.c:1865]   --->   Operation 1224 'zext' 'k_1_1_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_563 = trunc i5 %k_1_1 to i3" [Group_5/sample.c:1865]   --->   Operation 1225 'trunc' 'tmp_563' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1226 [1/1] (1.73ns)   --->   "%sum5_1_1 = add i9 %inneridx_1, %k_1_1_cast" [Group_5/sample.c:1857]   --->   Operation 1226 'add' 'sum5_1_1' <Predicate = (!exitcond_1_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1227 [1/1] (0.00ns)   --->   "%newIndex131 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_1, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1227 'partselect' 'newIndex131' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1228 [1/1] (0.00ns)   --->   "%newIndex256_cast = zext i6 %newIndex131 to i64" [Group_5/sample.c:1857]   --->   Operation 1228 'zext' 'newIndex256_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1229 [1/1] (0.00ns)   --->   "%A_0_addr_4 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex256_cast" [Group_5/sample.c:1857]   --->   Operation 1229 'getelementptr' 'A_0_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1230 [2/2] (1.75ns)   --->   "%A_0_load_4 = load float* %A_0_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1230 'load' 'A_0_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 1231 [1/1] (0.00ns)   --->   "%A_1_addr_4 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex256_cast" [Group_5/sample.c:1857]   --->   Operation 1231 'getelementptr' 'A_1_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1232 [2/2] (1.75ns)   --->   "%A_1_load_4 = load float* %A_1_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1232 'load' 'A_1_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 1233 [1/1] (0.00ns)   --->   "%A_2_addr_4 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex256_cast" [Group_5/sample.c:1857]   --->   Operation 1233 'getelementptr' 'A_2_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1234 [2/2] (1.75ns)   --->   "%A_2_load_4 = load float* %A_2_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1234 'load' 'A_2_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 1235 [1/1] (0.00ns)   --->   "%A_3_addr_4 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex256_cast" [Group_5/sample.c:1857]   --->   Operation 1235 'getelementptr' 'A_3_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1236 [2/2] (1.75ns)   --->   "%A_3_load_4 = load float* %A_3_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1236 'load' 'A_3_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 1237 [1/1] (0.00ns)   --->   "%A_4_addr_4 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex256_cast" [Group_5/sample.c:1857]   --->   Operation 1237 'getelementptr' 'A_4_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1238 [2/2] (1.75ns)   --->   "%A_4_load_4 = load float* %A_4_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1238 'load' 'A_4_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 1239 [1/1] (0.00ns)   --->   "%A_5_addr_4 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex256_cast" [Group_5/sample.c:1857]   --->   Operation 1239 'getelementptr' 'A_5_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1240 [2/2] (1.75ns)   --->   "%A_5_load_4 = load float* %A_5_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1240 'load' 'A_5_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 1241 [1/1] (0.00ns)   --->   "%A_6_addr_4 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex256_cast" [Group_5/sample.c:1857]   --->   Operation 1241 'getelementptr' 'A_6_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1242 [2/2] (1.75ns)   --->   "%A_6_load_4 = load float* %A_6_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1242 'load' 'A_6_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 1243 [1/1] (0.00ns)   --->   "%A_7_addr_4 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex256_cast" [Group_5/sample.c:1857]   --->   Operation 1243 'getelementptr' 'A_7_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1244 [2/2] (1.75ns)   --->   "%A_7_load_4 = load float* %A_7_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1244 'load' 'A_7_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_150 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_1, i32 3, i32 6)" [Group_5/sample.c:1860]   --->   Operation 1245 'partselect' 'tmp_150' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1246 [1/1] (0.00ns)   --->   "%newIndex132 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_1, i4 %tmp_150)" [Group_5/sample.c:1865]   --->   Operation 1246 'bitconcatenate' 'newIndex132' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1247 [1/1] (0.00ns)   --->   "%newIndex257_cast = zext i9 %newIndex132 to i64" [Group_5/sample.c:1865]   --->   Operation 1247 'zext' 'newIndex257_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1248 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_42 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex257_cast" [Group_5/sample.c:1865]   --->   Operation 1248 'getelementptr' 'dense_13_kernel_arra_42' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1249 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_43 = load float* %dense_13_kernel_arra_42, align 4" [Group_5/sample.c:1865]   --->   Operation 1249 'load' 'dense_13_kernel_arra_43' <Predicate = (!exitcond_1_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 162 <SV = 9> <Delay = 3.58>
ST_162 : Operation 1250 [1/1] (0.80ns)   --->   "%arrayNo_trunc16 = xor i3 %tmp_563, -4" [Group_5/sample.c:1865]   --->   Operation 1250 'xor' 'arrayNo_trunc16' <Predicate = (!exitcond_1_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1251 [1/1] (0.00ns)   --->   "%arrayNo97 = zext i3 %arrayNo_trunc16 to i64" [Group_5/sample.c:1865]   --->   Operation 1251 'zext' 'arrayNo97' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_162 : Operation 1252 [1/2] (1.75ns)   --->   "%A_0_load_4 = load float* %A_0_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1252 'load' 'A_0_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_162 : Operation 1253 [1/2] (1.75ns)   --->   "%A_1_load_4 = load float* %A_1_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1253 'load' 'A_1_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_162 : Operation 1254 [1/2] (1.75ns)   --->   "%A_2_load_4 = load float* %A_2_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1254 'load' 'A_2_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_162 : Operation 1255 [1/2] (1.75ns)   --->   "%A_3_load_4 = load float* %A_3_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1255 'load' 'A_3_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_162 : Operation 1256 [1/2] (1.75ns)   --->   "%A_4_load_4 = load float* %A_4_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1256 'load' 'A_4_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_162 : Operation 1257 [1/2] (1.75ns)   --->   "%A_5_load_4 = load float* %A_5_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1257 'load' 'A_5_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_162 : Operation 1258 [1/2] (1.75ns)   --->   "%A_6_load_4 = load float* %A_6_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1258 'load' 'A_6_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_162 : Operation 1259 [1/2] (1.75ns)   --->   "%A_7_load_4 = load float* %A_7_addr_4, align 4" [Group_5/sample.c:1857]   --->   Operation 1259 'load' 'A_7_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_162 : Operation 1260 [1/1] (1.83ns)   --->   "%tmp_349 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_4, float %A_1_load_4, float %A_2_load_4, float %A_3_load_4, float %A_4_load_4, float %A_5_load_4, float %A_6_load_4, float %A_7_load_4, i64 %arrayNo97)" [Group_5/sample.c:1857]   --->   Operation 1260 'mux' 'tmp_349' <Predicate = (!exitcond_1_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1261 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_43 = load float* %dense_13_kernel_arra_42, align 4" [Group_5/sample.c:1865]   --->   Operation 1261 'load' 'dense_13_kernel_arra_43' <Predicate = (!exitcond_1_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 163 <SV = 10> <Delay = 3.65>
ST_163 : Operation 1262 [5/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1262 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 11> <Delay = 3.65>
ST_164 : Operation 1263 [4/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1263 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 12> <Delay = 3.65>
ST_165 : Operation 1264 [3/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1264 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 13> <Delay = 3.65>
ST_166 : Operation 1265 [2/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1265 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 14> <Delay = 3.65>
ST_167 : Operation 1266 [1/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1266 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 15> <Delay = 3.29>
ST_168 : Operation 1267 [8/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1267 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 16> <Delay = 3.29>
ST_169 : Operation 1268 [7/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1268 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 17> <Delay = 3.29>
ST_170 : Operation 1269 [6/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1269 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 18> <Delay = 3.29>
ST_171 : Operation 1270 [5/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1270 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 19> <Delay = 3.29>
ST_172 : Operation 1271 [4/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1271 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 20> <Delay = 3.29>
ST_173 : Operation 1272 [3/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1272 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 21> <Delay = 3.29>
ST_174 : Operation 1273 [2/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1273 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 22> <Delay = 3.29>
ST_175 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_320 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1274 'specregionbegin' 'tmp_320' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_175 : Operation 1275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1275 'specpipeline' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_175 : Operation 1276 [1/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1276 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1277 [1/1] (0.00ns)   --->   "%empty_266 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_320)" [Group_5/sample.c:1870]   --->   Operation 1277 'specregionend' 'empty_266' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_175 : Operation 1278 [1/1] (0.00ns)   --->   "br label %26" [Group_5/sample.c:1865]   --->   Operation 1278 'br' <Predicate = (!exitcond_1_1)> <Delay = 0.00>

State 176 <SV = 9> <Delay = 2.77>
ST_176 : Operation 1279 [1/1] (0.00ns)   --->   "%j_14_1_3 = or i7 %tmp_554, 2" [Group_5/sample.c:1860]   --->   Operation 1279 'or' 'j_14_1_3' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1280 [1/1] (0.00ns)   --->   "%j_14_1_12_cast = zext i7 %j_14_1_3 to i64" [Group_5/sample.c:1860]   --->   Operation 1280 'zext' 'j_14_1_12_cast' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1281 [1/1] (0.00ns)   --->   "%d_addr_69 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_12_cast" [Group_5/sample.c:1862]   --->   Operation 1281 'getelementptr' 'd_addr_69' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1282 [2/2] (2.77ns)   --->   "%d_load_69 = load float* %d_addr_69, align 4" [Group_5/sample.c:1862]   --->   Operation 1282 'load' 'd_load_69' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 177 <SV = 10> <Delay = 2.77>
ST_177 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_149 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_1, i32 3, i32 6)" [Group_5/sample.c:1860]   --->   Operation 1283 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1284 [1/1] (0.00ns)   --->   "%newIndex130 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 1, i4 %tmp_149)" [Group_5/sample.c:1860]   --->   Operation 1284 'bitconcatenate' 'newIndex130' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1285 [1/1] (0.00ns)   --->   "%newIndex255_cast = zext i9 %newIndex130 to i64" [Group_5/sample.c:1860]   --->   Operation 1285 'zext' 'newIndex255_cast' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1286 [1/1] (0.00ns)   --->   "%C_1_addr_1 = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex255_cast" [Group_5/sample.c:1871]   --->   Operation 1286 'getelementptr' 'C_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1287 [1/1] (1.75ns)   --->   "store float %sum1_1_1, float* %C_1_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1287 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1288 [1/2] (2.77ns)   --->   "%d_load_69 = load float* %d_addr_69, align 4" [Group_5/sample.c:1862]   --->   Operation 1288 'load' 'd_load_69' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_177 : Operation 1289 [1/1] (1.35ns)   --->   "br label %28" [Group_5/sample.c:1865]   --->   Operation 1289 'br' <Predicate = true> <Delay = 1.35>

State 178 <SV = 11> <Delay = 3.48>
ST_178 : Operation 1290 [1/1] (0.00ns)   --->   "%sum1_1_2 = phi float [ %d_load_69, %branch177 ], [ %sum_1_1_2, %29 ]" [Group_5/sample.c:1862]   --->   Operation 1290 'phi' 'sum1_1_2' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1291 [1/1] (0.00ns)   --->   "%k_1_2 = phi i5 [ 0, %branch177 ], [ %k_2_1_2, %29 ]" [Group_5/sample.c:1865]   --->   Operation 1291 'phi' 'k_1_2' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1292 [1/1] (1.21ns)   --->   "%exitcond_1_2 = icmp eq i5 %k_1_2, -12" [Group_5/sample.c:1865]   --->   Operation 1292 'icmp' 'exitcond_1_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1293 [1/1] (0.00ns)   --->   "%empty_267 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1293 'speclooptripcount' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1294 [1/1] (1.54ns)   --->   "%k_2_1_2 = add i5 %k_1_2, 1" [Group_5/sample.c:1865]   --->   Operation 1294 'add' 'k_2_1_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1295 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_2, label %branch170, label %29" [Group_5/sample.c:1865]   --->   Operation 1295 'br' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1296 [1/1] (0.00ns)   --->   "%k_1_2_cast = zext i5 %k_1_2 to i9" [Group_5/sample.c:1865]   --->   Operation 1296 'zext' 'k_1_2_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_567 = trunc i5 %k_1_2 to i3" [Group_5/sample.c:1865]   --->   Operation 1297 'trunc' 'tmp_567' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1298 [1/1] (1.73ns)   --->   "%sum5_1_2 = add i9 %inneridx_1, %k_1_2_cast" [Group_5/sample.c:1857]   --->   Operation 1298 'add' 'sum5_1_2' <Predicate = (!exitcond_1_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1299 [1/1] (0.00ns)   --->   "%newIndex138 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_2, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1299 'partselect' 'newIndex138' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1300 [1/1] (0.00ns)   --->   "%newIndex263_cast = zext i6 %newIndex138 to i64" [Group_5/sample.c:1857]   --->   Operation 1300 'zext' 'newIndex263_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1301 [1/1] (0.00ns)   --->   "%A_0_addr_7 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex263_cast" [Group_5/sample.c:1857]   --->   Operation 1301 'getelementptr' 'A_0_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1302 [2/2] (1.75ns)   --->   "%A_0_load_7 = load float* %A_0_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1302 'load' 'A_0_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_178 : Operation 1303 [1/1] (0.00ns)   --->   "%A_1_addr_7 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex263_cast" [Group_5/sample.c:1857]   --->   Operation 1303 'getelementptr' 'A_1_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1304 [2/2] (1.75ns)   --->   "%A_1_load_7 = load float* %A_1_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1304 'load' 'A_1_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_178 : Operation 1305 [1/1] (0.00ns)   --->   "%A_2_addr_7 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex263_cast" [Group_5/sample.c:1857]   --->   Operation 1305 'getelementptr' 'A_2_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1306 [2/2] (1.75ns)   --->   "%A_2_load_7 = load float* %A_2_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1306 'load' 'A_2_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_178 : Operation 1307 [1/1] (0.00ns)   --->   "%A_3_addr_7 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex263_cast" [Group_5/sample.c:1857]   --->   Operation 1307 'getelementptr' 'A_3_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1308 [2/2] (1.75ns)   --->   "%A_3_load_7 = load float* %A_3_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1308 'load' 'A_3_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_178 : Operation 1309 [1/1] (0.00ns)   --->   "%A_4_addr_7 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex263_cast" [Group_5/sample.c:1857]   --->   Operation 1309 'getelementptr' 'A_4_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1310 [2/2] (1.75ns)   --->   "%A_4_load_7 = load float* %A_4_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1310 'load' 'A_4_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_178 : Operation 1311 [1/1] (0.00ns)   --->   "%A_5_addr_7 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex263_cast" [Group_5/sample.c:1857]   --->   Operation 1311 'getelementptr' 'A_5_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1312 [2/2] (1.75ns)   --->   "%A_5_load_7 = load float* %A_5_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1312 'load' 'A_5_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_178 : Operation 1313 [1/1] (0.00ns)   --->   "%A_6_addr_7 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex263_cast" [Group_5/sample.c:1857]   --->   Operation 1313 'getelementptr' 'A_6_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1314 [2/2] (1.75ns)   --->   "%A_6_load_7 = load float* %A_6_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1314 'load' 'A_6_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_178 : Operation 1315 [1/1] (0.00ns)   --->   "%A_7_addr_7 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex263_cast" [Group_5/sample.c:1857]   --->   Operation 1315 'getelementptr' 'A_7_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1316 [2/2] (1.75ns)   --->   "%A_7_load_7 = load float* %A_7_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1316 'load' 'A_7_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_178 : Operation 1317 [1/1] (0.00ns)   --->   "%newIndex139 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_2, i4 %tmp_149)" [Group_5/sample.c:1865]   --->   Operation 1317 'bitconcatenate' 'newIndex139' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1318 [1/1] (0.00ns)   --->   "%newIndex264_cast = zext i9 %newIndex139 to i64" [Group_5/sample.c:1865]   --->   Operation 1318 'zext' 'newIndex264_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1319 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_44 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex264_cast" [Group_5/sample.c:1865]   --->   Operation 1319 'getelementptr' 'dense_13_kernel_arra_44' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1320 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_45 = load float* %dense_13_kernel_arra_44, align 4" [Group_5/sample.c:1865]   --->   Operation 1320 'load' 'dense_13_kernel_arra_45' <Predicate = (!exitcond_1_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 179 <SV = 12> <Delay = 3.58>
ST_179 : Operation 1321 [1/1] (0.80ns)   --->   "%arrayNo_trunc17 = xor i3 %tmp_567, -4" [Group_5/sample.c:1865]   --->   Operation 1321 'xor' 'arrayNo_trunc17' <Predicate = (!exitcond_1_2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1322 [1/1] (0.00ns)   --->   "%arrayNo100 = zext i3 %arrayNo_trunc17 to i64" [Group_5/sample.c:1865]   --->   Operation 1322 'zext' 'arrayNo100' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_179 : Operation 1323 [1/2] (1.75ns)   --->   "%A_0_load_7 = load float* %A_0_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1323 'load' 'A_0_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1324 [1/2] (1.75ns)   --->   "%A_1_load_7 = load float* %A_1_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1324 'load' 'A_1_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1325 [1/2] (1.75ns)   --->   "%A_2_load_7 = load float* %A_2_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1325 'load' 'A_2_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1326 [1/2] (1.75ns)   --->   "%A_3_load_7 = load float* %A_3_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1326 'load' 'A_3_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1327 [1/2] (1.75ns)   --->   "%A_4_load_7 = load float* %A_4_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1327 'load' 'A_4_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1328 [1/2] (1.75ns)   --->   "%A_5_load_7 = load float* %A_5_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1328 'load' 'A_5_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1329 [1/2] (1.75ns)   --->   "%A_6_load_7 = load float* %A_6_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1329 'load' 'A_6_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1330 [1/2] (1.75ns)   --->   "%A_7_load_7 = load float* %A_7_addr_7, align 4" [Group_5/sample.c:1857]   --->   Operation 1330 'load' 'A_7_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1331 [1/1] (1.83ns)   --->   "%tmp_355 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_7, float %A_1_load_7, float %A_2_load_7, float %A_3_load_7, float %A_4_load_7, float %A_5_load_7, float %A_6_load_7, float %A_7_load_7, i64 %arrayNo100)" [Group_5/sample.c:1857]   --->   Operation 1331 'mux' 'tmp_355' <Predicate = (!exitcond_1_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1332 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_45 = load float* %dense_13_kernel_arra_44, align 4" [Group_5/sample.c:1865]   --->   Operation 1332 'load' 'dense_13_kernel_arra_45' <Predicate = (!exitcond_1_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 180 <SV = 13> <Delay = 3.65>
ST_180 : Operation 1333 [5/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1333 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 14> <Delay = 3.65>
ST_181 : Operation 1334 [4/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1334 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 15> <Delay = 3.65>
ST_182 : Operation 1335 [3/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1335 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 16> <Delay = 3.65>
ST_183 : Operation 1336 [2/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1336 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 17> <Delay = 3.65>
ST_184 : Operation 1337 [1/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1337 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 18> <Delay = 3.29>
ST_185 : Operation 1338 [8/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1338 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 19> <Delay = 3.29>
ST_186 : Operation 1339 [7/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1339 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 20> <Delay = 3.29>
ST_187 : Operation 1340 [6/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1340 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 21> <Delay = 3.29>
ST_188 : Operation 1341 [5/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1341 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 22> <Delay = 3.29>
ST_189 : Operation 1342 [4/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1342 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 23> <Delay = 3.29>
ST_190 : Operation 1343 [3/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1343 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 24> <Delay = 3.29>
ST_191 : Operation 1344 [2/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1344 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 25> <Delay = 3.29>
ST_192 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_326 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1345 'specregionbegin' 'tmp_326' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_192 : Operation 1346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1346 'specpipeline' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_192 : Operation 1347 [1/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1347 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1348 [1/1] (0.00ns)   --->   "%empty_268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_326)" [Group_5/sample.c:1870]   --->   Operation 1348 'specregionend' 'empty_268' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_192 : Operation 1349 [1/1] (0.00ns)   --->   "br label %28" [Group_5/sample.c:1865]   --->   Operation 1349 'br' <Predicate = (!exitcond_1_2)> <Delay = 0.00>

State 193 <SV = 12> <Delay = 2.77>
ST_193 : Operation 1350 [1/1] (0.00ns)   --->   "%j_14_1_4 = or i7 %tmp_554, 3" [Group_5/sample.c:1860]   --->   Operation 1350 'or' 'j_14_1_4' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1351 [1/1] (0.00ns)   --->   "%j_14_1_13_cast = zext i7 %j_14_1_4 to i64" [Group_5/sample.c:1860]   --->   Operation 1351 'zext' 'j_14_1_13_cast' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1352 [1/1] (0.00ns)   --->   "%d_addr_73 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_13_cast" [Group_5/sample.c:1862]   --->   Operation 1352 'getelementptr' 'd_addr_73' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1353 [2/2] (2.77ns)   --->   "%d_load_73 = load float* %d_addr_73, align 4" [Group_5/sample.c:1862]   --->   Operation 1353 'load' 'd_load_73' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 194 <SV = 13> <Delay = 2.77>
ST_194 : Operation 1354 [1/1] (0.00ns)   --->   "%C_2_addr_1 = getelementptr [16 x float]* %C_2, i64 0, i64 %newIndex255_cast" [Group_5/sample.c:1871]   --->   Operation 1354 'getelementptr' 'C_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1355 [1/1] (1.75ns)   --->   "store float %sum1_1_2, float* %C_2_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1355 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_194 : Operation 1356 [1/2] (2.77ns)   --->   "%d_load_73 = load float* %d_addr_73, align 4" [Group_5/sample.c:1862]   --->   Operation 1356 'load' 'd_load_73' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_194 : Operation 1357 [1/1] (1.35ns)   --->   "br label %30" [Group_5/sample.c:1865]   --->   Operation 1357 'br' <Predicate = true> <Delay = 1.35>

State 195 <SV = 14> <Delay = 3.48>
ST_195 : Operation 1358 [1/1] (0.00ns)   --->   "%sum1_1_3 = phi float [ %d_load_73, %branch170 ], [ %sum_1_1_3, %31 ]" [Group_5/sample.c:1862]   --->   Operation 1358 'phi' 'sum1_1_3' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1359 [1/1] (0.00ns)   --->   "%k_1_3 = phi i5 [ 0, %branch170 ], [ %k_2_1_3, %31 ]" [Group_5/sample.c:1865]   --->   Operation 1359 'phi' 'k_1_3' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1360 [1/1] (1.21ns)   --->   "%exitcond_1_3 = icmp eq i5 %k_1_3, -12" [Group_5/sample.c:1865]   --->   Operation 1360 'icmp' 'exitcond_1_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1361 [1/1] (0.00ns)   --->   "%empty_269 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1361 'speclooptripcount' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1362 [1/1] (1.54ns)   --->   "%k_2_1_3 = add i5 %k_1_3, 1" [Group_5/sample.c:1865]   --->   Operation 1362 'add' 'k_2_1_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1363 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_3, label %branch163, label %31" [Group_5/sample.c:1865]   --->   Operation 1363 'br' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1364 [1/1] (0.00ns)   --->   "%k_1_3_cast = zext i5 %k_1_3 to i9" [Group_5/sample.c:1865]   --->   Operation 1364 'zext' 'k_1_3_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_572 = trunc i5 %k_1_3 to i3" [Group_5/sample.c:1865]   --->   Operation 1365 'trunc' 'tmp_572' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1366 [1/1] (1.73ns)   --->   "%sum5_1_3 = add i9 %inneridx_1, %k_1_3_cast" [Group_5/sample.c:1857]   --->   Operation 1366 'add' 'sum5_1_3' <Predicate = (!exitcond_1_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1367 [1/1] (0.00ns)   --->   "%newIndex147 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_3, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1367 'partselect' 'newIndex147' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1368 [1/1] (0.00ns)   --->   "%newIndex272_cast = zext i6 %newIndex147 to i64" [Group_5/sample.c:1857]   --->   Operation 1368 'zext' 'newIndex272_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1369 [1/1] (0.00ns)   --->   "%A_0_addr_11 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex272_cast" [Group_5/sample.c:1857]   --->   Operation 1369 'getelementptr' 'A_0_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1370 [2/2] (1.75ns)   --->   "%A_0_load_11 = load float* %A_0_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1370 'load' 'A_0_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1371 [1/1] (0.00ns)   --->   "%A_1_addr_11 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex272_cast" [Group_5/sample.c:1857]   --->   Operation 1371 'getelementptr' 'A_1_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1372 [2/2] (1.75ns)   --->   "%A_1_load_11 = load float* %A_1_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1372 'load' 'A_1_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1373 [1/1] (0.00ns)   --->   "%A_2_addr_11 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex272_cast" [Group_5/sample.c:1857]   --->   Operation 1373 'getelementptr' 'A_2_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1374 [2/2] (1.75ns)   --->   "%A_2_load_11 = load float* %A_2_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1374 'load' 'A_2_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1375 [1/1] (0.00ns)   --->   "%A_3_addr_11 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex272_cast" [Group_5/sample.c:1857]   --->   Operation 1375 'getelementptr' 'A_3_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1376 [2/2] (1.75ns)   --->   "%A_3_load_11 = load float* %A_3_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1376 'load' 'A_3_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1377 [1/1] (0.00ns)   --->   "%A_4_addr_11 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex272_cast" [Group_5/sample.c:1857]   --->   Operation 1377 'getelementptr' 'A_4_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1378 [2/2] (1.75ns)   --->   "%A_4_load_11 = load float* %A_4_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1378 'load' 'A_4_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1379 [1/1] (0.00ns)   --->   "%A_5_addr_11 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex272_cast" [Group_5/sample.c:1857]   --->   Operation 1379 'getelementptr' 'A_5_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1380 [2/2] (1.75ns)   --->   "%A_5_load_11 = load float* %A_5_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1380 'load' 'A_5_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1381 [1/1] (0.00ns)   --->   "%A_6_addr_11 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex272_cast" [Group_5/sample.c:1857]   --->   Operation 1381 'getelementptr' 'A_6_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1382 [2/2] (1.75ns)   --->   "%A_6_load_11 = load float* %A_6_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1382 'load' 'A_6_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1383 [1/1] (0.00ns)   --->   "%A_7_addr_11 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex272_cast" [Group_5/sample.c:1857]   --->   Operation 1383 'getelementptr' 'A_7_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1384 [2/2] (1.75ns)   --->   "%A_7_load_11 = load float* %A_7_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1384 'load' 'A_7_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1385 [1/1] (0.00ns)   --->   "%newIndex148 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_3, i4 %tmp_149)" [Group_5/sample.c:1865]   --->   Operation 1385 'bitconcatenate' 'newIndex148' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1386 [1/1] (0.00ns)   --->   "%newIndex273_cast = zext i9 %newIndex148 to i64" [Group_5/sample.c:1865]   --->   Operation 1386 'zext' 'newIndex273_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1387 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_46 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex273_cast" [Group_5/sample.c:1865]   --->   Operation 1387 'getelementptr' 'dense_13_kernel_arra_46' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1388 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_47 = load float* %dense_13_kernel_arra_46, align 4" [Group_5/sample.c:1865]   --->   Operation 1388 'load' 'dense_13_kernel_arra_47' <Predicate = (!exitcond_1_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 196 <SV = 15> <Delay = 3.58>
ST_196 : Operation 1389 [1/1] (0.80ns)   --->   "%arrayNo_trunc19 = xor i3 %tmp_572, -4" [Group_5/sample.c:1865]   --->   Operation 1389 'xor' 'arrayNo_trunc19' <Predicate = (!exitcond_1_3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1390 [1/1] (0.00ns)   --->   "%arrayNo104 = zext i3 %arrayNo_trunc19 to i64" [Group_5/sample.c:1865]   --->   Operation 1390 'zext' 'arrayNo104' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_196 : Operation 1391 [1/2] (1.75ns)   --->   "%A_0_load_11 = load float* %A_0_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1391 'load' 'A_0_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1392 [1/2] (1.75ns)   --->   "%A_1_load_11 = load float* %A_1_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1392 'load' 'A_1_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1393 [1/2] (1.75ns)   --->   "%A_2_load_11 = load float* %A_2_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1393 'load' 'A_2_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1394 [1/2] (1.75ns)   --->   "%A_3_load_11 = load float* %A_3_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1394 'load' 'A_3_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1395 [1/2] (1.75ns)   --->   "%A_4_load_11 = load float* %A_4_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1395 'load' 'A_4_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1396 [1/2] (1.75ns)   --->   "%A_5_load_11 = load float* %A_5_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1396 'load' 'A_5_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1397 [1/2] (1.75ns)   --->   "%A_6_load_11 = load float* %A_6_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1397 'load' 'A_6_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1398 [1/2] (1.75ns)   --->   "%A_7_load_11 = load float* %A_7_addr_11, align 4" [Group_5/sample.c:1857]   --->   Operation 1398 'load' 'A_7_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1399 [1/1] (1.83ns)   --->   "%tmp_363 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_11, float %A_1_load_11, float %A_2_load_11, float %A_3_load_11, float %A_4_load_11, float %A_5_load_11, float %A_6_load_11, float %A_7_load_11, i64 %arrayNo104)" [Group_5/sample.c:1857]   --->   Operation 1399 'mux' 'tmp_363' <Predicate = (!exitcond_1_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1400 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_47 = load float* %dense_13_kernel_arra_46, align 4" [Group_5/sample.c:1865]   --->   Operation 1400 'load' 'dense_13_kernel_arra_47' <Predicate = (!exitcond_1_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 197 <SV = 16> <Delay = 3.65>
ST_197 : Operation 1401 [5/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1401 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 17> <Delay = 3.65>
ST_198 : Operation 1402 [4/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1402 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 18> <Delay = 3.65>
ST_199 : Operation 1403 [3/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1403 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 19> <Delay = 3.65>
ST_200 : Operation 1404 [2/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1404 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 20> <Delay = 3.65>
ST_201 : Operation 1405 [1/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1405 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 21> <Delay = 3.29>
ST_202 : Operation 1406 [8/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1406 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 22> <Delay = 3.29>
ST_203 : Operation 1407 [7/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1407 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 23> <Delay = 3.29>
ST_204 : Operation 1408 [6/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1408 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 24> <Delay = 3.29>
ST_205 : Operation 1409 [5/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1409 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 25> <Delay = 3.29>
ST_206 : Operation 1410 [4/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1410 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 26> <Delay = 3.29>
ST_207 : Operation 1411 [3/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1411 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 27> <Delay = 3.29>
ST_208 : Operation 1412 [2/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1412 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 28> <Delay = 3.29>
ST_209 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_334 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1413 'specregionbegin' 'tmp_334' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_209 : Operation 1414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1414 'specpipeline' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_209 : Operation 1415 [1/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1415 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1416 [1/1] (0.00ns)   --->   "%empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_334)" [Group_5/sample.c:1870]   --->   Operation 1416 'specregionend' 'empty_270' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_209 : Operation 1417 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1865]   --->   Operation 1417 'br' <Predicate = (!exitcond_1_3)> <Delay = 0.00>

State 210 <SV = 15> <Delay = 2.77>
ST_210 : Operation 1418 [1/1] (0.00ns)   --->   "%j_14_1_5 = or i7 %tmp_554, 4" [Group_5/sample.c:1860]   --->   Operation 1418 'or' 'j_14_1_5' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1419 [1/1] (0.00ns)   --->   "%j_14_1_14_cast = zext i7 %j_14_1_5 to i64" [Group_5/sample.c:1860]   --->   Operation 1419 'zext' 'j_14_1_14_cast' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1420 [1/1] (0.00ns)   --->   "%d_addr_77 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_14_cast" [Group_5/sample.c:1862]   --->   Operation 1420 'getelementptr' 'd_addr_77' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1421 [2/2] (2.77ns)   --->   "%d_load_77 = load float* %d_addr_77, align 4" [Group_5/sample.c:1862]   --->   Operation 1421 'load' 'd_load_77' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 211 <SV = 16> <Delay = 2.77>
ST_211 : Operation 1422 [1/1] (0.00ns)   --->   "%C_3_addr_1 = getelementptr [16 x float]* %C_3, i64 0, i64 %newIndex255_cast" [Group_5/sample.c:1871]   --->   Operation 1422 'getelementptr' 'C_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1423 [1/1] (1.75ns)   --->   "store float %sum1_1_3, float* %C_3_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1423 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 1424 [1/2] (2.77ns)   --->   "%d_load_77 = load float* %d_addr_77, align 4" [Group_5/sample.c:1862]   --->   Operation 1424 'load' 'd_load_77' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 1425 [1/1] (1.35ns)   --->   "br label %32" [Group_5/sample.c:1865]   --->   Operation 1425 'br' <Predicate = true> <Delay = 1.35>

State 212 <SV = 17> <Delay = 3.48>
ST_212 : Operation 1426 [1/1] (0.00ns)   --->   "%sum1_1_4 = phi float [ %d_load_77, %branch163 ], [ %sum_1_1_4, %33 ]" [Group_5/sample.c:1862]   --->   Operation 1426 'phi' 'sum1_1_4' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1427 [1/1] (0.00ns)   --->   "%k_1_4 = phi i5 [ 0, %branch163 ], [ %k_2_1_4, %33 ]" [Group_5/sample.c:1865]   --->   Operation 1427 'phi' 'k_1_4' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1428 [1/1] (1.21ns)   --->   "%exitcond_1_4 = icmp eq i5 %k_1_4, -12" [Group_5/sample.c:1865]   --->   Operation 1428 'icmp' 'exitcond_1_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1429 [1/1] (0.00ns)   --->   "%empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1429 'speclooptripcount' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1430 [1/1] (1.54ns)   --->   "%k_2_1_4 = add i5 %k_1_4, 1" [Group_5/sample.c:1865]   --->   Operation 1430 'add' 'k_2_1_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1431 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_4, label %branch156, label %33" [Group_5/sample.c:1865]   --->   Operation 1431 'br' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1432 [1/1] (0.00ns)   --->   "%k_1_4_cast = zext i5 %k_1_4 to i9" [Group_5/sample.c:1865]   --->   Operation 1432 'zext' 'k_1_4_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_576 = trunc i5 %k_1_4 to i3" [Group_5/sample.c:1865]   --->   Operation 1433 'trunc' 'tmp_576' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1434 [1/1] (1.73ns)   --->   "%sum5_1_4 = add i9 %inneridx_1, %k_1_4_cast" [Group_5/sample.c:1857]   --->   Operation 1434 'add' 'sum5_1_4' <Predicate = (!exitcond_1_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1435 [1/1] (0.00ns)   --->   "%newIndex155 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_4, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1435 'partselect' 'newIndex155' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1436 [1/1] (0.00ns)   --->   "%newIndex281_cast = zext i6 %newIndex155 to i64" [Group_5/sample.c:1857]   --->   Operation 1436 'zext' 'newIndex281_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1437 [1/1] (0.00ns)   --->   "%A_0_addr_15 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex281_cast" [Group_5/sample.c:1857]   --->   Operation 1437 'getelementptr' 'A_0_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1438 [2/2] (1.75ns)   --->   "%A_0_load_15 = load float* %A_0_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1438 'load' 'A_0_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1439 [1/1] (0.00ns)   --->   "%A_1_addr_15 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex281_cast" [Group_5/sample.c:1857]   --->   Operation 1439 'getelementptr' 'A_1_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1440 [2/2] (1.75ns)   --->   "%A_1_load_15 = load float* %A_1_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1440 'load' 'A_1_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1441 [1/1] (0.00ns)   --->   "%A_2_addr_15 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex281_cast" [Group_5/sample.c:1857]   --->   Operation 1441 'getelementptr' 'A_2_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1442 [2/2] (1.75ns)   --->   "%A_2_load_15 = load float* %A_2_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1442 'load' 'A_2_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1443 [1/1] (0.00ns)   --->   "%A_3_addr_15 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex281_cast" [Group_5/sample.c:1857]   --->   Operation 1443 'getelementptr' 'A_3_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1444 [2/2] (1.75ns)   --->   "%A_3_load_15 = load float* %A_3_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1444 'load' 'A_3_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1445 [1/1] (0.00ns)   --->   "%A_4_addr_15 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex281_cast" [Group_5/sample.c:1857]   --->   Operation 1445 'getelementptr' 'A_4_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1446 [2/2] (1.75ns)   --->   "%A_4_load_15 = load float* %A_4_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1446 'load' 'A_4_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1447 [1/1] (0.00ns)   --->   "%A_5_addr_15 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex281_cast" [Group_5/sample.c:1857]   --->   Operation 1447 'getelementptr' 'A_5_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1448 [2/2] (1.75ns)   --->   "%A_5_load_15 = load float* %A_5_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1448 'load' 'A_5_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1449 [1/1] (0.00ns)   --->   "%A_6_addr_15 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex281_cast" [Group_5/sample.c:1857]   --->   Operation 1449 'getelementptr' 'A_6_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1450 [2/2] (1.75ns)   --->   "%A_6_load_15 = load float* %A_6_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1450 'load' 'A_6_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1451 [1/1] (0.00ns)   --->   "%A_7_addr_15 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex281_cast" [Group_5/sample.c:1857]   --->   Operation 1451 'getelementptr' 'A_7_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1452 [2/2] (1.75ns)   --->   "%A_7_load_15 = load float* %A_7_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1452 'load' 'A_7_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 1453 [1/1] (0.00ns)   --->   "%newIndex156 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_4, i4 %tmp_149)" [Group_5/sample.c:1865]   --->   Operation 1453 'bitconcatenate' 'newIndex156' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1454 [1/1] (0.00ns)   --->   "%newIndex282_cast = zext i9 %newIndex156 to i64" [Group_5/sample.c:1865]   --->   Operation 1454 'zext' 'newIndex282_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1455 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_48 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex282_cast" [Group_5/sample.c:1865]   --->   Operation 1455 'getelementptr' 'dense_13_kernel_arra_48' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1456 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_49 = load float* %dense_13_kernel_arra_48, align 4" [Group_5/sample.c:1865]   --->   Operation 1456 'load' 'dense_13_kernel_arra_49' <Predicate = (!exitcond_1_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 213 <SV = 18> <Delay = 3.58>
ST_213 : Operation 1457 [1/1] (0.80ns)   --->   "%arrayNo_trunc21 = xor i3 %tmp_576, -4" [Group_5/sample.c:1865]   --->   Operation 1457 'xor' 'arrayNo_trunc21' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1458 [1/1] (0.00ns)   --->   "%arrayNo108 = zext i3 %arrayNo_trunc21 to i64" [Group_5/sample.c:1865]   --->   Operation 1458 'zext' 'arrayNo108' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_213 : Operation 1459 [1/2] (1.75ns)   --->   "%A_0_load_15 = load float* %A_0_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1459 'load' 'A_0_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1460 [1/2] (1.75ns)   --->   "%A_1_load_15 = load float* %A_1_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1460 'load' 'A_1_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1461 [1/2] (1.75ns)   --->   "%A_2_load_15 = load float* %A_2_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1461 'load' 'A_2_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1462 [1/2] (1.75ns)   --->   "%A_3_load_15 = load float* %A_3_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1462 'load' 'A_3_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1463 [1/2] (1.75ns)   --->   "%A_4_load_15 = load float* %A_4_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1463 'load' 'A_4_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1464 [1/2] (1.75ns)   --->   "%A_5_load_15 = load float* %A_5_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1464 'load' 'A_5_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1465 [1/2] (1.75ns)   --->   "%A_6_load_15 = load float* %A_6_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1465 'load' 'A_6_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1466 [1/2] (1.75ns)   --->   "%A_7_load_15 = load float* %A_7_addr_15, align 4" [Group_5/sample.c:1857]   --->   Operation 1466 'load' 'A_7_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 1467 [1/1] (1.83ns)   --->   "%tmp_371 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_15, float %A_1_load_15, float %A_2_load_15, float %A_3_load_15, float %A_4_load_15, float %A_5_load_15, float %A_6_load_15, float %A_7_load_15, i64 %arrayNo108)" [Group_5/sample.c:1857]   --->   Operation 1467 'mux' 'tmp_371' <Predicate = (!exitcond_1_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1468 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_49 = load float* %dense_13_kernel_arra_48, align 4" [Group_5/sample.c:1865]   --->   Operation 1468 'load' 'dense_13_kernel_arra_49' <Predicate = (!exitcond_1_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 214 <SV = 19> <Delay = 3.65>
ST_214 : Operation 1469 [5/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1469 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 20> <Delay = 3.65>
ST_215 : Operation 1470 [4/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1470 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 21> <Delay = 3.65>
ST_216 : Operation 1471 [3/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1471 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 22> <Delay = 3.65>
ST_217 : Operation 1472 [2/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1472 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 23> <Delay = 3.65>
ST_218 : Operation 1473 [1/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1473 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 24> <Delay = 3.29>
ST_219 : Operation 1474 [8/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1474 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 25> <Delay = 3.29>
ST_220 : Operation 1475 [7/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1475 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 26> <Delay = 3.29>
ST_221 : Operation 1476 [6/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1476 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 27> <Delay = 3.29>
ST_222 : Operation 1477 [5/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1477 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 28> <Delay = 3.29>
ST_223 : Operation 1478 [4/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1478 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 29> <Delay = 3.29>
ST_224 : Operation 1479 [3/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1479 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 30> <Delay = 3.29>
ST_225 : Operation 1480 [2/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1480 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 31> <Delay = 3.29>
ST_226 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_342 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1481 'specregionbegin' 'tmp_342' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_226 : Operation 1482 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1482 'specpipeline' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_226 : Operation 1483 [1/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1483 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1484 [1/1] (0.00ns)   --->   "%empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_342)" [Group_5/sample.c:1870]   --->   Operation 1484 'specregionend' 'empty_272' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_226 : Operation 1485 [1/1] (0.00ns)   --->   "br label %32" [Group_5/sample.c:1865]   --->   Operation 1485 'br' <Predicate = (!exitcond_1_4)> <Delay = 0.00>

State 227 <SV = 18> <Delay = 2.77>
ST_227 : Operation 1486 [1/1] (0.00ns)   --->   "%j_14_1_6 = or i7 %tmp_554, 5" [Group_5/sample.c:1860]   --->   Operation 1486 'or' 'j_14_1_6' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1487 [1/1] (0.00ns)   --->   "%j_14_1_15_cast = zext i7 %j_14_1_6 to i64" [Group_5/sample.c:1860]   --->   Operation 1487 'zext' 'j_14_1_15_cast' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1488 [1/1] (0.00ns)   --->   "%d_addr_81 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_15_cast" [Group_5/sample.c:1862]   --->   Operation 1488 'getelementptr' 'd_addr_81' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1489 [2/2] (2.77ns)   --->   "%d_load_81 = load float* %d_addr_81, align 4" [Group_5/sample.c:1862]   --->   Operation 1489 'load' 'd_load_81' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 228 <SV = 19> <Delay = 2.77>
ST_228 : Operation 1490 [1/1] (0.00ns)   --->   "%C_4_addr_1 = getelementptr [16 x float]* %C_4, i64 0, i64 %newIndex255_cast" [Group_5/sample.c:1871]   --->   Operation 1490 'getelementptr' 'C_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1491 [1/1] (1.75ns)   --->   "store float %sum1_1_4, float* %C_4_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1491 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_228 : Operation 1492 [1/2] (2.77ns)   --->   "%d_load_81 = load float* %d_addr_81, align 4" [Group_5/sample.c:1862]   --->   Operation 1492 'load' 'd_load_81' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_228 : Operation 1493 [1/1] (1.35ns)   --->   "br label %34" [Group_5/sample.c:1865]   --->   Operation 1493 'br' <Predicate = true> <Delay = 1.35>

State 229 <SV = 20> <Delay = 3.48>
ST_229 : Operation 1494 [1/1] (0.00ns)   --->   "%sum1_1_5 = phi float [ %d_load_81, %branch156 ], [ %sum_1_1_5, %35 ]" [Group_5/sample.c:1862]   --->   Operation 1494 'phi' 'sum1_1_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1495 [1/1] (0.00ns)   --->   "%k_1_5 = phi i5 [ 0, %branch156 ], [ %k_2_1_5, %35 ]" [Group_5/sample.c:1865]   --->   Operation 1495 'phi' 'k_1_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1496 [1/1] (1.21ns)   --->   "%exitcond_1_5 = icmp eq i5 %k_1_5, -12" [Group_5/sample.c:1865]   --->   Operation 1496 'icmp' 'exitcond_1_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1497 [1/1] (0.00ns)   --->   "%empty_273 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1497 'speclooptripcount' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1498 [1/1] (1.54ns)   --->   "%k_2_1_5 = add i5 %k_1_5, 1" [Group_5/sample.c:1865]   --->   Operation 1498 'add' 'k_2_1_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1499 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_5, label %branch149, label %35" [Group_5/sample.c:1865]   --->   Operation 1499 'br' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1500 [1/1] (0.00ns)   --->   "%k_1_5_cast = zext i5 %k_1_5 to i9" [Group_5/sample.c:1865]   --->   Operation 1500 'zext' 'k_1_5_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_580 = trunc i5 %k_1_5 to i3" [Group_5/sample.c:1865]   --->   Operation 1501 'trunc' 'tmp_580' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1502 [1/1] (1.73ns)   --->   "%sum5_1_5 = add i9 %inneridx_1, %k_1_5_cast" [Group_5/sample.c:1857]   --->   Operation 1502 'add' 'sum5_1_5' <Predicate = (!exitcond_1_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1503 [1/1] (0.00ns)   --->   "%newIndex163 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_5, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1503 'partselect' 'newIndex163' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1504 [1/1] (0.00ns)   --->   "%newIndex291_cast = zext i6 %newIndex163 to i64" [Group_5/sample.c:1857]   --->   Operation 1504 'zext' 'newIndex291_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1505 [1/1] (0.00ns)   --->   "%A_0_addr_19 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex291_cast" [Group_5/sample.c:1857]   --->   Operation 1505 'getelementptr' 'A_0_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1506 [2/2] (1.75ns)   --->   "%A_0_load_19 = load float* %A_0_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1506 'load' 'A_0_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_229 : Operation 1507 [1/1] (0.00ns)   --->   "%A_1_addr_19 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex291_cast" [Group_5/sample.c:1857]   --->   Operation 1507 'getelementptr' 'A_1_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1508 [2/2] (1.75ns)   --->   "%A_1_load_19 = load float* %A_1_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1508 'load' 'A_1_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_229 : Operation 1509 [1/1] (0.00ns)   --->   "%A_2_addr_19 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex291_cast" [Group_5/sample.c:1857]   --->   Operation 1509 'getelementptr' 'A_2_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1510 [2/2] (1.75ns)   --->   "%A_2_load_19 = load float* %A_2_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1510 'load' 'A_2_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_229 : Operation 1511 [1/1] (0.00ns)   --->   "%A_3_addr_19 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex291_cast" [Group_5/sample.c:1857]   --->   Operation 1511 'getelementptr' 'A_3_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1512 [2/2] (1.75ns)   --->   "%A_3_load_19 = load float* %A_3_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1512 'load' 'A_3_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_229 : Operation 1513 [1/1] (0.00ns)   --->   "%A_4_addr_19 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex291_cast" [Group_5/sample.c:1857]   --->   Operation 1513 'getelementptr' 'A_4_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1514 [2/2] (1.75ns)   --->   "%A_4_load_19 = load float* %A_4_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1514 'load' 'A_4_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_229 : Operation 1515 [1/1] (0.00ns)   --->   "%A_5_addr_19 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex291_cast" [Group_5/sample.c:1857]   --->   Operation 1515 'getelementptr' 'A_5_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1516 [2/2] (1.75ns)   --->   "%A_5_load_19 = load float* %A_5_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1516 'load' 'A_5_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_229 : Operation 1517 [1/1] (0.00ns)   --->   "%A_6_addr_19 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex291_cast" [Group_5/sample.c:1857]   --->   Operation 1517 'getelementptr' 'A_6_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1518 [2/2] (1.75ns)   --->   "%A_6_load_19 = load float* %A_6_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1518 'load' 'A_6_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_229 : Operation 1519 [1/1] (0.00ns)   --->   "%A_7_addr_19 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex291_cast" [Group_5/sample.c:1857]   --->   Operation 1519 'getelementptr' 'A_7_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1520 [2/2] (1.75ns)   --->   "%A_7_load_19 = load float* %A_7_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1520 'load' 'A_7_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_229 : Operation 1521 [1/1] (0.00ns)   --->   "%newIndex164 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_5, i4 %tmp_149)" [Group_5/sample.c:1865]   --->   Operation 1521 'bitconcatenate' 'newIndex164' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1522 [1/1] (0.00ns)   --->   "%newIndex292_cast = zext i9 %newIndex164 to i64" [Group_5/sample.c:1865]   --->   Operation 1522 'zext' 'newIndex292_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1523 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_50 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex292_cast" [Group_5/sample.c:1865]   --->   Operation 1523 'getelementptr' 'dense_13_kernel_arra_50' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1524 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_51 = load float* %dense_13_kernel_arra_50, align 4" [Group_5/sample.c:1865]   --->   Operation 1524 'load' 'dense_13_kernel_arra_51' <Predicate = (!exitcond_1_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 230 <SV = 21> <Delay = 3.58>
ST_230 : Operation 1525 [1/1] (0.80ns)   --->   "%arrayNo_trunc23 = xor i3 %tmp_580, -4" [Group_5/sample.c:1865]   --->   Operation 1525 'xor' 'arrayNo_trunc23' <Predicate = (!exitcond_1_5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1526 [1/1] (0.00ns)   --->   "%arrayNo112 = zext i3 %arrayNo_trunc23 to i64" [Group_5/sample.c:1865]   --->   Operation 1526 'zext' 'arrayNo112' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_230 : Operation 1527 [1/2] (1.75ns)   --->   "%A_0_load_19 = load float* %A_0_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1527 'load' 'A_0_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1528 [1/2] (1.75ns)   --->   "%A_1_load_19 = load float* %A_1_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1528 'load' 'A_1_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1529 [1/2] (1.75ns)   --->   "%A_2_load_19 = load float* %A_2_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1529 'load' 'A_2_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1530 [1/2] (1.75ns)   --->   "%A_3_load_19 = load float* %A_3_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1530 'load' 'A_3_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1531 [1/2] (1.75ns)   --->   "%A_4_load_19 = load float* %A_4_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1531 'load' 'A_4_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1532 [1/2] (1.75ns)   --->   "%A_5_load_19 = load float* %A_5_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1532 'load' 'A_5_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1533 [1/2] (1.75ns)   --->   "%A_6_load_19 = load float* %A_6_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1533 'load' 'A_6_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1534 [1/2] (1.75ns)   --->   "%A_7_load_19 = load float* %A_7_addr_19, align 4" [Group_5/sample.c:1857]   --->   Operation 1534 'load' 'A_7_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_230 : Operation 1535 [1/1] (1.83ns)   --->   "%tmp_377 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_19, float %A_1_load_19, float %A_2_load_19, float %A_3_load_19, float %A_4_load_19, float %A_5_load_19, float %A_6_load_19, float %A_7_load_19, i64 %arrayNo112)" [Group_5/sample.c:1857]   --->   Operation 1535 'mux' 'tmp_377' <Predicate = (!exitcond_1_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1536 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_51 = load float* %dense_13_kernel_arra_50, align 4" [Group_5/sample.c:1865]   --->   Operation 1536 'load' 'dense_13_kernel_arra_51' <Predicate = (!exitcond_1_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 231 <SV = 22> <Delay = 3.65>
ST_231 : Operation 1537 [5/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1537 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 23> <Delay = 3.65>
ST_232 : Operation 1538 [4/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1538 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 24> <Delay = 3.65>
ST_233 : Operation 1539 [3/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1539 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 25> <Delay = 3.65>
ST_234 : Operation 1540 [2/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1540 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 26> <Delay = 3.65>
ST_235 : Operation 1541 [1/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1541 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 27> <Delay = 3.29>
ST_236 : Operation 1542 [8/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1542 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 28> <Delay = 3.29>
ST_237 : Operation 1543 [7/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1543 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 29> <Delay = 3.29>
ST_238 : Operation 1544 [6/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1544 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 30> <Delay = 3.29>
ST_239 : Operation 1545 [5/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1545 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 31> <Delay = 3.29>
ST_240 : Operation 1546 [4/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1546 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 32> <Delay = 3.29>
ST_241 : Operation 1547 [3/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1547 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 33> <Delay = 3.29>
ST_242 : Operation 1548 [2/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1548 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 34> <Delay = 3.29>
ST_243 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_350 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1549 'specregionbegin' 'tmp_350' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_243 : Operation 1550 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1550 'specpipeline' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_243 : Operation 1551 [1/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1551 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1552 [1/1] (0.00ns)   --->   "%empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_350)" [Group_5/sample.c:1870]   --->   Operation 1552 'specregionend' 'empty_274' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_243 : Operation 1553 [1/1] (0.00ns)   --->   "br label %34" [Group_5/sample.c:1865]   --->   Operation 1553 'br' <Predicate = (!exitcond_1_5)> <Delay = 0.00>

State 244 <SV = 21> <Delay = 2.77>
ST_244 : Operation 1554 [1/1] (0.00ns)   --->   "%j_14_1_8 = or i7 %tmp_554, 6" [Group_5/sample.c:1860]   --->   Operation 1554 'or' 'j_14_1_8' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1555 [1/1] (0.00ns)   --->   "%j_14_1_16_cast = zext i7 %j_14_1_8 to i64" [Group_5/sample.c:1860]   --->   Operation 1555 'zext' 'j_14_1_16_cast' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1556 [1/1] (0.00ns)   --->   "%d_addr_85 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_16_cast" [Group_5/sample.c:1862]   --->   Operation 1556 'getelementptr' 'd_addr_85' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1557 [2/2] (2.77ns)   --->   "%d_load_85 = load float* %d_addr_85, align 4" [Group_5/sample.c:1862]   --->   Operation 1557 'load' 'd_load_85' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 245 <SV = 22> <Delay = 2.77>
ST_245 : Operation 1558 [1/1] (0.00ns)   --->   "%C_5_addr_1 = getelementptr [16 x float]* %C_5, i64 0, i64 %newIndex255_cast" [Group_5/sample.c:1871]   --->   Operation 1558 'getelementptr' 'C_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1559 [1/1] (1.75ns)   --->   "store float %sum1_1_5, float* %C_5_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1559 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_245 : Operation 1560 [1/2] (2.77ns)   --->   "%d_load_85 = load float* %d_addr_85, align 4" [Group_5/sample.c:1862]   --->   Operation 1560 'load' 'd_load_85' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_245 : Operation 1561 [1/1] (1.35ns)   --->   "br label %36" [Group_5/sample.c:1865]   --->   Operation 1561 'br' <Predicate = true> <Delay = 1.35>

State 246 <SV = 23> <Delay = 3.48>
ST_246 : Operation 1562 [1/1] (0.00ns)   --->   "%sum1_1_6 = phi float [ %d_load_85, %branch149 ], [ %sum_1_1_6, %37 ]" [Group_5/sample.c:1862]   --->   Operation 1562 'phi' 'sum1_1_6' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1563 [1/1] (0.00ns)   --->   "%k_1_6 = phi i5 [ 0, %branch149 ], [ %k_2_1_6, %37 ]" [Group_5/sample.c:1865]   --->   Operation 1563 'phi' 'k_1_6' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1564 [1/1] (1.21ns)   --->   "%exitcond_1_6 = icmp eq i5 %k_1_6, -12" [Group_5/sample.c:1865]   --->   Operation 1564 'icmp' 'exitcond_1_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1565 [1/1] (0.00ns)   --->   "%empty_275 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1565 'speclooptripcount' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1566 [1/1] (1.54ns)   --->   "%k_2_1_6 = add i5 %k_1_6, 1" [Group_5/sample.c:1865]   --->   Operation 1566 'add' 'k_2_1_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1567 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_6, label %branch142, label %37" [Group_5/sample.c:1865]   --->   Operation 1567 'br' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1568 [1/1] (0.00ns)   --->   "%k_1_6_cast = zext i5 %k_1_6 to i9" [Group_5/sample.c:1865]   --->   Operation 1568 'zext' 'k_1_6_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_584 = trunc i5 %k_1_6 to i3" [Group_5/sample.c:1865]   --->   Operation 1569 'trunc' 'tmp_584' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1570 [1/1] (1.73ns)   --->   "%sum5_1_6 = add i9 %inneridx_1, %k_1_6_cast" [Group_5/sample.c:1857]   --->   Operation 1570 'add' 'sum5_1_6' <Predicate = (!exitcond_1_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1571 [1/1] (0.00ns)   --->   "%newIndex171 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_6, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1571 'partselect' 'newIndex171' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1572 [1/1] (0.00ns)   --->   "%newIndex299_cast = zext i6 %newIndex171 to i64" [Group_5/sample.c:1857]   --->   Operation 1572 'zext' 'newIndex299_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1573 [1/1] (0.00ns)   --->   "%A_0_addr_23 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex299_cast" [Group_5/sample.c:1857]   --->   Operation 1573 'getelementptr' 'A_0_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1574 [2/2] (1.75ns)   --->   "%A_0_load_23 = load float* %A_0_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1574 'load' 'A_0_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_246 : Operation 1575 [1/1] (0.00ns)   --->   "%A_1_addr_23 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex299_cast" [Group_5/sample.c:1857]   --->   Operation 1575 'getelementptr' 'A_1_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1576 [2/2] (1.75ns)   --->   "%A_1_load_23 = load float* %A_1_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1576 'load' 'A_1_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_246 : Operation 1577 [1/1] (0.00ns)   --->   "%A_2_addr_23 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex299_cast" [Group_5/sample.c:1857]   --->   Operation 1577 'getelementptr' 'A_2_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1578 [2/2] (1.75ns)   --->   "%A_2_load_23 = load float* %A_2_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1578 'load' 'A_2_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_246 : Operation 1579 [1/1] (0.00ns)   --->   "%A_3_addr_23 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex299_cast" [Group_5/sample.c:1857]   --->   Operation 1579 'getelementptr' 'A_3_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1580 [2/2] (1.75ns)   --->   "%A_3_load_23 = load float* %A_3_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1580 'load' 'A_3_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_246 : Operation 1581 [1/1] (0.00ns)   --->   "%A_4_addr_23 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex299_cast" [Group_5/sample.c:1857]   --->   Operation 1581 'getelementptr' 'A_4_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1582 [2/2] (1.75ns)   --->   "%A_4_load_23 = load float* %A_4_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1582 'load' 'A_4_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_246 : Operation 1583 [1/1] (0.00ns)   --->   "%A_5_addr_23 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex299_cast" [Group_5/sample.c:1857]   --->   Operation 1583 'getelementptr' 'A_5_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1584 [2/2] (1.75ns)   --->   "%A_5_load_23 = load float* %A_5_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1584 'load' 'A_5_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_246 : Operation 1585 [1/1] (0.00ns)   --->   "%A_6_addr_23 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex299_cast" [Group_5/sample.c:1857]   --->   Operation 1585 'getelementptr' 'A_6_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1586 [2/2] (1.75ns)   --->   "%A_6_load_23 = load float* %A_6_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1586 'load' 'A_6_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_246 : Operation 1587 [1/1] (0.00ns)   --->   "%A_7_addr_23 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex299_cast" [Group_5/sample.c:1857]   --->   Operation 1587 'getelementptr' 'A_7_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1588 [2/2] (1.75ns)   --->   "%A_7_load_23 = load float* %A_7_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1588 'load' 'A_7_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_246 : Operation 1589 [1/1] (0.00ns)   --->   "%newIndex172 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_6, i4 %tmp_149)" [Group_5/sample.c:1865]   --->   Operation 1589 'bitconcatenate' 'newIndex172' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1590 [1/1] (0.00ns)   --->   "%newIndex300_cast = zext i9 %newIndex172 to i64" [Group_5/sample.c:1865]   --->   Operation 1590 'zext' 'newIndex300_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1591 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_52 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex300_cast" [Group_5/sample.c:1865]   --->   Operation 1591 'getelementptr' 'dense_13_kernel_arra_52' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1592 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_53 = load float* %dense_13_kernel_arra_52, align 4" [Group_5/sample.c:1865]   --->   Operation 1592 'load' 'dense_13_kernel_arra_53' <Predicate = (!exitcond_1_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 247 <SV = 24> <Delay = 3.58>
ST_247 : Operation 1593 [1/1] (0.80ns)   --->   "%arrayNo_trunc25 = xor i3 %tmp_584, -4" [Group_5/sample.c:1865]   --->   Operation 1593 'xor' 'arrayNo_trunc25' <Predicate = (!exitcond_1_6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1594 [1/1] (0.00ns)   --->   "%arrayNo116 = zext i3 %arrayNo_trunc25 to i64" [Group_5/sample.c:1865]   --->   Operation 1594 'zext' 'arrayNo116' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_247 : Operation 1595 [1/2] (1.75ns)   --->   "%A_0_load_23 = load float* %A_0_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1595 'load' 'A_0_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_247 : Operation 1596 [1/2] (1.75ns)   --->   "%A_1_load_23 = load float* %A_1_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1596 'load' 'A_1_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_247 : Operation 1597 [1/2] (1.75ns)   --->   "%A_2_load_23 = load float* %A_2_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1597 'load' 'A_2_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_247 : Operation 1598 [1/2] (1.75ns)   --->   "%A_3_load_23 = load float* %A_3_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1598 'load' 'A_3_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_247 : Operation 1599 [1/2] (1.75ns)   --->   "%A_4_load_23 = load float* %A_4_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1599 'load' 'A_4_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_247 : Operation 1600 [1/2] (1.75ns)   --->   "%A_5_load_23 = load float* %A_5_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1600 'load' 'A_5_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_247 : Operation 1601 [1/2] (1.75ns)   --->   "%A_6_load_23 = load float* %A_6_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1601 'load' 'A_6_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_247 : Operation 1602 [1/2] (1.75ns)   --->   "%A_7_load_23 = load float* %A_7_addr_23, align 4" [Group_5/sample.c:1857]   --->   Operation 1602 'load' 'A_7_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_247 : Operation 1603 [1/1] (1.83ns)   --->   "%tmp_381 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_23, float %A_1_load_23, float %A_2_load_23, float %A_3_load_23, float %A_4_load_23, float %A_5_load_23, float %A_6_load_23, float %A_7_load_23, i64 %arrayNo116)" [Group_5/sample.c:1857]   --->   Operation 1603 'mux' 'tmp_381' <Predicate = (!exitcond_1_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1604 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_53 = load float* %dense_13_kernel_arra_52, align 4" [Group_5/sample.c:1865]   --->   Operation 1604 'load' 'dense_13_kernel_arra_53' <Predicate = (!exitcond_1_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 248 <SV = 25> <Delay = 3.65>
ST_248 : Operation 1605 [5/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1605 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 26> <Delay = 3.65>
ST_249 : Operation 1606 [4/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1606 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 27> <Delay = 3.65>
ST_250 : Operation 1607 [3/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1607 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 28> <Delay = 3.65>
ST_251 : Operation 1608 [2/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1608 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 29> <Delay = 3.65>
ST_252 : Operation 1609 [1/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1609 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 30> <Delay = 3.29>
ST_253 : Operation 1610 [8/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1610 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 31> <Delay = 3.29>
ST_254 : Operation 1611 [7/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1611 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 32> <Delay = 3.29>
ST_255 : Operation 1612 [6/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1612 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 33> <Delay = 3.29>
ST_256 : Operation 1613 [5/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1613 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 34> <Delay = 3.29>
ST_257 : Operation 1614 [4/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1614 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 35> <Delay = 3.29>
ST_258 : Operation 1615 [3/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1615 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 36> <Delay = 3.29>
ST_259 : Operation 1616 [2/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1616 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 37> <Delay = 3.29>
ST_260 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_358 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1617 'specregionbegin' 'tmp_358' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_260 : Operation 1618 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1618 'specpipeline' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_260 : Operation 1619 [1/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1619 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1620 [1/1] (0.00ns)   --->   "%empty_276 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_358)" [Group_5/sample.c:1870]   --->   Operation 1620 'specregionend' 'empty_276' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_260 : Operation 1621 [1/1] (0.00ns)   --->   "br label %36" [Group_5/sample.c:1865]   --->   Operation 1621 'br' <Predicate = (!exitcond_1_6)> <Delay = 0.00>

State 261 <SV = 24> <Delay = 2.77>
ST_261 : Operation 1622 [1/1] (0.00ns)   --->   "%j_14_1_9 = or i7 %tmp_554, 7" [Group_5/sample.c:1860]   --->   Operation 1622 'or' 'j_14_1_9' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1623 [1/1] (0.00ns)   --->   "%j_14_1_17_cast = zext i7 %j_14_1_9 to i64" [Group_5/sample.c:1860]   --->   Operation 1623 'zext' 'j_14_1_17_cast' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1624 [1/1] (0.00ns)   --->   "%d_addr_88 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_17_cast" [Group_5/sample.c:1862]   --->   Operation 1624 'getelementptr' 'd_addr_88' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1625 [2/2] (2.77ns)   --->   "%d_load_88 = load float* %d_addr_88, align 4" [Group_5/sample.c:1862]   --->   Operation 1625 'load' 'd_load_88' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 262 <SV = 25> <Delay = 2.77>
ST_262 : Operation 1626 [1/1] (0.00ns)   --->   "%C_6_addr_1 = getelementptr [16 x float]* %C_6, i64 0, i64 %newIndex255_cast" [Group_5/sample.c:1871]   --->   Operation 1626 'getelementptr' 'C_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1627 [1/1] (1.75ns)   --->   "store float %sum1_1_6, float* %C_6_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1627 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_262 : Operation 1628 [1/2] (2.77ns)   --->   "%d_load_88 = load float* %d_addr_88, align 4" [Group_5/sample.c:1862]   --->   Operation 1628 'load' 'd_load_88' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_262 : Operation 1629 [1/1] (1.35ns)   --->   "br label %38" [Group_5/sample.c:1865]   --->   Operation 1629 'br' <Predicate = true> <Delay = 1.35>

State 263 <SV = 26> <Delay = 3.48>
ST_263 : Operation 1630 [1/1] (0.00ns)   --->   "%sum1_1_7 = phi float [ %d_load_88, %branch142 ], [ %sum_1_1_7, %39 ]" [Group_5/sample.c:1862]   --->   Operation 1630 'phi' 'sum1_1_7' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1631 [1/1] (0.00ns)   --->   "%k_1_7 = phi i5 [ 0, %branch142 ], [ %k_2_1_7, %39 ]" [Group_5/sample.c:1865]   --->   Operation 1631 'phi' 'k_1_7' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1632 [1/1] (1.21ns)   --->   "%exitcond_1_7 = icmp eq i5 %k_1_7, -12" [Group_5/sample.c:1865]   --->   Operation 1632 'icmp' 'exitcond_1_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1633 [1/1] (0.00ns)   --->   "%empty_277 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1633 'speclooptripcount' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1634 [1/1] (1.54ns)   --->   "%k_2_1_7 = add i5 %k_1_7, 1" [Group_5/sample.c:1865]   --->   Operation 1634 'add' 'k_2_1_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1635 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_7, label %branch135, label %39" [Group_5/sample.c:1865]   --->   Operation 1635 'br' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1636 [1/1] (0.00ns)   --->   "%k_1_7_cast = zext i5 %k_1_7 to i9" [Group_5/sample.c:1865]   --->   Operation 1636 'zext' 'k_1_7_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_587 = trunc i5 %k_1_7 to i3" [Group_5/sample.c:1865]   --->   Operation 1637 'trunc' 'tmp_587' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1638 [1/1] (1.73ns)   --->   "%sum5_1_7 = add i9 %inneridx_1, %k_1_7_cast" [Group_5/sample.c:1857]   --->   Operation 1638 'add' 'sum5_1_7' <Predicate = (!exitcond_1_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1639 [1/1] (0.00ns)   --->   "%newIndex177 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_7, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1639 'partselect' 'newIndex177' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1640 [1/1] (0.00ns)   --->   "%newIndex305_cast = zext i6 %newIndex177 to i64" [Group_5/sample.c:1857]   --->   Operation 1640 'zext' 'newIndex305_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1641 [1/1] (0.00ns)   --->   "%A_0_addr_26 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex305_cast" [Group_5/sample.c:1857]   --->   Operation 1641 'getelementptr' 'A_0_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1642 [2/2] (1.75ns)   --->   "%A_0_load_26 = load float* %A_0_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1642 'load' 'A_0_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_263 : Operation 1643 [1/1] (0.00ns)   --->   "%A_1_addr_26 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex305_cast" [Group_5/sample.c:1857]   --->   Operation 1643 'getelementptr' 'A_1_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1644 [2/2] (1.75ns)   --->   "%A_1_load_26 = load float* %A_1_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1644 'load' 'A_1_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_263 : Operation 1645 [1/1] (0.00ns)   --->   "%A_2_addr_26 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex305_cast" [Group_5/sample.c:1857]   --->   Operation 1645 'getelementptr' 'A_2_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1646 [2/2] (1.75ns)   --->   "%A_2_load_26 = load float* %A_2_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1646 'load' 'A_2_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_263 : Operation 1647 [1/1] (0.00ns)   --->   "%A_3_addr_26 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex305_cast" [Group_5/sample.c:1857]   --->   Operation 1647 'getelementptr' 'A_3_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1648 [2/2] (1.75ns)   --->   "%A_3_load_26 = load float* %A_3_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1648 'load' 'A_3_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_263 : Operation 1649 [1/1] (0.00ns)   --->   "%A_4_addr_26 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex305_cast" [Group_5/sample.c:1857]   --->   Operation 1649 'getelementptr' 'A_4_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1650 [2/2] (1.75ns)   --->   "%A_4_load_26 = load float* %A_4_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1650 'load' 'A_4_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_263 : Operation 1651 [1/1] (0.00ns)   --->   "%A_5_addr_26 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex305_cast" [Group_5/sample.c:1857]   --->   Operation 1651 'getelementptr' 'A_5_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1652 [2/2] (1.75ns)   --->   "%A_5_load_26 = load float* %A_5_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1652 'load' 'A_5_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_263 : Operation 1653 [1/1] (0.00ns)   --->   "%A_6_addr_26 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex305_cast" [Group_5/sample.c:1857]   --->   Operation 1653 'getelementptr' 'A_6_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1654 [2/2] (1.75ns)   --->   "%A_6_load_26 = load float* %A_6_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1654 'load' 'A_6_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_263 : Operation 1655 [1/1] (0.00ns)   --->   "%A_7_addr_26 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex305_cast" [Group_5/sample.c:1857]   --->   Operation 1655 'getelementptr' 'A_7_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1656 [2/2] (1.75ns)   --->   "%A_7_load_26 = load float* %A_7_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1656 'load' 'A_7_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_263 : Operation 1657 [1/1] (0.00ns)   --->   "%newIndex178 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_7, i4 %tmp_149)" [Group_5/sample.c:1865]   --->   Operation 1657 'bitconcatenate' 'newIndex178' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1658 [1/1] (0.00ns)   --->   "%newIndex306_cast = zext i9 %newIndex178 to i64" [Group_5/sample.c:1865]   --->   Operation 1658 'zext' 'newIndex306_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1659 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_54 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex306_cast" [Group_5/sample.c:1865]   --->   Operation 1659 'getelementptr' 'dense_13_kernel_arra_54' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1660 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_55 = load float* %dense_13_kernel_arra_54, align 4" [Group_5/sample.c:1865]   --->   Operation 1660 'load' 'dense_13_kernel_arra_55' <Predicate = (!exitcond_1_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 264 <SV = 27> <Delay = 3.58>
ST_264 : Operation 1661 [1/1] (0.80ns)   --->   "%arrayNo_trunc27 = xor i3 %tmp_587, -4" [Group_5/sample.c:1865]   --->   Operation 1661 'xor' 'arrayNo_trunc27' <Predicate = (!exitcond_1_7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1662 [1/1] (0.00ns)   --->   "%arrayNo119 = zext i3 %arrayNo_trunc27 to i64" [Group_5/sample.c:1865]   --->   Operation 1662 'zext' 'arrayNo119' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_264 : Operation 1663 [1/2] (1.75ns)   --->   "%A_0_load_26 = load float* %A_0_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1663 'load' 'A_0_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_264 : Operation 1664 [1/2] (1.75ns)   --->   "%A_1_load_26 = load float* %A_1_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1664 'load' 'A_1_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_264 : Operation 1665 [1/2] (1.75ns)   --->   "%A_2_load_26 = load float* %A_2_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1665 'load' 'A_2_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_264 : Operation 1666 [1/2] (1.75ns)   --->   "%A_3_load_26 = load float* %A_3_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1666 'load' 'A_3_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_264 : Operation 1667 [1/2] (1.75ns)   --->   "%A_4_load_26 = load float* %A_4_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1667 'load' 'A_4_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_264 : Operation 1668 [1/2] (1.75ns)   --->   "%A_5_load_26 = load float* %A_5_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1668 'load' 'A_5_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_264 : Operation 1669 [1/2] (1.75ns)   --->   "%A_6_load_26 = load float* %A_6_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1669 'load' 'A_6_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_264 : Operation 1670 [1/2] (1.75ns)   --->   "%A_7_load_26 = load float* %A_7_addr_26, align 4" [Group_5/sample.c:1857]   --->   Operation 1670 'load' 'A_7_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_264 : Operation 1671 [1/1] (1.83ns)   --->   "%tmp_384 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_26, float %A_1_load_26, float %A_2_load_26, float %A_3_load_26, float %A_4_load_26, float %A_5_load_26, float %A_6_load_26, float %A_7_load_26, i64 %arrayNo119)" [Group_5/sample.c:1857]   --->   Operation 1671 'mux' 'tmp_384' <Predicate = (!exitcond_1_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1672 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_55 = load float* %dense_13_kernel_arra_54, align 4" [Group_5/sample.c:1865]   --->   Operation 1672 'load' 'dense_13_kernel_arra_55' <Predicate = (!exitcond_1_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 265 <SV = 28> <Delay = 3.65>
ST_265 : Operation 1673 [5/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1673 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 29> <Delay = 3.65>
ST_266 : Operation 1674 [4/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1674 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 30> <Delay = 3.65>
ST_267 : Operation 1675 [3/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1675 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 31> <Delay = 3.65>
ST_268 : Operation 1676 [2/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1676 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 32> <Delay = 3.65>
ST_269 : Operation 1677 [1/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1677 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 33> <Delay = 3.29>
ST_270 : Operation 1678 [8/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1678 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 34> <Delay = 3.29>
ST_271 : Operation 1679 [7/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1679 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 35> <Delay = 3.29>
ST_272 : Operation 1680 [6/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1680 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 36> <Delay = 3.29>
ST_273 : Operation 1681 [5/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1681 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 37> <Delay = 3.29>
ST_274 : Operation 1682 [4/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1682 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 38> <Delay = 3.29>
ST_275 : Operation 1683 [3/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1683 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 39> <Delay = 3.29>
ST_276 : Operation 1684 [2/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1684 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 40> <Delay = 3.29>
ST_277 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_364 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1685 'specregionbegin' 'tmp_364' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_277 : Operation 1686 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1686 'specpipeline' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_277 : Operation 1687 [1/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1687 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1688 [1/1] (0.00ns)   --->   "%empty_278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_364)" [Group_5/sample.c:1870]   --->   Operation 1688 'specregionend' 'empty_278' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_277 : Operation 1689 [1/1] (0.00ns)   --->   "br label %38" [Group_5/sample.c:1865]   --->   Operation 1689 'br' <Predicate = (!exitcond_1_7)> <Delay = 0.00>

State 278 <SV = 27> <Delay = 1.75>
ST_278 : Operation 1690 [1/1] (0.00ns)   --->   "%C_7_addr_1 = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex255_cast" [Group_5/sample.c:1871]   --->   Operation 1690 'getelementptr' 'C_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1691 [1/1] (1.75ns)   --->   "store float %sum1_1_7, float* %C_7_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1691 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_278 : Operation 1692 [1/1] (1.71ns)   --->   "%j_14_1_7 = add i8 %j_1, 8" [Group_5/sample.c:1860]   --->   Operation 1692 'add' 'j_14_1_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1693 [1/1] (0.00ns)   --->   "br label %22" [Group_5/sample.c:1860]   --->   Operation 1693 'br' <Predicate = true> <Delay = 0.00>

State 279 <SV = 4> <Delay = 2.77>
ST_279 : Operation 1694 [1/1] (0.00ns)   --->   "%j_2 = phi i8 [ 0, %61 ], [ %j_14_2_7, %branch71 ]" [Group_5/sample.c:1860]   --->   Operation 1694 'phi' 'j_2' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2)> <Delay = 0.00>
ST_279 : Operation 1695 [1/1] (1.24ns)   --->   "%exitcond1_2 = icmp eq i8 %j_2, -128" [Group_5/sample.c:1860]   --->   Operation 1695 'icmp' 'exitcond1_2' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2)> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1696 [1/1] (0.00ns)   --->   "%empty_279 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1696 'speclooptripcount' 'empty_279' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2)> <Delay = 0.00>
ST_279 : Operation 1697 [1/1] (0.00ns)   --->   "br i1 %exitcond1_2, label %60, label %43" [Group_5/sample.c:1860]   --->   Operation 1697 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2)> <Delay = 0.00>
ST_279 : Operation 1698 [1/1] (0.00ns)   --->   "%j_2_cast9 = zext i8 %j_2 to i64" [Group_5/sample.c:1860]   --->   Operation 1698 'zext' 'j_2_cast9' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1699 [1/1] (0.00ns)   --->   "%d_addr_67 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_cast9" [Group_5/sample.c:1862]   --->   Operation 1699 'getelementptr' 'd_addr_67' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1700 [2/2] (2.77ns)   --->   "%d_load_67 = load float* %d_addr_67, align 4" [Group_5/sample.c:1862]   --->   Operation 1700 'load' 'd_load_67' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_279 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_3)   --->   "%i_33_9 = or i64 %i, 3" [Group_5/sample.c:1855]   --->   Operation 1701 'or' 'i_33_9' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1702 [1/1] (0.00ns)   --->   "%i_33_9_cast = or i9 %tmp, 3" [Group_5/sample.c:1855]   --->   Operation 1702 'or' 'i_33_9_cast' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1703 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_3 = icmp eq i64 %i_33_9, %outrows_read" [Group_5/sample.c:1855]   --->   Operation 1703 'icmp' 'exitcond2_3' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1704 [1/1] (0.00ns)   --->   "br i1 %exitcond2_3, label %82, label %81" [Group_5/sample.c:1855]   --->   Operation 1704 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node inneridx_3)   --->   "%tmp_561 = shl i9 %i_33_9_cast, 4" [Group_5/sample.c:1857]   --->   Operation 1705 'shl' 'tmp_561' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3)> <Delay = 0.00>
ST_279 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node inneridx_3)   --->   "%tmp_562 = shl i9 %i_33_9_cast, 2" [Group_5/sample.c:1857]   --->   Operation 1706 'shl' 'tmp_562' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3)> <Delay = 0.00>
ST_279 : Operation 1707 [1/1] (1.73ns) (out node of the LUT)   --->   "%inneridx_3 = add i9 %tmp_561, %tmp_562" [Group_5/sample.c:1857]   --->   Operation 1707 'add' 'inneridx_3' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1708 [1/1] (1.35ns)   --->   "br label %62" [Group_5/sample.c:1860]   --->   Operation 1708 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3)> <Delay = 1.35>
ST_279 : Operation 1709 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1977]   --->   Operation 1709 'ret' <Predicate = (exitcond2) | (exitcond2_1) | (exitcond2_2) | (exitcond1_2 & exitcond2_3)> <Delay = 0.00>

State 280 <SV = 5> <Delay = 2.77>
ST_280 : Operation 1710 [1/1] (0.00ns)   --->   "%j_2_cast7 = zext i8 %j_2 to i12" [Group_5/sample.c:1860]   --->   Operation 1710 'zext' 'j_2_cast7' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp_559 = trunc i8 %j_2 to i7" [Group_5/sample.c:1860]   --->   Operation 1711 'trunc' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1712 [1/2] (2.77ns)   --->   "%d_load_67 = load float* %d_addr_67, align 4" [Group_5/sample.c:1862]   --->   Operation 1712 'load' 'd_load_67' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_280 : Operation 1713 [1/1] (1.35ns)   --->   "br label %44" [Group_5/sample.c:1865]   --->   Operation 1713 'br' <Predicate = true> <Delay = 1.35>

State 281 <SV = 6> <Delay = 1.77>
ST_281 : Operation 1714 [1/1] (0.00ns)   --->   "%sum1_2 = phi float [ %d_load_67, %43 ], [ %sum_1_2, %45 ]" [Group_5/sample.c:1862]   --->   Operation 1714 'phi' 'sum1_2' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1715 [1/1] (0.00ns)   --->   "%k_s = phi i5 [ 0, %43 ], [ %k_2_2, %45 ]" [Group_5/sample.c:1865]   --->   Operation 1715 'phi' 'k_s' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1716 [1/1] (1.21ns)   --->   "%exitcond_2 = icmp eq i5 %k_s, -12" [Group_5/sample.c:1865]   --->   Operation 1716 'icmp' 'exitcond_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1717 [1/1] (0.00ns)   --->   "%empty_280 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1717 'speclooptripcount' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1718 [1/1] (1.54ns)   --->   "%k_2_2 = add i5 %k_s, 1" [Group_5/sample.c:1865]   --->   Operation 1718 'add' 'k_2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1719 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %branch120, label %45" [Group_5/sample.c:1865]   --->   Operation 1719 'br' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1720 [1/1] (0.00ns)   --->   "%k_cast_281 = zext i5 %k_s to i9" [Group_5/sample.c:1865]   --->   Operation 1720 'zext' 'k_cast_281' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_281 : Operation 1721 [1/1] (0.00ns)   --->   "%tmp_564 = trunc i5 %k_s to i3" [Group_5/sample.c:1865]   --->   Operation 1721 'trunc' 'tmp_564' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_281 : Operation 1722 [1/1] (1.73ns)   --->   "%sum5_2 = add i9 %k_cast_281, %inneridx_2" [Group_5/sample.c:1865]   --->   Operation 1722 'add' 'sum5_2' <Predicate = (!exitcond_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1723 [1/1] (0.00ns)   --->   "%newIndex134 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2, i32 3, i32 8)" [Group_5/sample.c:1865]   --->   Operation 1723 'partselect' 'newIndex134' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_281 : Operation 1724 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_s, i7 0)" [Group_5/sample.c:1868]   --->   Operation 1724 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_281 : Operation 1725 [1/1] (1.77ns)   --->   "%sum8_2 = add i12 %tmp_2, %j_2_cast7" [Group_5/sample.c:1868]   --->   Operation 1725 'add' 'sum8_2' <Predicate = (!exitcond_2)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1726 [1/1] (0.00ns)   --->   "%newIndex135 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sum8_2, i32 3, i32 11)" [Group_5/sample.c:1868]   --->   Operation 1726 'partselect' 'newIndex135' <Predicate = (!exitcond_2)> <Delay = 0.00>

State 282 <SV = 7> <Delay = 2.77>
ST_282 : Operation 1727 [1/1] (0.00ns)   --->   "%newIndex258_cast = zext i6 %newIndex134 to i64" [Group_5/sample.c:1865]   --->   Operation 1727 'zext' 'newIndex258_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1728 [1/1] (0.00ns)   --->   "%A_0_addr_5 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex258_cast" [Group_5/sample.c:1865]   --->   Operation 1728 'getelementptr' 'A_0_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1729 [2/2] (1.75ns)   --->   "%A_0_load_5 = load float* %A_0_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1729 'load' 'A_0_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_282 : Operation 1730 [1/1] (0.00ns)   --->   "%A_1_addr_5 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex258_cast" [Group_5/sample.c:1865]   --->   Operation 1730 'getelementptr' 'A_1_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1731 [2/2] (1.75ns)   --->   "%A_1_load_5 = load float* %A_1_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1731 'load' 'A_1_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_282 : Operation 1732 [1/1] (0.00ns)   --->   "%A_2_addr_5 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex258_cast" [Group_5/sample.c:1865]   --->   Operation 1732 'getelementptr' 'A_2_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1733 [2/2] (1.75ns)   --->   "%A_2_load_5 = load float* %A_2_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1733 'load' 'A_2_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_282 : Operation 1734 [1/1] (0.00ns)   --->   "%A_3_addr_5 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex258_cast" [Group_5/sample.c:1865]   --->   Operation 1734 'getelementptr' 'A_3_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1735 [2/2] (1.75ns)   --->   "%A_3_load_5 = load float* %A_3_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1735 'load' 'A_3_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_282 : Operation 1736 [1/1] (0.00ns)   --->   "%A_4_addr_5 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex258_cast" [Group_5/sample.c:1865]   --->   Operation 1736 'getelementptr' 'A_4_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1737 [2/2] (1.75ns)   --->   "%A_4_load_5 = load float* %A_4_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1737 'load' 'A_4_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_282 : Operation 1738 [1/1] (0.00ns)   --->   "%A_5_addr_5 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex258_cast" [Group_5/sample.c:1865]   --->   Operation 1738 'getelementptr' 'A_5_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1739 [2/2] (1.75ns)   --->   "%A_5_load_5 = load float* %A_5_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1739 'load' 'A_5_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_282 : Operation 1740 [1/1] (0.00ns)   --->   "%A_6_addr_5 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex258_cast" [Group_5/sample.c:1865]   --->   Operation 1740 'getelementptr' 'A_6_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1741 [2/2] (1.75ns)   --->   "%A_6_load_5 = load float* %A_6_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1741 'load' 'A_6_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_282 : Operation 1742 [1/1] (0.00ns)   --->   "%A_7_addr_5 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex258_cast" [Group_5/sample.c:1865]   --->   Operation 1742 'getelementptr' 'A_7_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1743 [2/2] (1.75ns)   --->   "%A_7_load_5 = load float* %A_7_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1743 'load' 'A_7_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_282 : Operation 1744 [1/1] (0.00ns)   --->   "%newIndex259_cast = zext i9 %newIndex135 to i64" [Group_5/sample.c:1868]   --->   Operation 1744 'zext' 'newIndex259_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1745 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_56 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex259_cast" [Group_5/sample.c:1868]   --->   Operation 1745 'getelementptr' 'dense_13_kernel_arra_56' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1746 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_57 = load float* %dense_13_kernel_arra_56, align 4" [Group_5/sample.c:1868]   --->   Operation 1746 'load' 'dense_13_kernel_arra_57' <Predicate = (!exitcond_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 283 <SV = 8> <Delay = 3.58>
ST_283 : Operation 1747 [1/1] (0.00ns)   --->   "%arrayNo98 = zext i3 %tmp_564 to i64" [Group_5/sample.c:1865]   --->   Operation 1747 'zext' 'arrayNo98' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_283 : Operation 1748 [1/2] (1.75ns)   --->   "%A_0_load_5 = load float* %A_0_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1748 'load' 'A_0_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_283 : Operation 1749 [1/2] (1.75ns)   --->   "%A_1_load_5 = load float* %A_1_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1749 'load' 'A_1_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_283 : Operation 1750 [1/2] (1.75ns)   --->   "%A_2_load_5 = load float* %A_2_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1750 'load' 'A_2_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_283 : Operation 1751 [1/2] (1.75ns)   --->   "%A_3_load_5 = load float* %A_3_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1751 'load' 'A_3_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_283 : Operation 1752 [1/2] (1.75ns)   --->   "%A_4_load_5 = load float* %A_4_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1752 'load' 'A_4_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_283 : Operation 1753 [1/2] (1.75ns)   --->   "%A_5_load_5 = load float* %A_5_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1753 'load' 'A_5_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_283 : Operation 1754 [1/2] (1.75ns)   --->   "%A_6_load_5 = load float* %A_6_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1754 'load' 'A_6_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_283 : Operation 1755 [1/2] (1.75ns)   --->   "%A_7_load_5 = load float* %A_7_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1755 'load' 'A_7_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_283 : Operation 1756 [1/1] (1.83ns)   --->   "%tmp_351 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_5, float %A_1_load_5, float %A_2_load_5, float %A_3_load_5, float %A_4_load_5, float %A_5_load_5, float %A_6_load_5, float %A_7_load_5, i64 %arrayNo98)" [Group_5/sample.c:1865]   --->   Operation 1756 'mux' 'tmp_351' <Predicate = (!exitcond_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1757 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_57 = load float* %dense_13_kernel_arra_56, align 4" [Group_5/sample.c:1868]   --->   Operation 1757 'load' 'dense_13_kernel_arra_57' <Predicate = (!exitcond_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 284 <SV = 9> <Delay = 3.65>
ST_284 : Operation 1758 [5/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1758 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 10> <Delay = 3.65>
ST_285 : Operation 1759 [4/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1759 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 11> <Delay = 3.65>
ST_286 : Operation 1760 [3/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1760 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 12> <Delay = 3.65>
ST_287 : Operation 1761 [2/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1761 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 13> <Delay = 3.65>
ST_288 : Operation 1762 [1/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1762 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 14> <Delay = 3.29>
ST_289 : Operation 1763 [8/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1763 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 15> <Delay = 3.29>
ST_290 : Operation 1764 [7/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1764 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 16> <Delay = 3.29>
ST_291 : Operation 1765 [6/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1765 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 17> <Delay = 3.29>
ST_292 : Operation 1766 [5/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1766 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 18> <Delay = 3.29>
ST_293 : Operation 1767 [4/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1767 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 19> <Delay = 3.29>
ST_294 : Operation 1768 [3/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1768 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 20> <Delay = 3.29>
ST_295 : Operation 1769 [2/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1769 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 21> <Delay = 3.29>
ST_296 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_322 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1770 'specregionbegin' 'tmp_322' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_296 : Operation 1771 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1771 'specpipeline' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_296 : Operation 1772 [1/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1772 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1773 [1/1] (0.00ns)   --->   "%empty_282 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_322)" [Group_5/sample.c:1870]   --->   Operation 1773 'specregionend' 'empty_282' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_296 : Operation 1774 [1/1] (0.00ns)   --->   "br label %44" [Group_5/sample.c:1865]   --->   Operation 1774 'br' <Predicate = (!exitcond_2)> <Delay = 0.00>

State 297 <SV = 7> <Delay = 2.77>
ST_297 : Operation 1775 [1/1] (0.00ns)   --->   "%j_14_2_s = or i7 %tmp_559, 1" [Group_5/sample.c:1860]   --->   Operation 1775 'or' 'j_14_2_s' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1776 [1/1] (0.00ns)   --->   "%j_14_2_cast = zext i7 %j_14_2_s to i64" [Group_5/sample.c:1860]   --->   Operation 1776 'zext' 'j_14_2_cast' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1777 [1/1] (0.00ns)   --->   "%d_addr_70 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_cast" [Group_5/sample.c:1862]   --->   Operation 1777 'getelementptr' 'd_addr_70' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1778 [2/2] (2.77ns)   --->   "%d_load_70 = load float* %d_addr_70, align 4" [Group_5/sample.c:1862]   --->   Operation 1778 'load' 'd_load_70' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 298 <SV = 8> <Delay = 2.77>
ST_298 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_151 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %j_2, i32 3, i32 7)" [Group_5/sample.c:1860]   --->   Operation 1779 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1780 [1/1] (0.00ns)   --->   "%newIndex133 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 1, i5 %tmp_151)" [Group_5/sample.c:1860]   --->   Operation 1780 'bitconcatenate' 'newIndex133' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1781 [1/1] (0.00ns)   --->   "%newIndex185_cast = zext i9 %newIndex133 to i64" [Group_5/sample.c:1860]   --->   Operation 1781 'zext' 'newIndex185_cast' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1782 [1/1] (0.00ns)   --->   "%C_0_addr_2 = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex185_cast" [Group_5/sample.c:1871]   --->   Operation 1782 'getelementptr' 'C_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1783 [1/1] (1.75ns)   --->   "store float %sum1_2, float* %C_0_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1783 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_298 : Operation 1784 [1/2] (2.77ns)   --->   "%d_load_70 = load float* %d_addr_70, align 4" [Group_5/sample.c:1862]   --->   Operation 1784 'load' 'd_load_70' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_298 : Operation 1785 [1/1] (1.35ns)   --->   "br label %46" [Group_5/sample.c:1865]   --->   Operation 1785 'br' <Predicate = true> <Delay = 1.35>

State 299 <SV = 9> <Delay = 3.48>
ST_299 : Operation 1786 [1/1] (0.00ns)   --->   "%sum1_2_1 = phi float [ %d_load_70, %branch120 ], [ %sum_1_2_1, %47 ]" [Group_5/sample.c:1862]   --->   Operation 1786 'phi' 'sum1_2_1' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1787 [1/1] (0.00ns)   --->   "%k_214_1 = phi i5 [ 0, %branch120 ], [ %k_2_2_1, %47 ]" [Group_5/sample.c:1865]   --->   Operation 1787 'phi' 'k_214_1' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1788 [1/1] (1.21ns)   --->   "%exitcond_2_1 = icmp eq i5 %k_214_1, -12" [Group_5/sample.c:1865]   --->   Operation 1788 'icmp' 'exitcond_2_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1789 [1/1] (0.00ns)   --->   "%empty_283 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1789 'speclooptripcount' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1790 [1/1] (1.54ns)   --->   "%k_2_2_1 = add i5 %k_214_1, 1" [Group_5/sample.c:1865]   --->   Operation 1790 'add' 'k_2_2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1791 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_1, label %branch113, label %47" [Group_5/sample.c:1865]   --->   Operation 1791 'br' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1792 [1/1] (0.00ns)   --->   "%k_214_1_cast = zext i5 %k_214_1 to i9" [Group_5/sample.c:1865]   --->   Operation 1792 'zext' 'k_214_1_cast' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_568 = trunc i5 %k_214_1 to i3" [Group_5/sample.c:1865]   --->   Operation 1793 'trunc' 'tmp_568' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1794 [1/1] (1.73ns)   --->   "%sum5_2_1 = add i9 %inneridx_2, %k_214_1_cast" [Group_5/sample.c:1857]   --->   Operation 1794 'add' 'sum5_2_1' <Predicate = (!exitcond_2_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1795 [1/1] (0.00ns)   --->   "%newIndex141 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_1, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1795 'partselect' 'newIndex141' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1796 [1/1] (0.00ns)   --->   "%newIndex265_cast = zext i6 %newIndex141 to i64" [Group_5/sample.c:1857]   --->   Operation 1796 'zext' 'newIndex265_cast' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1797 [1/1] (0.00ns)   --->   "%A_0_addr_8 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex265_cast" [Group_5/sample.c:1857]   --->   Operation 1797 'getelementptr' 'A_0_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1798 [2/2] (1.75ns)   --->   "%A_0_load_8 = load float* %A_0_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1798 'load' 'A_0_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1799 [1/1] (0.00ns)   --->   "%A_1_addr_8 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex265_cast" [Group_5/sample.c:1857]   --->   Operation 1799 'getelementptr' 'A_1_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1800 [2/2] (1.75ns)   --->   "%A_1_load_8 = load float* %A_1_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1800 'load' 'A_1_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1801 [1/1] (0.00ns)   --->   "%A_2_addr_8 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex265_cast" [Group_5/sample.c:1857]   --->   Operation 1801 'getelementptr' 'A_2_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1802 [2/2] (1.75ns)   --->   "%A_2_load_8 = load float* %A_2_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1802 'load' 'A_2_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1803 [1/1] (0.00ns)   --->   "%A_3_addr_8 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex265_cast" [Group_5/sample.c:1857]   --->   Operation 1803 'getelementptr' 'A_3_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1804 [2/2] (1.75ns)   --->   "%A_3_load_8 = load float* %A_3_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1804 'load' 'A_3_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1805 [1/1] (0.00ns)   --->   "%A_4_addr_8 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex265_cast" [Group_5/sample.c:1857]   --->   Operation 1805 'getelementptr' 'A_4_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1806 [2/2] (1.75ns)   --->   "%A_4_load_8 = load float* %A_4_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1806 'load' 'A_4_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1807 [1/1] (0.00ns)   --->   "%A_5_addr_8 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex265_cast" [Group_5/sample.c:1857]   --->   Operation 1807 'getelementptr' 'A_5_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1808 [2/2] (1.75ns)   --->   "%A_5_load_8 = load float* %A_5_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1808 'load' 'A_5_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1809 [1/1] (0.00ns)   --->   "%A_6_addr_8 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex265_cast" [Group_5/sample.c:1857]   --->   Operation 1809 'getelementptr' 'A_6_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1810 [2/2] (1.75ns)   --->   "%A_6_load_8 = load float* %A_6_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1810 'load' 'A_6_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1811 [1/1] (0.00ns)   --->   "%A_7_addr_8 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex265_cast" [Group_5/sample.c:1857]   --->   Operation 1811 'getelementptr' 'A_7_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1812 [2/2] (1.75ns)   --->   "%A_7_load_8 = load float* %A_7_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1812 'load' 'A_7_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_299 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp_155 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_2, i32 3, i32 6)" [Group_5/sample.c:1860]   --->   Operation 1813 'partselect' 'tmp_155' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1814 [1/1] (0.00ns)   --->   "%newIndex142 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_1, i4 %tmp_155)" [Group_5/sample.c:1865]   --->   Operation 1814 'bitconcatenate' 'newIndex142' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1815 [1/1] (0.00ns)   --->   "%newIndex266_cast = zext i9 %newIndex142 to i64" [Group_5/sample.c:1865]   --->   Operation 1815 'zext' 'newIndex266_cast' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1816 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_58 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex266_cast" [Group_5/sample.c:1865]   --->   Operation 1816 'getelementptr' 'dense_13_kernel_arra_58' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1817 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_59 = load float* %dense_13_kernel_arra_58, align 4" [Group_5/sample.c:1865]   --->   Operation 1817 'load' 'dense_13_kernel_arra_59' <Predicate = (!exitcond_2_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 300 <SV = 10> <Delay = 3.58>
ST_300 : Operation 1818 [1/1] (0.00ns)   --->   "%arrayNo101 = zext i3 %tmp_568 to i64" [Group_5/sample.c:1865]   --->   Operation 1818 'zext' 'arrayNo101' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_300 : Operation 1819 [1/2] (1.75ns)   --->   "%A_0_load_8 = load float* %A_0_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1819 'load' 'A_0_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_300 : Operation 1820 [1/2] (1.75ns)   --->   "%A_1_load_8 = load float* %A_1_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1820 'load' 'A_1_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_300 : Operation 1821 [1/2] (1.75ns)   --->   "%A_2_load_8 = load float* %A_2_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1821 'load' 'A_2_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_300 : Operation 1822 [1/2] (1.75ns)   --->   "%A_3_load_8 = load float* %A_3_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1822 'load' 'A_3_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_300 : Operation 1823 [1/2] (1.75ns)   --->   "%A_4_load_8 = load float* %A_4_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1823 'load' 'A_4_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_300 : Operation 1824 [1/2] (1.75ns)   --->   "%A_5_load_8 = load float* %A_5_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1824 'load' 'A_5_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_300 : Operation 1825 [1/2] (1.75ns)   --->   "%A_6_load_8 = load float* %A_6_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1825 'load' 'A_6_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_300 : Operation 1826 [1/2] (1.75ns)   --->   "%A_7_load_8 = load float* %A_7_addr_8, align 4" [Group_5/sample.c:1857]   --->   Operation 1826 'load' 'A_7_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_300 : Operation 1827 [1/1] (1.83ns)   --->   "%tmp_357 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_8, float %A_1_load_8, float %A_2_load_8, float %A_3_load_8, float %A_4_load_8, float %A_5_load_8, float %A_6_load_8, float %A_7_load_8, i64 %arrayNo101)" [Group_5/sample.c:1857]   --->   Operation 1827 'mux' 'tmp_357' <Predicate = (!exitcond_2_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 1828 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_59 = load float* %dense_13_kernel_arra_58, align 4" [Group_5/sample.c:1865]   --->   Operation 1828 'load' 'dense_13_kernel_arra_59' <Predicate = (!exitcond_2_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 301 <SV = 11> <Delay = 3.65>
ST_301 : Operation 1829 [5/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1829 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 12> <Delay = 3.65>
ST_302 : Operation 1830 [4/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1830 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 13> <Delay = 3.65>
ST_303 : Operation 1831 [3/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1831 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 14> <Delay = 3.65>
ST_304 : Operation 1832 [2/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1832 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 15> <Delay = 3.65>
ST_305 : Operation 1833 [1/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1833 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 16> <Delay = 3.29>
ST_306 : Operation 1834 [8/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1834 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 17> <Delay = 3.29>
ST_307 : Operation 1835 [7/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1835 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 18> <Delay = 3.29>
ST_308 : Operation 1836 [6/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1836 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 19> <Delay = 3.29>
ST_309 : Operation 1837 [5/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1837 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 20> <Delay = 3.29>
ST_310 : Operation 1838 [4/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1838 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 21> <Delay = 3.29>
ST_311 : Operation 1839 [3/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1839 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 22> <Delay = 3.29>
ST_312 : Operation 1840 [2/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1840 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 23> <Delay = 3.29>
ST_313 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_328 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1841 'specregionbegin' 'tmp_328' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_313 : Operation 1842 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1842 'specpipeline' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_313 : Operation 1843 [1/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1843 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 1844 [1/1] (0.00ns)   --->   "%empty_284 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_328)" [Group_5/sample.c:1870]   --->   Operation 1844 'specregionend' 'empty_284' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_313 : Operation 1845 [1/1] (0.00ns)   --->   "br label %46" [Group_5/sample.c:1865]   --->   Operation 1845 'br' <Predicate = (!exitcond_2_1)> <Delay = 0.00>

State 314 <SV = 10> <Delay = 2.77>
ST_314 : Operation 1846 [1/1] (0.00ns)   --->   "%j_14_2_3 = or i7 %tmp_559, 2" [Group_5/sample.c:1860]   --->   Operation 1846 'or' 'j_14_2_3' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1847 [1/1] (0.00ns)   --->   "%j_14_2_12_cast = zext i7 %j_14_2_3 to i64" [Group_5/sample.c:1860]   --->   Operation 1847 'zext' 'j_14_2_12_cast' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1848 [1/1] (0.00ns)   --->   "%d_addr_74 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_12_cast" [Group_5/sample.c:1862]   --->   Operation 1848 'getelementptr' 'd_addr_74' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1849 [2/2] (2.77ns)   --->   "%d_load_74 = load float* %d_addr_74, align 4" [Group_5/sample.c:1862]   --->   Operation 1849 'load' 'd_load_74' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 315 <SV = 11> <Delay = 2.77>
ST_315 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_154 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_2, i32 3, i32 6)" [Group_5/sample.c:1860]   --->   Operation 1850 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1851 [1/1] (0.00ns)   --->   "%newIndex140 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 2, i4 %tmp_154)" [Group_5/sample.c:1860]   --->   Operation 1851 'bitconcatenate' 'newIndex140' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1852 [1/1] (0.00ns)   --->   "%newIndex174_cast = zext i9 %newIndex140 to i64" [Group_5/sample.c:1860]   --->   Operation 1852 'zext' 'newIndex174_cast' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1853 [1/1] (0.00ns)   --->   "%C_1_addr_2 = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex174_cast" [Group_5/sample.c:1871]   --->   Operation 1853 'getelementptr' 'C_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1854 [1/1] (1.75ns)   --->   "store float %sum1_2_1, float* %C_1_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1854 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_315 : Operation 1855 [1/2] (2.77ns)   --->   "%d_load_74 = load float* %d_addr_74, align 4" [Group_5/sample.c:1862]   --->   Operation 1855 'load' 'd_load_74' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_315 : Operation 1856 [1/1] (1.35ns)   --->   "br label %48" [Group_5/sample.c:1865]   --->   Operation 1856 'br' <Predicate = true> <Delay = 1.35>

State 316 <SV = 12> <Delay = 3.48>
ST_316 : Operation 1857 [1/1] (0.00ns)   --->   "%sum1_2_2 = phi float [ %d_load_74, %branch113 ], [ %sum_1_2_2, %49 ]" [Group_5/sample.c:1862]   --->   Operation 1857 'phi' 'sum1_2_2' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1858 [1/1] (0.00ns)   --->   "%k_214_2 = phi i5 [ 0, %branch113 ], [ %k_2_2_2, %49 ]" [Group_5/sample.c:1865]   --->   Operation 1858 'phi' 'k_214_2' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1859 [1/1] (1.21ns)   --->   "%exitcond_2_2 = icmp eq i5 %k_214_2, -12" [Group_5/sample.c:1865]   --->   Operation 1859 'icmp' 'exitcond_2_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1860 [1/1] (0.00ns)   --->   "%empty_285 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1860 'speclooptripcount' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1861 [1/1] (1.54ns)   --->   "%k_2_2_2 = add i5 %k_214_2, 1" [Group_5/sample.c:1865]   --->   Operation 1861 'add' 'k_2_2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1862 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_2, label %branch106, label %49" [Group_5/sample.c:1865]   --->   Operation 1862 'br' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1863 [1/1] (0.00ns)   --->   "%k_214_2_cast = zext i5 %k_214_2 to i9" [Group_5/sample.c:1865]   --->   Operation 1863 'zext' 'k_214_2_cast' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_573 = trunc i5 %k_214_2 to i3" [Group_5/sample.c:1865]   --->   Operation 1864 'trunc' 'tmp_573' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1865 [1/1] (1.73ns)   --->   "%sum5_2_2 = add i9 %inneridx_2, %k_214_2_cast" [Group_5/sample.c:1857]   --->   Operation 1865 'add' 'sum5_2_2' <Predicate = (!exitcond_2_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1866 [1/1] (0.00ns)   --->   "%newIndex149 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_2, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1866 'partselect' 'newIndex149' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1867 [1/1] (0.00ns)   --->   "%newIndex274_cast = zext i6 %newIndex149 to i64" [Group_5/sample.c:1857]   --->   Operation 1867 'zext' 'newIndex274_cast' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1868 [1/1] (0.00ns)   --->   "%A_0_addr_12 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex274_cast" [Group_5/sample.c:1857]   --->   Operation 1868 'getelementptr' 'A_0_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1869 [2/2] (1.75ns)   --->   "%A_0_load_12 = load float* %A_0_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1869 'load' 'A_0_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_316 : Operation 1870 [1/1] (0.00ns)   --->   "%A_1_addr_12 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex274_cast" [Group_5/sample.c:1857]   --->   Operation 1870 'getelementptr' 'A_1_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1871 [2/2] (1.75ns)   --->   "%A_1_load_12 = load float* %A_1_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1871 'load' 'A_1_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_316 : Operation 1872 [1/1] (0.00ns)   --->   "%A_2_addr_12 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex274_cast" [Group_5/sample.c:1857]   --->   Operation 1872 'getelementptr' 'A_2_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1873 [2/2] (1.75ns)   --->   "%A_2_load_12 = load float* %A_2_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1873 'load' 'A_2_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_316 : Operation 1874 [1/1] (0.00ns)   --->   "%A_3_addr_12 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex274_cast" [Group_5/sample.c:1857]   --->   Operation 1874 'getelementptr' 'A_3_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1875 [2/2] (1.75ns)   --->   "%A_3_load_12 = load float* %A_3_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1875 'load' 'A_3_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_316 : Operation 1876 [1/1] (0.00ns)   --->   "%A_4_addr_12 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex274_cast" [Group_5/sample.c:1857]   --->   Operation 1876 'getelementptr' 'A_4_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1877 [2/2] (1.75ns)   --->   "%A_4_load_12 = load float* %A_4_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1877 'load' 'A_4_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_316 : Operation 1878 [1/1] (0.00ns)   --->   "%A_5_addr_12 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex274_cast" [Group_5/sample.c:1857]   --->   Operation 1878 'getelementptr' 'A_5_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1879 [2/2] (1.75ns)   --->   "%A_5_load_12 = load float* %A_5_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1879 'load' 'A_5_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_316 : Operation 1880 [1/1] (0.00ns)   --->   "%A_6_addr_12 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex274_cast" [Group_5/sample.c:1857]   --->   Operation 1880 'getelementptr' 'A_6_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1881 [2/2] (1.75ns)   --->   "%A_6_load_12 = load float* %A_6_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1881 'load' 'A_6_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_316 : Operation 1882 [1/1] (0.00ns)   --->   "%A_7_addr_12 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex274_cast" [Group_5/sample.c:1857]   --->   Operation 1882 'getelementptr' 'A_7_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1883 [2/2] (1.75ns)   --->   "%A_7_load_12 = load float* %A_7_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1883 'load' 'A_7_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_316 : Operation 1884 [1/1] (0.00ns)   --->   "%newIndex150 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_2, i4 %tmp_154)" [Group_5/sample.c:1865]   --->   Operation 1884 'bitconcatenate' 'newIndex150' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1885 [1/1] (0.00ns)   --->   "%newIndex275_cast = zext i9 %newIndex150 to i64" [Group_5/sample.c:1865]   --->   Operation 1885 'zext' 'newIndex275_cast' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1886 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_60 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex275_cast" [Group_5/sample.c:1865]   --->   Operation 1886 'getelementptr' 'dense_13_kernel_arra_60' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1887 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_61 = load float* %dense_13_kernel_arra_60, align 4" [Group_5/sample.c:1865]   --->   Operation 1887 'load' 'dense_13_kernel_arra_61' <Predicate = (!exitcond_2_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 317 <SV = 13> <Delay = 3.58>
ST_317 : Operation 1888 [1/1] (0.00ns)   --->   "%arrayNo105 = zext i3 %tmp_573 to i64" [Group_5/sample.c:1865]   --->   Operation 1888 'zext' 'arrayNo105' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_317 : Operation 1889 [1/2] (1.75ns)   --->   "%A_0_load_12 = load float* %A_0_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1889 'load' 'A_0_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_317 : Operation 1890 [1/2] (1.75ns)   --->   "%A_1_load_12 = load float* %A_1_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1890 'load' 'A_1_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_317 : Operation 1891 [1/2] (1.75ns)   --->   "%A_2_load_12 = load float* %A_2_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1891 'load' 'A_2_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_317 : Operation 1892 [1/2] (1.75ns)   --->   "%A_3_load_12 = load float* %A_3_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1892 'load' 'A_3_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_317 : Operation 1893 [1/2] (1.75ns)   --->   "%A_4_load_12 = load float* %A_4_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1893 'load' 'A_4_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_317 : Operation 1894 [1/2] (1.75ns)   --->   "%A_5_load_12 = load float* %A_5_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1894 'load' 'A_5_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_317 : Operation 1895 [1/2] (1.75ns)   --->   "%A_6_load_12 = load float* %A_6_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1895 'load' 'A_6_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_317 : Operation 1896 [1/2] (1.75ns)   --->   "%A_7_load_12 = load float* %A_7_addr_12, align 4" [Group_5/sample.c:1857]   --->   Operation 1896 'load' 'A_7_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_317 : Operation 1897 [1/1] (1.83ns)   --->   "%tmp_365 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_12, float %A_1_load_12, float %A_2_load_12, float %A_3_load_12, float %A_4_load_12, float %A_5_load_12, float %A_6_load_12, float %A_7_load_12, i64 %arrayNo105)" [Group_5/sample.c:1857]   --->   Operation 1897 'mux' 'tmp_365' <Predicate = (!exitcond_2_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1898 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_61 = load float* %dense_13_kernel_arra_60, align 4" [Group_5/sample.c:1865]   --->   Operation 1898 'load' 'dense_13_kernel_arra_61' <Predicate = (!exitcond_2_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 318 <SV = 14> <Delay = 3.65>
ST_318 : Operation 1899 [5/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1899 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 15> <Delay = 3.65>
ST_319 : Operation 1900 [4/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1900 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 16> <Delay = 3.65>
ST_320 : Operation 1901 [3/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1901 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 17> <Delay = 3.65>
ST_321 : Operation 1902 [2/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1902 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 18> <Delay = 3.65>
ST_322 : Operation 1903 [1/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1903 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 19> <Delay = 3.29>
ST_323 : Operation 1904 [8/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1904 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 20> <Delay = 3.29>
ST_324 : Operation 1905 [7/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1905 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 21> <Delay = 3.29>
ST_325 : Operation 1906 [6/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1906 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 22> <Delay = 3.29>
ST_326 : Operation 1907 [5/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1907 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 23> <Delay = 3.29>
ST_327 : Operation 1908 [4/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1908 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 24> <Delay = 3.29>
ST_328 : Operation 1909 [3/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1909 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 25> <Delay = 3.29>
ST_329 : Operation 1910 [2/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1910 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 26> <Delay = 3.29>
ST_330 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_336 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1911 'specregionbegin' 'tmp_336' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_330 : Operation 1912 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1912 'specpipeline' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_330 : Operation 1913 [1/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1913 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 1914 [1/1] (0.00ns)   --->   "%empty_286 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_336)" [Group_5/sample.c:1870]   --->   Operation 1914 'specregionend' 'empty_286' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_330 : Operation 1915 [1/1] (0.00ns)   --->   "br label %48" [Group_5/sample.c:1865]   --->   Operation 1915 'br' <Predicate = (!exitcond_2_2)> <Delay = 0.00>

State 331 <SV = 13> <Delay = 2.77>
ST_331 : Operation 1916 [1/1] (0.00ns)   --->   "%j_14_2_4 = or i7 %tmp_559, 3" [Group_5/sample.c:1860]   --->   Operation 1916 'or' 'j_14_2_4' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1917 [1/1] (0.00ns)   --->   "%j_14_2_13_cast = zext i7 %j_14_2_4 to i64" [Group_5/sample.c:1860]   --->   Operation 1917 'zext' 'j_14_2_13_cast' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1918 [1/1] (0.00ns)   --->   "%d_addr_78 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_13_cast" [Group_5/sample.c:1862]   --->   Operation 1918 'getelementptr' 'd_addr_78' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1919 [2/2] (2.77ns)   --->   "%d_load_78 = load float* %d_addr_78, align 4" [Group_5/sample.c:1862]   --->   Operation 1919 'load' 'd_load_78' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 332 <SV = 14> <Delay = 2.77>
ST_332 : Operation 1920 [1/1] (0.00ns)   --->   "%C_2_addr_2 = getelementptr [16 x float]* %C_2, i64 0, i64 %newIndex174_cast" [Group_5/sample.c:1871]   --->   Operation 1920 'getelementptr' 'C_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1921 [1/1] (1.75ns)   --->   "store float %sum1_2_2, float* %C_2_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1921 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_332 : Operation 1922 [1/2] (2.77ns)   --->   "%d_load_78 = load float* %d_addr_78, align 4" [Group_5/sample.c:1862]   --->   Operation 1922 'load' 'd_load_78' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_332 : Operation 1923 [1/1] (1.35ns)   --->   "br label %50" [Group_5/sample.c:1865]   --->   Operation 1923 'br' <Predicate = true> <Delay = 1.35>

State 333 <SV = 15> <Delay = 3.48>
ST_333 : Operation 1924 [1/1] (0.00ns)   --->   "%sum1_2_3 = phi float [ %d_load_78, %branch106 ], [ %sum_1_2_3, %51 ]" [Group_5/sample.c:1862]   --->   Operation 1924 'phi' 'sum1_2_3' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1925 [1/1] (0.00ns)   --->   "%k_214_3 = phi i5 [ 0, %branch106 ], [ %k_2_2_3, %51 ]" [Group_5/sample.c:1865]   --->   Operation 1925 'phi' 'k_214_3' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1926 [1/1] (1.21ns)   --->   "%exitcond_2_3 = icmp eq i5 %k_214_3, -12" [Group_5/sample.c:1865]   --->   Operation 1926 'icmp' 'exitcond_2_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1927 [1/1] (0.00ns)   --->   "%empty_287 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1927 'speclooptripcount' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1928 [1/1] (1.54ns)   --->   "%k_2_2_3 = add i5 %k_214_3, 1" [Group_5/sample.c:1865]   --->   Operation 1928 'add' 'k_2_2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1929 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_3, label %branch99, label %51" [Group_5/sample.c:1865]   --->   Operation 1929 'br' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1930 [1/1] (0.00ns)   --->   "%k_214_3_cast = zext i5 %k_214_3 to i9" [Group_5/sample.c:1865]   --->   Operation 1930 'zext' 'k_214_3_cast' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_577 = trunc i5 %k_214_3 to i3" [Group_5/sample.c:1865]   --->   Operation 1931 'trunc' 'tmp_577' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1932 [1/1] (1.73ns)   --->   "%sum5_2_3 = add i9 %inneridx_2, %k_214_3_cast" [Group_5/sample.c:1857]   --->   Operation 1932 'add' 'sum5_2_3' <Predicate = (!exitcond_2_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1933 [1/1] (0.00ns)   --->   "%newIndex157 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_3, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 1933 'partselect' 'newIndex157' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1934 [1/1] (0.00ns)   --->   "%newIndex283_cast = zext i6 %newIndex157 to i64" [Group_5/sample.c:1857]   --->   Operation 1934 'zext' 'newIndex283_cast' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1935 [1/1] (0.00ns)   --->   "%A_0_addr_16 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex283_cast" [Group_5/sample.c:1857]   --->   Operation 1935 'getelementptr' 'A_0_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1936 [2/2] (1.75ns)   --->   "%A_0_load_16 = load float* %A_0_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1936 'load' 'A_0_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_333 : Operation 1937 [1/1] (0.00ns)   --->   "%A_1_addr_16 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex283_cast" [Group_5/sample.c:1857]   --->   Operation 1937 'getelementptr' 'A_1_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1938 [2/2] (1.75ns)   --->   "%A_1_load_16 = load float* %A_1_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1938 'load' 'A_1_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_333 : Operation 1939 [1/1] (0.00ns)   --->   "%A_2_addr_16 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex283_cast" [Group_5/sample.c:1857]   --->   Operation 1939 'getelementptr' 'A_2_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1940 [2/2] (1.75ns)   --->   "%A_2_load_16 = load float* %A_2_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1940 'load' 'A_2_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_333 : Operation 1941 [1/1] (0.00ns)   --->   "%A_3_addr_16 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex283_cast" [Group_5/sample.c:1857]   --->   Operation 1941 'getelementptr' 'A_3_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1942 [2/2] (1.75ns)   --->   "%A_3_load_16 = load float* %A_3_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1942 'load' 'A_3_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_333 : Operation 1943 [1/1] (0.00ns)   --->   "%A_4_addr_16 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex283_cast" [Group_5/sample.c:1857]   --->   Operation 1943 'getelementptr' 'A_4_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1944 [2/2] (1.75ns)   --->   "%A_4_load_16 = load float* %A_4_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1944 'load' 'A_4_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_333 : Operation 1945 [1/1] (0.00ns)   --->   "%A_5_addr_16 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex283_cast" [Group_5/sample.c:1857]   --->   Operation 1945 'getelementptr' 'A_5_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1946 [2/2] (1.75ns)   --->   "%A_5_load_16 = load float* %A_5_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1946 'load' 'A_5_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_333 : Operation 1947 [1/1] (0.00ns)   --->   "%A_6_addr_16 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex283_cast" [Group_5/sample.c:1857]   --->   Operation 1947 'getelementptr' 'A_6_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1948 [2/2] (1.75ns)   --->   "%A_6_load_16 = load float* %A_6_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1948 'load' 'A_6_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_333 : Operation 1949 [1/1] (0.00ns)   --->   "%A_7_addr_16 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex283_cast" [Group_5/sample.c:1857]   --->   Operation 1949 'getelementptr' 'A_7_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1950 [2/2] (1.75ns)   --->   "%A_7_load_16 = load float* %A_7_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1950 'load' 'A_7_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_333 : Operation 1951 [1/1] (0.00ns)   --->   "%newIndex158 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_3, i4 %tmp_154)" [Group_5/sample.c:1865]   --->   Operation 1951 'bitconcatenate' 'newIndex158' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1952 [1/1] (0.00ns)   --->   "%newIndex285_cast = zext i9 %newIndex158 to i64" [Group_5/sample.c:1865]   --->   Operation 1952 'zext' 'newIndex285_cast' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1953 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_62 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex285_cast" [Group_5/sample.c:1865]   --->   Operation 1953 'getelementptr' 'dense_13_kernel_arra_62' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1954 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_63 = load float* %dense_13_kernel_arra_62, align 4" [Group_5/sample.c:1865]   --->   Operation 1954 'load' 'dense_13_kernel_arra_63' <Predicate = (!exitcond_2_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 334 <SV = 16> <Delay = 3.58>
ST_334 : Operation 1955 [1/1] (0.00ns)   --->   "%arrayNo109 = zext i3 %tmp_577 to i64" [Group_5/sample.c:1865]   --->   Operation 1955 'zext' 'arrayNo109' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_334 : Operation 1956 [1/2] (1.75ns)   --->   "%A_0_load_16 = load float* %A_0_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1956 'load' 'A_0_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_334 : Operation 1957 [1/2] (1.75ns)   --->   "%A_1_load_16 = load float* %A_1_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1957 'load' 'A_1_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_334 : Operation 1958 [1/2] (1.75ns)   --->   "%A_2_load_16 = load float* %A_2_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1958 'load' 'A_2_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_334 : Operation 1959 [1/2] (1.75ns)   --->   "%A_3_load_16 = load float* %A_3_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1959 'load' 'A_3_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_334 : Operation 1960 [1/2] (1.75ns)   --->   "%A_4_load_16 = load float* %A_4_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1960 'load' 'A_4_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_334 : Operation 1961 [1/2] (1.75ns)   --->   "%A_5_load_16 = load float* %A_5_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1961 'load' 'A_5_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_334 : Operation 1962 [1/2] (1.75ns)   --->   "%A_6_load_16 = load float* %A_6_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1962 'load' 'A_6_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_334 : Operation 1963 [1/2] (1.75ns)   --->   "%A_7_load_16 = load float* %A_7_addr_16, align 4" [Group_5/sample.c:1857]   --->   Operation 1963 'load' 'A_7_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_334 : Operation 1964 [1/1] (1.83ns)   --->   "%tmp_373 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_16, float %A_1_load_16, float %A_2_load_16, float %A_3_load_16, float %A_4_load_16, float %A_5_load_16, float %A_6_load_16, float %A_7_load_16, i64 %arrayNo109)" [Group_5/sample.c:1857]   --->   Operation 1964 'mux' 'tmp_373' <Predicate = (!exitcond_2_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1965 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_63 = load float* %dense_13_kernel_arra_62, align 4" [Group_5/sample.c:1865]   --->   Operation 1965 'load' 'dense_13_kernel_arra_63' <Predicate = (!exitcond_2_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 335 <SV = 17> <Delay = 3.65>
ST_335 : Operation 1966 [5/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1966 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 18> <Delay = 3.65>
ST_336 : Operation 1967 [4/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1967 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 19> <Delay = 3.65>
ST_337 : Operation 1968 [3/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1968 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 20> <Delay = 3.65>
ST_338 : Operation 1969 [2/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1969 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 21> <Delay = 3.65>
ST_339 : Operation 1970 [1/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1970 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 22> <Delay = 3.29>
ST_340 : Operation 1971 [8/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1971 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 23> <Delay = 3.29>
ST_341 : Operation 1972 [7/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1972 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 24> <Delay = 3.29>
ST_342 : Operation 1973 [6/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1973 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 25> <Delay = 3.29>
ST_343 : Operation 1974 [5/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1974 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 26> <Delay = 3.29>
ST_344 : Operation 1975 [4/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1975 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 27> <Delay = 3.29>
ST_345 : Operation 1976 [3/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1976 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 28> <Delay = 3.29>
ST_346 : Operation 1977 [2/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1977 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 29> <Delay = 3.29>
ST_347 : Operation 1978 [1/1] (0.00ns)   --->   "%tmp_344 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1978 'specregionbegin' 'tmp_344' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_347 : Operation 1979 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1979 'specpipeline' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_347 : Operation 1980 [1/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1980 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 1981 [1/1] (0.00ns)   --->   "%empty_288 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_344)" [Group_5/sample.c:1870]   --->   Operation 1981 'specregionend' 'empty_288' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_347 : Operation 1982 [1/1] (0.00ns)   --->   "br label %50" [Group_5/sample.c:1865]   --->   Operation 1982 'br' <Predicate = (!exitcond_2_3)> <Delay = 0.00>

State 348 <SV = 16> <Delay = 2.77>
ST_348 : Operation 1983 [1/1] (0.00ns)   --->   "%j_14_2_5 = or i7 %tmp_559, 4" [Group_5/sample.c:1860]   --->   Operation 1983 'or' 'j_14_2_5' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1984 [1/1] (0.00ns)   --->   "%j_14_2_14_cast = zext i7 %j_14_2_5 to i64" [Group_5/sample.c:1860]   --->   Operation 1984 'zext' 'j_14_2_14_cast' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1985 [1/1] (0.00ns)   --->   "%d_addr_82 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_14_cast" [Group_5/sample.c:1862]   --->   Operation 1985 'getelementptr' 'd_addr_82' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1986 [2/2] (2.77ns)   --->   "%d_load_82 = load float* %d_addr_82, align 4" [Group_5/sample.c:1862]   --->   Operation 1986 'load' 'd_load_82' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 349 <SV = 17> <Delay = 2.77>
ST_349 : Operation 1987 [1/1] (0.00ns)   --->   "%C_3_addr_2 = getelementptr [16 x float]* %C_3, i64 0, i64 %newIndex174_cast" [Group_5/sample.c:1871]   --->   Operation 1987 'getelementptr' 'C_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1988 [1/1] (1.75ns)   --->   "store float %sum1_2_3, float* %C_3_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1988 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_349 : Operation 1989 [1/2] (2.77ns)   --->   "%d_load_82 = load float* %d_addr_82, align 4" [Group_5/sample.c:1862]   --->   Operation 1989 'load' 'd_load_82' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_349 : Operation 1990 [1/1] (1.35ns)   --->   "br label %52" [Group_5/sample.c:1865]   --->   Operation 1990 'br' <Predicate = true> <Delay = 1.35>

State 350 <SV = 18> <Delay = 3.48>
ST_350 : Operation 1991 [1/1] (0.00ns)   --->   "%sum1_2_4 = phi float [ %d_load_82, %branch99 ], [ %sum_1_2_4, %53 ]" [Group_5/sample.c:1862]   --->   Operation 1991 'phi' 'sum1_2_4' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1992 [1/1] (0.00ns)   --->   "%k_214_4 = phi i5 [ 0, %branch99 ], [ %k_2_2_4, %53 ]" [Group_5/sample.c:1865]   --->   Operation 1992 'phi' 'k_214_4' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1993 [1/1] (1.21ns)   --->   "%exitcond_2_4 = icmp eq i5 %k_214_4, -12" [Group_5/sample.c:1865]   --->   Operation 1993 'icmp' 'exitcond_2_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 1994 [1/1] (0.00ns)   --->   "%empty_289 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 1994 'speclooptripcount' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1995 [1/1] (1.54ns)   --->   "%k_2_2_4 = add i5 %k_214_4, 1" [Group_5/sample.c:1865]   --->   Operation 1995 'add' 'k_2_2_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 1996 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_4, label %branch92, label %53" [Group_5/sample.c:1865]   --->   Operation 1996 'br' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1997 [1/1] (0.00ns)   --->   "%k_214_4_cast = zext i5 %k_214_4 to i9" [Group_5/sample.c:1865]   --->   Operation 1997 'zext' 'k_214_4_cast' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_581 = trunc i5 %k_214_4 to i3" [Group_5/sample.c:1865]   --->   Operation 1998 'trunc' 'tmp_581' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1999 [1/1] (1.73ns)   --->   "%sum5_2_4 = add i9 %inneridx_2, %k_214_4_cast" [Group_5/sample.c:1857]   --->   Operation 1999 'add' 'sum5_2_4' <Predicate = (!exitcond_2_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 2000 [1/1] (0.00ns)   --->   "%newIndex165 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_4, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2000 'partselect' 'newIndex165' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2001 [1/1] (0.00ns)   --->   "%newIndex293_cast = zext i6 %newIndex165 to i64" [Group_5/sample.c:1857]   --->   Operation 2001 'zext' 'newIndex293_cast' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2002 [1/1] (0.00ns)   --->   "%A_0_addr_20 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex293_cast" [Group_5/sample.c:1857]   --->   Operation 2002 'getelementptr' 'A_0_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2003 [2/2] (1.75ns)   --->   "%A_0_load_20 = load float* %A_0_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2003 'load' 'A_0_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_350 : Operation 2004 [1/1] (0.00ns)   --->   "%A_1_addr_20 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex293_cast" [Group_5/sample.c:1857]   --->   Operation 2004 'getelementptr' 'A_1_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2005 [2/2] (1.75ns)   --->   "%A_1_load_20 = load float* %A_1_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2005 'load' 'A_1_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_350 : Operation 2006 [1/1] (0.00ns)   --->   "%A_2_addr_20 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex293_cast" [Group_5/sample.c:1857]   --->   Operation 2006 'getelementptr' 'A_2_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2007 [2/2] (1.75ns)   --->   "%A_2_load_20 = load float* %A_2_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2007 'load' 'A_2_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_350 : Operation 2008 [1/1] (0.00ns)   --->   "%A_3_addr_20 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex293_cast" [Group_5/sample.c:1857]   --->   Operation 2008 'getelementptr' 'A_3_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2009 [2/2] (1.75ns)   --->   "%A_3_load_20 = load float* %A_3_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2009 'load' 'A_3_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_350 : Operation 2010 [1/1] (0.00ns)   --->   "%A_4_addr_20 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex293_cast" [Group_5/sample.c:1857]   --->   Operation 2010 'getelementptr' 'A_4_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2011 [2/2] (1.75ns)   --->   "%A_4_load_20 = load float* %A_4_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2011 'load' 'A_4_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_350 : Operation 2012 [1/1] (0.00ns)   --->   "%A_5_addr_20 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex293_cast" [Group_5/sample.c:1857]   --->   Operation 2012 'getelementptr' 'A_5_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2013 [2/2] (1.75ns)   --->   "%A_5_load_20 = load float* %A_5_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2013 'load' 'A_5_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_350 : Operation 2014 [1/1] (0.00ns)   --->   "%A_6_addr_20 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex293_cast" [Group_5/sample.c:1857]   --->   Operation 2014 'getelementptr' 'A_6_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2015 [2/2] (1.75ns)   --->   "%A_6_load_20 = load float* %A_6_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2015 'load' 'A_6_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_350 : Operation 2016 [1/1] (0.00ns)   --->   "%A_7_addr_20 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex293_cast" [Group_5/sample.c:1857]   --->   Operation 2016 'getelementptr' 'A_7_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2017 [2/2] (1.75ns)   --->   "%A_7_load_20 = load float* %A_7_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2017 'load' 'A_7_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_350 : Operation 2018 [1/1] (0.00ns)   --->   "%newIndex166 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_4, i4 %tmp_154)" [Group_5/sample.c:1865]   --->   Operation 2018 'bitconcatenate' 'newIndex166' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2019 [1/1] (0.00ns)   --->   "%newIndex294_cast = zext i9 %newIndex166 to i64" [Group_5/sample.c:1865]   --->   Operation 2019 'zext' 'newIndex294_cast' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2020 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_64 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex294_cast" [Group_5/sample.c:1865]   --->   Operation 2020 'getelementptr' 'dense_13_kernel_arra_64' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 2021 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_65 = load float* %dense_13_kernel_arra_64, align 4" [Group_5/sample.c:1865]   --->   Operation 2021 'load' 'dense_13_kernel_arra_65' <Predicate = (!exitcond_2_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 351 <SV = 19> <Delay = 3.58>
ST_351 : Operation 2022 [1/1] (0.00ns)   --->   "%arrayNo113 = zext i3 %tmp_581 to i64" [Group_5/sample.c:1865]   --->   Operation 2022 'zext' 'arrayNo113' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_351 : Operation 2023 [1/2] (1.75ns)   --->   "%A_0_load_20 = load float* %A_0_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2023 'load' 'A_0_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_351 : Operation 2024 [1/2] (1.75ns)   --->   "%A_1_load_20 = load float* %A_1_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2024 'load' 'A_1_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_351 : Operation 2025 [1/2] (1.75ns)   --->   "%A_2_load_20 = load float* %A_2_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2025 'load' 'A_2_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_351 : Operation 2026 [1/2] (1.75ns)   --->   "%A_3_load_20 = load float* %A_3_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2026 'load' 'A_3_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_351 : Operation 2027 [1/2] (1.75ns)   --->   "%A_4_load_20 = load float* %A_4_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2027 'load' 'A_4_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_351 : Operation 2028 [1/2] (1.75ns)   --->   "%A_5_load_20 = load float* %A_5_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2028 'load' 'A_5_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_351 : Operation 2029 [1/2] (1.75ns)   --->   "%A_6_load_20 = load float* %A_6_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2029 'load' 'A_6_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_351 : Operation 2030 [1/2] (1.75ns)   --->   "%A_7_load_20 = load float* %A_7_addr_20, align 4" [Group_5/sample.c:1857]   --->   Operation 2030 'load' 'A_7_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_351 : Operation 2031 [1/1] (1.83ns)   --->   "%tmp_378 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_20, float %A_1_load_20, float %A_2_load_20, float %A_3_load_20, float %A_4_load_20, float %A_5_load_20, float %A_6_load_20, float %A_7_load_20, i64 %arrayNo113)" [Group_5/sample.c:1857]   --->   Operation 2031 'mux' 'tmp_378' <Predicate = (!exitcond_2_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 2032 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_65 = load float* %dense_13_kernel_arra_64, align 4" [Group_5/sample.c:1865]   --->   Operation 2032 'load' 'dense_13_kernel_arra_65' <Predicate = (!exitcond_2_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 352 <SV = 20> <Delay = 3.65>
ST_352 : Operation 2033 [5/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2033 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 21> <Delay = 3.65>
ST_353 : Operation 2034 [4/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2034 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 22> <Delay = 3.65>
ST_354 : Operation 2035 [3/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2035 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 23> <Delay = 3.65>
ST_355 : Operation 2036 [2/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2036 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 24> <Delay = 3.65>
ST_356 : Operation 2037 [1/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2037 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 25> <Delay = 3.29>
ST_357 : Operation 2038 [8/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2038 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 26> <Delay = 3.29>
ST_358 : Operation 2039 [7/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2039 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 27> <Delay = 3.29>
ST_359 : Operation 2040 [6/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2040 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 28> <Delay = 3.29>
ST_360 : Operation 2041 [5/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2041 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 29> <Delay = 3.29>
ST_361 : Operation 2042 [4/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2042 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 30> <Delay = 3.29>
ST_362 : Operation 2043 [3/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2043 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 31> <Delay = 3.29>
ST_363 : Operation 2044 [2/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2044 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 32> <Delay = 3.29>
ST_364 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_352 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2045 'specregionbegin' 'tmp_352' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_364 : Operation 2046 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2046 'specpipeline' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_364 : Operation 2047 [1/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2047 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 2048 [1/1] (0.00ns)   --->   "%empty_290 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_352)" [Group_5/sample.c:1870]   --->   Operation 2048 'specregionend' 'empty_290' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_364 : Operation 2049 [1/1] (0.00ns)   --->   "br label %52" [Group_5/sample.c:1865]   --->   Operation 2049 'br' <Predicate = (!exitcond_2_4)> <Delay = 0.00>

State 365 <SV = 19> <Delay = 2.77>
ST_365 : Operation 2050 [1/1] (0.00ns)   --->   "%j_14_2_6 = or i7 %tmp_559, 5" [Group_5/sample.c:1860]   --->   Operation 2050 'or' 'j_14_2_6' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2051 [1/1] (0.00ns)   --->   "%j_14_2_15_cast = zext i7 %j_14_2_6 to i64" [Group_5/sample.c:1860]   --->   Operation 2051 'zext' 'j_14_2_15_cast' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2052 [1/1] (0.00ns)   --->   "%d_addr_86 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_15_cast" [Group_5/sample.c:1862]   --->   Operation 2052 'getelementptr' 'd_addr_86' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2053 [2/2] (2.77ns)   --->   "%d_load_86 = load float* %d_addr_86, align 4" [Group_5/sample.c:1862]   --->   Operation 2053 'load' 'd_load_86' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 366 <SV = 20> <Delay = 2.77>
ST_366 : Operation 2054 [1/1] (0.00ns)   --->   "%C_4_addr_2 = getelementptr [16 x float]* %C_4, i64 0, i64 %newIndex174_cast" [Group_5/sample.c:1871]   --->   Operation 2054 'getelementptr' 'C_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2055 [1/1] (1.75ns)   --->   "store float %sum1_2_4, float* %C_4_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2055 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_366 : Operation 2056 [1/2] (2.77ns)   --->   "%d_load_86 = load float* %d_addr_86, align 4" [Group_5/sample.c:1862]   --->   Operation 2056 'load' 'd_load_86' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_366 : Operation 2057 [1/1] (1.35ns)   --->   "br label %54" [Group_5/sample.c:1865]   --->   Operation 2057 'br' <Predicate = true> <Delay = 1.35>

State 367 <SV = 21> <Delay = 3.48>
ST_367 : Operation 2058 [1/1] (0.00ns)   --->   "%sum1_2_5 = phi float [ %d_load_86, %branch92 ], [ %sum_1_2_5, %55 ]" [Group_5/sample.c:1862]   --->   Operation 2058 'phi' 'sum1_2_5' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2059 [1/1] (0.00ns)   --->   "%k_214_5 = phi i5 [ 0, %branch92 ], [ %k_2_2_5, %55 ]" [Group_5/sample.c:1865]   --->   Operation 2059 'phi' 'k_214_5' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2060 [1/1] (1.21ns)   --->   "%exitcond_2_5 = icmp eq i5 %k_214_5, -12" [Group_5/sample.c:1865]   --->   Operation 2060 'icmp' 'exitcond_2_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2061 [1/1] (0.00ns)   --->   "%empty_291 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2061 'speclooptripcount' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2062 [1/1] (1.54ns)   --->   "%k_2_2_5 = add i5 %k_214_5, 1" [Group_5/sample.c:1865]   --->   Operation 2062 'add' 'k_2_2_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2063 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_5, label %branch85, label %55" [Group_5/sample.c:1865]   --->   Operation 2063 'br' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2064 [1/1] (0.00ns)   --->   "%k_214_5_cast = zext i5 %k_214_5 to i9" [Group_5/sample.c:1865]   --->   Operation 2064 'zext' 'k_214_5_cast' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_585 = trunc i5 %k_214_5 to i3" [Group_5/sample.c:1865]   --->   Operation 2065 'trunc' 'tmp_585' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2066 [1/1] (1.73ns)   --->   "%sum5_2_5 = add i9 %inneridx_2, %k_214_5_cast" [Group_5/sample.c:1857]   --->   Operation 2066 'add' 'sum5_2_5' <Predicate = (!exitcond_2_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2067 [1/1] (0.00ns)   --->   "%newIndex173 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_5, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2067 'partselect' 'newIndex173' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2068 [1/1] (0.00ns)   --->   "%newIndex301_cast = zext i6 %newIndex173 to i64" [Group_5/sample.c:1857]   --->   Operation 2068 'zext' 'newIndex301_cast' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2069 [1/1] (0.00ns)   --->   "%A_0_addr_24 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex301_cast" [Group_5/sample.c:1857]   --->   Operation 2069 'getelementptr' 'A_0_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2070 [2/2] (1.75ns)   --->   "%A_0_load_24 = load float* %A_0_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2070 'load' 'A_0_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2071 [1/1] (0.00ns)   --->   "%A_1_addr_24 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex301_cast" [Group_5/sample.c:1857]   --->   Operation 2071 'getelementptr' 'A_1_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2072 [2/2] (1.75ns)   --->   "%A_1_load_24 = load float* %A_1_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2072 'load' 'A_1_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2073 [1/1] (0.00ns)   --->   "%A_2_addr_24 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex301_cast" [Group_5/sample.c:1857]   --->   Operation 2073 'getelementptr' 'A_2_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2074 [2/2] (1.75ns)   --->   "%A_2_load_24 = load float* %A_2_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2074 'load' 'A_2_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2075 [1/1] (0.00ns)   --->   "%A_3_addr_24 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex301_cast" [Group_5/sample.c:1857]   --->   Operation 2075 'getelementptr' 'A_3_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2076 [2/2] (1.75ns)   --->   "%A_3_load_24 = load float* %A_3_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2076 'load' 'A_3_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2077 [1/1] (0.00ns)   --->   "%A_4_addr_24 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex301_cast" [Group_5/sample.c:1857]   --->   Operation 2077 'getelementptr' 'A_4_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2078 [2/2] (1.75ns)   --->   "%A_4_load_24 = load float* %A_4_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2078 'load' 'A_4_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2079 [1/1] (0.00ns)   --->   "%A_5_addr_24 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex301_cast" [Group_5/sample.c:1857]   --->   Operation 2079 'getelementptr' 'A_5_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2080 [2/2] (1.75ns)   --->   "%A_5_load_24 = load float* %A_5_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2080 'load' 'A_5_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2081 [1/1] (0.00ns)   --->   "%A_6_addr_24 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex301_cast" [Group_5/sample.c:1857]   --->   Operation 2081 'getelementptr' 'A_6_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2082 [2/2] (1.75ns)   --->   "%A_6_load_24 = load float* %A_6_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2082 'load' 'A_6_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2083 [1/1] (0.00ns)   --->   "%A_7_addr_24 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex301_cast" [Group_5/sample.c:1857]   --->   Operation 2083 'getelementptr' 'A_7_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2084 [2/2] (1.75ns)   --->   "%A_7_load_24 = load float* %A_7_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2084 'load' 'A_7_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_367 : Operation 2085 [1/1] (0.00ns)   --->   "%newIndex174 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_5, i4 %tmp_154)" [Group_5/sample.c:1865]   --->   Operation 2085 'bitconcatenate' 'newIndex174' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2086 [1/1] (0.00ns)   --->   "%newIndex302_cast = zext i9 %newIndex174 to i64" [Group_5/sample.c:1865]   --->   Operation 2086 'zext' 'newIndex302_cast' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2087 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_66 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex302_cast" [Group_5/sample.c:1865]   --->   Operation 2087 'getelementptr' 'dense_13_kernel_arra_66' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2088 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_67 = load float* %dense_13_kernel_arra_66, align 4" [Group_5/sample.c:1865]   --->   Operation 2088 'load' 'dense_13_kernel_arra_67' <Predicate = (!exitcond_2_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 368 <SV = 22> <Delay = 3.58>
ST_368 : Operation 2089 [1/1] (0.00ns)   --->   "%arrayNo117 = zext i3 %tmp_585 to i64" [Group_5/sample.c:1865]   --->   Operation 2089 'zext' 'arrayNo117' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_368 : Operation 2090 [1/2] (1.75ns)   --->   "%A_0_load_24 = load float* %A_0_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2090 'load' 'A_0_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_368 : Operation 2091 [1/2] (1.75ns)   --->   "%A_1_load_24 = load float* %A_1_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2091 'load' 'A_1_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_368 : Operation 2092 [1/2] (1.75ns)   --->   "%A_2_load_24 = load float* %A_2_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2092 'load' 'A_2_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_368 : Operation 2093 [1/2] (1.75ns)   --->   "%A_3_load_24 = load float* %A_3_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2093 'load' 'A_3_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_368 : Operation 2094 [1/2] (1.75ns)   --->   "%A_4_load_24 = load float* %A_4_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2094 'load' 'A_4_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_368 : Operation 2095 [1/2] (1.75ns)   --->   "%A_5_load_24 = load float* %A_5_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2095 'load' 'A_5_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_368 : Operation 2096 [1/2] (1.75ns)   --->   "%A_6_load_24 = load float* %A_6_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2096 'load' 'A_6_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_368 : Operation 2097 [1/2] (1.75ns)   --->   "%A_7_load_24 = load float* %A_7_addr_24, align 4" [Group_5/sample.c:1857]   --->   Operation 2097 'load' 'A_7_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_368 : Operation 2098 [1/1] (1.83ns)   --->   "%tmp_382 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_24, float %A_1_load_24, float %A_2_load_24, float %A_3_load_24, float %A_4_load_24, float %A_5_load_24, float %A_6_load_24, float %A_7_load_24, i64 %arrayNo117)" [Group_5/sample.c:1857]   --->   Operation 2098 'mux' 'tmp_382' <Predicate = (!exitcond_2_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2099 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_67 = load float* %dense_13_kernel_arra_66, align 4" [Group_5/sample.c:1865]   --->   Operation 2099 'load' 'dense_13_kernel_arra_67' <Predicate = (!exitcond_2_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 369 <SV = 23> <Delay = 3.65>
ST_369 : Operation 2100 [5/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2100 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 24> <Delay = 3.65>
ST_370 : Operation 2101 [4/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2101 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 25> <Delay = 3.65>
ST_371 : Operation 2102 [3/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2102 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 26> <Delay = 3.65>
ST_372 : Operation 2103 [2/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2103 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 27> <Delay = 3.65>
ST_373 : Operation 2104 [1/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2104 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 28> <Delay = 3.29>
ST_374 : Operation 2105 [8/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2105 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 29> <Delay = 3.29>
ST_375 : Operation 2106 [7/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2106 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 30> <Delay = 3.29>
ST_376 : Operation 2107 [6/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2107 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 31> <Delay = 3.29>
ST_377 : Operation 2108 [5/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2108 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 32> <Delay = 3.29>
ST_378 : Operation 2109 [4/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2109 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 33> <Delay = 3.29>
ST_379 : Operation 2110 [3/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2110 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 34> <Delay = 3.29>
ST_380 : Operation 2111 [2/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2111 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 35> <Delay = 3.29>
ST_381 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp_360 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2112 'specregionbegin' 'tmp_360' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_381 : Operation 2113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2113 'specpipeline' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_381 : Operation 2114 [1/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2114 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 2115 [1/1] (0.00ns)   --->   "%empty_292 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_360)" [Group_5/sample.c:1870]   --->   Operation 2115 'specregionend' 'empty_292' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_381 : Operation 2116 [1/1] (0.00ns)   --->   "br label %54" [Group_5/sample.c:1865]   --->   Operation 2116 'br' <Predicate = (!exitcond_2_5)> <Delay = 0.00>

State 382 <SV = 22> <Delay = 2.77>
ST_382 : Operation 2117 [1/1] (0.00ns)   --->   "%j_14_2_8 = or i7 %tmp_559, 6" [Group_5/sample.c:1860]   --->   Operation 2117 'or' 'j_14_2_8' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2118 [1/1] (0.00ns)   --->   "%j_14_2_16_cast = zext i7 %j_14_2_8 to i64" [Group_5/sample.c:1860]   --->   Operation 2118 'zext' 'j_14_2_16_cast' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2119 [1/1] (0.00ns)   --->   "%d_addr_89 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_16_cast" [Group_5/sample.c:1862]   --->   Operation 2119 'getelementptr' 'd_addr_89' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2120 [2/2] (2.77ns)   --->   "%d_load_89 = load float* %d_addr_89, align 4" [Group_5/sample.c:1862]   --->   Operation 2120 'load' 'd_load_89' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 383 <SV = 23> <Delay = 2.77>
ST_383 : Operation 2121 [1/1] (0.00ns)   --->   "%C_5_addr_2 = getelementptr [16 x float]* %C_5, i64 0, i64 %newIndex174_cast" [Group_5/sample.c:1871]   --->   Operation 2121 'getelementptr' 'C_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 2122 [1/1] (1.75ns)   --->   "store float %sum1_2_5, float* %C_5_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2122 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_383 : Operation 2123 [1/2] (2.77ns)   --->   "%d_load_89 = load float* %d_addr_89, align 4" [Group_5/sample.c:1862]   --->   Operation 2123 'load' 'd_load_89' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_383 : Operation 2124 [1/1] (1.35ns)   --->   "br label %56" [Group_5/sample.c:1865]   --->   Operation 2124 'br' <Predicate = true> <Delay = 1.35>

State 384 <SV = 24> <Delay = 3.48>
ST_384 : Operation 2125 [1/1] (0.00ns)   --->   "%sum1_2_6 = phi float [ %d_load_89, %branch85 ], [ %sum_1_2_6, %57 ]" [Group_5/sample.c:1862]   --->   Operation 2125 'phi' 'sum1_2_6' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2126 [1/1] (0.00ns)   --->   "%k_214_6 = phi i5 [ 0, %branch85 ], [ %k_2_2_6, %57 ]" [Group_5/sample.c:1865]   --->   Operation 2126 'phi' 'k_214_6' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2127 [1/1] (1.21ns)   --->   "%exitcond_2_6 = icmp eq i5 %k_214_6, -12" [Group_5/sample.c:1865]   --->   Operation 2127 'icmp' 'exitcond_2_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 2128 [1/1] (0.00ns)   --->   "%empty_293 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2128 'speclooptripcount' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2129 [1/1] (1.54ns)   --->   "%k_2_2_6 = add i5 %k_214_6, 1" [Group_5/sample.c:1865]   --->   Operation 2129 'add' 'k_2_2_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 2130 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_6, label %branch78, label %57" [Group_5/sample.c:1865]   --->   Operation 2130 'br' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2131 [1/1] (0.00ns)   --->   "%k_214_6_cast = zext i5 %k_214_6 to i9" [Group_5/sample.c:1865]   --->   Operation 2131 'zext' 'k_214_6_cast' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_588 = trunc i5 %k_214_6 to i3" [Group_5/sample.c:1865]   --->   Operation 2132 'trunc' 'tmp_588' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2133 [1/1] (1.73ns)   --->   "%sum5_2_6 = add i9 %inneridx_2, %k_214_6_cast" [Group_5/sample.c:1857]   --->   Operation 2133 'add' 'sum5_2_6' <Predicate = (!exitcond_2_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 2134 [1/1] (0.00ns)   --->   "%newIndex179 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_6, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2134 'partselect' 'newIndex179' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2135 [1/1] (0.00ns)   --->   "%newIndex307_cast = zext i6 %newIndex179 to i64" [Group_5/sample.c:1857]   --->   Operation 2135 'zext' 'newIndex307_cast' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2136 [1/1] (0.00ns)   --->   "%A_0_addr_27 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex307_cast" [Group_5/sample.c:1857]   --->   Operation 2136 'getelementptr' 'A_0_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2137 [2/2] (1.75ns)   --->   "%A_0_load_27 = load float* %A_0_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2137 'load' 'A_0_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_384 : Operation 2138 [1/1] (0.00ns)   --->   "%A_1_addr_27 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex307_cast" [Group_5/sample.c:1857]   --->   Operation 2138 'getelementptr' 'A_1_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2139 [2/2] (1.75ns)   --->   "%A_1_load_27 = load float* %A_1_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2139 'load' 'A_1_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_384 : Operation 2140 [1/1] (0.00ns)   --->   "%A_2_addr_27 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex307_cast" [Group_5/sample.c:1857]   --->   Operation 2140 'getelementptr' 'A_2_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2141 [2/2] (1.75ns)   --->   "%A_2_load_27 = load float* %A_2_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2141 'load' 'A_2_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_384 : Operation 2142 [1/1] (0.00ns)   --->   "%A_3_addr_27 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex307_cast" [Group_5/sample.c:1857]   --->   Operation 2142 'getelementptr' 'A_3_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2143 [2/2] (1.75ns)   --->   "%A_3_load_27 = load float* %A_3_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2143 'load' 'A_3_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_384 : Operation 2144 [1/1] (0.00ns)   --->   "%A_4_addr_27 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex307_cast" [Group_5/sample.c:1857]   --->   Operation 2144 'getelementptr' 'A_4_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2145 [2/2] (1.75ns)   --->   "%A_4_load_27 = load float* %A_4_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2145 'load' 'A_4_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_384 : Operation 2146 [1/1] (0.00ns)   --->   "%A_5_addr_27 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex307_cast" [Group_5/sample.c:1857]   --->   Operation 2146 'getelementptr' 'A_5_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2147 [2/2] (1.75ns)   --->   "%A_5_load_27 = load float* %A_5_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2147 'load' 'A_5_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_384 : Operation 2148 [1/1] (0.00ns)   --->   "%A_6_addr_27 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex307_cast" [Group_5/sample.c:1857]   --->   Operation 2148 'getelementptr' 'A_6_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2149 [2/2] (1.75ns)   --->   "%A_6_load_27 = load float* %A_6_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2149 'load' 'A_6_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_384 : Operation 2150 [1/1] (0.00ns)   --->   "%A_7_addr_27 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex307_cast" [Group_5/sample.c:1857]   --->   Operation 2150 'getelementptr' 'A_7_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2151 [2/2] (1.75ns)   --->   "%A_7_load_27 = load float* %A_7_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2151 'load' 'A_7_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_384 : Operation 2152 [1/1] (0.00ns)   --->   "%newIndex180 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_6, i4 %tmp_154)" [Group_5/sample.c:1865]   --->   Operation 2152 'bitconcatenate' 'newIndex180' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2153 [1/1] (0.00ns)   --->   "%newIndex308_cast = zext i9 %newIndex180 to i64" [Group_5/sample.c:1865]   --->   Operation 2153 'zext' 'newIndex308_cast' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2154 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_68 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex308_cast" [Group_5/sample.c:1865]   --->   Operation 2154 'getelementptr' 'dense_13_kernel_arra_68' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2155 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_69 = load float* %dense_13_kernel_arra_68, align 4" [Group_5/sample.c:1865]   --->   Operation 2155 'load' 'dense_13_kernel_arra_69' <Predicate = (!exitcond_2_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 385 <SV = 25> <Delay = 3.58>
ST_385 : Operation 2156 [1/1] (0.00ns)   --->   "%arrayNo120 = zext i3 %tmp_588 to i64" [Group_5/sample.c:1865]   --->   Operation 2156 'zext' 'arrayNo120' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_385 : Operation 2157 [1/2] (1.75ns)   --->   "%A_0_load_27 = load float* %A_0_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2157 'load' 'A_0_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_385 : Operation 2158 [1/2] (1.75ns)   --->   "%A_1_load_27 = load float* %A_1_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2158 'load' 'A_1_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_385 : Operation 2159 [1/2] (1.75ns)   --->   "%A_2_load_27 = load float* %A_2_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2159 'load' 'A_2_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_385 : Operation 2160 [1/2] (1.75ns)   --->   "%A_3_load_27 = load float* %A_3_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2160 'load' 'A_3_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_385 : Operation 2161 [1/2] (1.75ns)   --->   "%A_4_load_27 = load float* %A_4_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2161 'load' 'A_4_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_385 : Operation 2162 [1/2] (1.75ns)   --->   "%A_5_load_27 = load float* %A_5_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2162 'load' 'A_5_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_385 : Operation 2163 [1/2] (1.75ns)   --->   "%A_6_load_27 = load float* %A_6_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2163 'load' 'A_6_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_385 : Operation 2164 [1/2] (1.75ns)   --->   "%A_7_load_27 = load float* %A_7_addr_27, align 4" [Group_5/sample.c:1857]   --->   Operation 2164 'load' 'A_7_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_385 : Operation 2165 [1/1] (1.83ns)   --->   "%tmp_385 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_27, float %A_1_load_27, float %A_2_load_27, float %A_3_load_27, float %A_4_load_27, float %A_5_load_27, float %A_6_load_27, float %A_7_load_27, i64 %arrayNo120)" [Group_5/sample.c:1857]   --->   Operation 2165 'mux' 'tmp_385' <Predicate = (!exitcond_2_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 2166 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_69 = load float* %dense_13_kernel_arra_68, align 4" [Group_5/sample.c:1865]   --->   Operation 2166 'load' 'dense_13_kernel_arra_69' <Predicate = (!exitcond_2_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 386 <SV = 26> <Delay = 3.65>
ST_386 : Operation 2167 [5/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2167 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 27> <Delay = 3.65>
ST_387 : Operation 2168 [4/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2168 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 28> <Delay = 3.65>
ST_388 : Operation 2169 [3/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2169 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 29> <Delay = 3.65>
ST_389 : Operation 2170 [2/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2170 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 30> <Delay = 3.65>
ST_390 : Operation 2171 [1/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2171 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 31> <Delay = 3.29>
ST_391 : Operation 2172 [8/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2172 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 32> <Delay = 3.29>
ST_392 : Operation 2173 [7/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2173 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 33> <Delay = 3.29>
ST_393 : Operation 2174 [6/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2174 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 34> <Delay = 3.29>
ST_394 : Operation 2175 [5/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2175 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 35> <Delay = 3.29>
ST_395 : Operation 2176 [4/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2176 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 36> <Delay = 3.29>
ST_396 : Operation 2177 [3/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2177 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 37> <Delay = 3.29>
ST_397 : Operation 2178 [2/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2178 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 38> <Delay = 3.29>
ST_398 : Operation 2179 [1/1] (0.00ns)   --->   "%tmp_366 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2179 'specregionbegin' 'tmp_366' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_398 : Operation 2180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2180 'specpipeline' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_398 : Operation 2181 [1/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2181 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2182 [1/1] (0.00ns)   --->   "%empty_294 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_366)" [Group_5/sample.c:1870]   --->   Operation 2182 'specregionend' 'empty_294' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_398 : Operation 2183 [1/1] (0.00ns)   --->   "br label %56" [Group_5/sample.c:1865]   --->   Operation 2183 'br' <Predicate = (!exitcond_2_6)> <Delay = 0.00>

State 399 <SV = 25> <Delay = 2.77>
ST_399 : Operation 2184 [1/1] (0.00ns)   --->   "%j_14_2_9 = or i7 %tmp_559, 7" [Group_5/sample.c:1860]   --->   Operation 2184 'or' 'j_14_2_9' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2185 [1/1] (0.00ns)   --->   "%j_14_2_17_cast = zext i7 %j_14_2_9 to i64" [Group_5/sample.c:1860]   --->   Operation 2185 'zext' 'j_14_2_17_cast' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2186 [1/1] (0.00ns)   --->   "%d_addr_91 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_17_cast" [Group_5/sample.c:1862]   --->   Operation 2186 'getelementptr' 'd_addr_91' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2187 [2/2] (2.77ns)   --->   "%d_load_91 = load float* %d_addr_91, align 4" [Group_5/sample.c:1862]   --->   Operation 2187 'load' 'd_load_91' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 400 <SV = 26> <Delay = 2.77>
ST_400 : Operation 2188 [1/1] (0.00ns)   --->   "%C_6_addr_2 = getelementptr [16 x float]* %C_6, i64 0, i64 %newIndex174_cast" [Group_5/sample.c:1871]   --->   Operation 2188 'getelementptr' 'C_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 2189 [1/1] (1.75ns)   --->   "store float %sum1_2_6, float* %C_6_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2189 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_400 : Operation 2190 [1/2] (2.77ns)   --->   "%d_load_91 = load float* %d_addr_91, align 4" [Group_5/sample.c:1862]   --->   Operation 2190 'load' 'd_load_91' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_400 : Operation 2191 [1/1] (1.35ns)   --->   "br label %58" [Group_5/sample.c:1865]   --->   Operation 2191 'br' <Predicate = true> <Delay = 1.35>

State 401 <SV = 27> <Delay = 3.48>
ST_401 : Operation 2192 [1/1] (0.00ns)   --->   "%sum1_2_7 = phi float [ %d_load_91, %branch78 ], [ %sum_1_2_7, %59 ]" [Group_5/sample.c:1862]   --->   Operation 2192 'phi' 'sum1_2_7' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2193 [1/1] (0.00ns)   --->   "%k_214_7 = phi i5 [ 0, %branch78 ], [ %k_2_2_7, %59 ]" [Group_5/sample.c:1865]   --->   Operation 2193 'phi' 'k_214_7' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2194 [1/1] (1.21ns)   --->   "%exitcond_2_7 = icmp eq i5 %k_214_7, -12" [Group_5/sample.c:1865]   --->   Operation 2194 'icmp' 'exitcond_2_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2195 [1/1] (0.00ns)   --->   "%empty_295 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2195 'speclooptripcount' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2196 [1/1] (1.54ns)   --->   "%k_2_2_7 = add i5 %k_214_7, 1" [Group_5/sample.c:1865]   --->   Operation 2196 'add' 'k_2_2_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2197 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_7, label %branch71, label %59" [Group_5/sample.c:1865]   --->   Operation 2197 'br' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2198 [1/1] (0.00ns)   --->   "%k_214_7_cast = zext i5 %k_214_7 to i9" [Group_5/sample.c:1865]   --->   Operation 2198 'zext' 'k_214_7_cast' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_590 = trunc i5 %k_214_7 to i3" [Group_5/sample.c:1865]   --->   Operation 2199 'trunc' 'tmp_590' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2200 [1/1] (1.73ns)   --->   "%sum5_2_7 = add i9 %inneridx_2, %k_214_7_cast" [Group_5/sample.c:1857]   --->   Operation 2200 'add' 'sum5_2_7' <Predicate = (!exitcond_2_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2201 [1/1] (0.00ns)   --->   "%newIndex183 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_7, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2201 'partselect' 'newIndex183' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2202 [1/1] (0.00ns)   --->   "%newIndex311_cast = zext i6 %newIndex183 to i64" [Group_5/sample.c:1857]   --->   Operation 2202 'zext' 'newIndex311_cast' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2203 [1/1] (0.00ns)   --->   "%A_0_addr_29 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex311_cast" [Group_5/sample.c:1857]   --->   Operation 2203 'getelementptr' 'A_0_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2204 [2/2] (1.75ns)   --->   "%A_0_load_29 = load float* %A_0_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2204 'load' 'A_0_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_401 : Operation 2205 [1/1] (0.00ns)   --->   "%A_1_addr_29 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex311_cast" [Group_5/sample.c:1857]   --->   Operation 2205 'getelementptr' 'A_1_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2206 [2/2] (1.75ns)   --->   "%A_1_load_29 = load float* %A_1_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2206 'load' 'A_1_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_401 : Operation 2207 [1/1] (0.00ns)   --->   "%A_2_addr_29 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex311_cast" [Group_5/sample.c:1857]   --->   Operation 2207 'getelementptr' 'A_2_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2208 [2/2] (1.75ns)   --->   "%A_2_load_29 = load float* %A_2_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2208 'load' 'A_2_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_401 : Operation 2209 [1/1] (0.00ns)   --->   "%A_3_addr_29 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex311_cast" [Group_5/sample.c:1857]   --->   Operation 2209 'getelementptr' 'A_3_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2210 [2/2] (1.75ns)   --->   "%A_3_load_29 = load float* %A_3_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2210 'load' 'A_3_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_401 : Operation 2211 [1/1] (0.00ns)   --->   "%A_4_addr_29 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex311_cast" [Group_5/sample.c:1857]   --->   Operation 2211 'getelementptr' 'A_4_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2212 [2/2] (1.75ns)   --->   "%A_4_load_29 = load float* %A_4_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2212 'load' 'A_4_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_401 : Operation 2213 [1/1] (0.00ns)   --->   "%A_5_addr_29 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex311_cast" [Group_5/sample.c:1857]   --->   Operation 2213 'getelementptr' 'A_5_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2214 [2/2] (1.75ns)   --->   "%A_5_load_29 = load float* %A_5_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2214 'load' 'A_5_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_401 : Operation 2215 [1/1] (0.00ns)   --->   "%A_6_addr_29 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex311_cast" [Group_5/sample.c:1857]   --->   Operation 2215 'getelementptr' 'A_6_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2216 [2/2] (1.75ns)   --->   "%A_6_load_29 = load float* %A_6_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2216 'load' 'A_6_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_401 : Operation 2217 [1/1] (0.00ns)   --->   "%A_7_addr_29 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex311_cast" [Group_5/sample.c:1857]   --->   Operation 2217 'getelementptr' 'A_7_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2218 [2/2] (1.75ns)   --->   "%A_7_load_29 = load float* %A_7_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2218 'load' 'A_7_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_401 : Operation 2219 [1/1] (0.00ns)   --->   "%newIndex184 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_7, i4 %tmp_154)" [Group_5/sample.c:1865]   --->   Operation 2219 'bitconcatenate' 'newIndex184' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2220 [1/1] (0.00ns)   --->   "%newIndex312_cast = zext i9 %newIndex184 to i64" [Group_5/sample.c:1865]   --->   Operation 2220 'zext' 'newIndex312_cast' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2221 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_70 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex312_cast" [Group_5/sample.c:1865]   --->   Operation 2221 'getelementptr' 'dense_13_kernel_arra_70' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2222 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_71 = load float* %dense_13_kernel_arra_70, align 4" [Group_5/sample.c:1865]   --->   Operation 2222 'load' 'dense_13_kernel_arra_71' <Predicate = (!exitcond_2_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 402 <SV = 28> <Delay = 3.58>
ST_402 : Operation 2223 [1/1] (0.00ns)   --->   "%arrayNo122 = zext i3 %tmp_590 to i64" [Group_5/sample.c:1865]   --->   Operation 2223 'zext' 'arrayNo122' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_402 : Operation 2224 [1/2] (1.75ns)   --->   "%A_0_load_29 = load float* %A_0_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2224 'load' 'A_0_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_402 : Operation 2225 [1/2] (1.75ns)   --->   "%A_1_load_29 = load float* %A_1_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2225 'load' 'A_1_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_402 : Operation 2226 [1/2] (1.75ns)   --->   "%A_2_load_29 = load float* %A_2_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2226 'load' 'A_2_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_402 : Operation 2227 [1/2] (1.75ns)   --->   "%A_3_load_29 = load float* %A_3_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2227 'load' 'A_3_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_402 : Operation 2228 [1/2] (1.75ns)   --->   "%A_4_load_29 = load float* %A_4_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2228 'load' 'A_4_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_402 : Operation 2229 [1/2] (1.75ns)   --->   "%A_5_load_29 = load float* %A_5_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2229 'load' 'A_5_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_402 : Operation 2230 [1/2] (1.75ns)   --->   "%A_6_load_29 = load float* %A_6_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2230 'load' 'A_6_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_402 : Operation 2231 [1/2] (1.75ns)   --->   "%A_7_load_29 = load float* %A_7_addr_29, align 4" [Group_5/sample.c:1857]   --->   Operation 2231 'load' 'A_7_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_402 : Operation 2232 [1/1] (1.83ns)   --->   "%tmp_387 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_29, float %A_1_load_29, float %A_2_load_29, float %A_3_load_29, float %A_4_load_29, float %A_5_load_29, float %A_6_load_29, float %A_7_load_29, i64 %arrayNo122)" [Group_5/sample.c:1857]   --->   Operation 2232 'mux' 'tmp_387' <Predicate = (!exitcond_2_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 2233 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_71 = load float* %dense_13_kernel_arra_70, align 4" [Group_5/sample.c:1865]   --->   Operation 2233 'load' 'dense_13_kernel_arra_71' <Predicate = (!exitcond_2_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 403 <SV = 29> <Delay = 3.65>
ST_403 : Operation 2234 [5/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2234 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 30> <Delay = 3.65>
ST_404 : Operation 2235 [4/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2235 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 31> <Delay = 3.65>
ST_405 : Operation 2236 [3/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2236 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 32> <Delay = 3.65>
ST_406 : Operation 2237 [2/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2237 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 33> <Delay = 3.65>
ST_407 : Operation 2238 [1/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2238 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 34> <Delay = 3.29>
ST_408 : Operation 2239 [8/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2239 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 35> <Delay = 3.29>
ST_409 : Operation 2240 [7/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2240 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 36> <Delay = 3.29>
ST_410 : Operation 2241 [6/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2241 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 37> <Delay = 3.29>
ST_411 : Operation 2242 [5/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2242 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 38> <Delay = 3.29>
ST_412 : Operation 2243 [4/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2243 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 39> <Delay = 3.29>
ST_413 : Operation 2244 [3/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2244 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 40> <Delay = 3.29>
ST_414 : Operation 2245 [2/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2245 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 41> <Delay = 3.29>
ST_415 : Operation 2246 [1/1] (0.00ns)   --->   "%tmp_370 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2246 'specregionbegin' 'tmp_370' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_415 : Operation 2247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2247 'specpipeline' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_415 : Operation 2248 [1/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2248 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 2249 [1/1] (0.00ns)   --->   "%empty_296 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_370)" [Group_5/sample.c:1870]   --->   Operation 2249 'specregionend' 'empty_296' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_415 : Operation 2250 [1/1] (0.00ns)   --->   "br label %58" [Group_5/sample.c:1865]   --->   Operation 2250 'br' <Predicate = (!exitcond_2_7)> <Delay = 0.00>

State 416 <SV = 28> <Delay = 1.75>
ST_416 : Operation 2251 [1/1] (0.00ns)   --->   "%C_7_addr_2 = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex174_cast" [Group_5/sample.c:1871]   --->   Operation 2251 'getelementptr' 'C_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2252 [1/1] (1.75ns)   --->   "store float %sum1_2_7, float* %C_7_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2252 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_416 : Operation 2253 [1/1] (1.71ns)   --->   "%j_14_2_7 = add i8 %j_2, 8" [Group_5/sample.c:1860]   --->   Operation 2253 'add' 'j_14_2_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 2254 [1/1] (0.00ns)   --->   "br label %42" [Group_5/sample.c:1860]   --->   Operation 2254 'br' <Predicate = true> <Delay = 0.00>

State 417 <SV = 5> <Delay = 2.99>
ST_417 : Operation 2255 [1/1] (0.00ns)   --->   "%j_3 = phi i8 [ 0, %81 ], [ %j_14_3_7, %branch7 ]" [Group_5/sample.c:1860]   --->   Operation 2255 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2256 [1/1] (1.24ns)   --->   "%exitcond1_3 = icmp eq i8 %j_3, -128" [Group_5/sample.c:1860]   --->   Operation 2256 'icmp' 'exitcond1_3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 2257 [1/1] (0.00ns)   --->   "%empty_297 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2257 'speclooptripcount' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2258 [1/1] (0.00ns)   --->   "br i1 %exitcond1_3, label %80, label %63" [Group_5/sample.c:1860]   --->   Operation 2258 'br' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2259 [1/1] (0.00ns)   --->   "%j_3_cast9 = zext i8 %j_3 to i64" [Group_5/sample.c:1860]   --->   Operation 2259 'zext' 'j_3_cast9' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_417 : Operation 2260 [1/1] (0.00ns)   --->   "%d_addr_72 = getelementptr [128 x float]* %d, i64 0, i64 %j_3_cast9" [Group_5/sample.c:1862]   --->   Operation 2260 'getelementptr' 'd_addr_72' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_417 : Operation 2261 [2/2] (2.77ns)   --->   "%d_load_72 = load float* %d_addr_72, align 4" [Group_5/sample.c:1862]   --->   Operation 2261 'load' 'd_load_72' <Predicate = (!exitcond1_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_417 : Operation 2262 [1/1] (2.99ns)   --->   "%i_33_3 = add i64 %i, 4" [Group_5/sample.c:1855]   --->   Operation 2262 'add' 'i_33_3' <Predicate = (exitcond1_3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 2263 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1855]   --->   Operation 2263 'br' <Predicate = (exitcond1_3)> <Delay = 0.00>

State 418 <SV = 6> <Delay = 2.77>
ST_418 : Operation 2264 [1/1] (0.00ns)   --->   "%j_3_cast7 = zext i8 %j_3 to i12" [Group_5/sample.c:1860]   --->   Operation 2264 'zext' 'j_3_cast7' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_566 = trunc i8 %j_3 to i7" [Group_5/sample.c:1860]   --->   Operation 2265 'trunc' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2266 [1/2] (2.77ns)   --->   "%d_load_72 = load float* %d_addr_72, align 4" [Group_5/sample.c:1862]   --->   Operation 2266 'load' 'd_load_72' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_418 : Operation 2267 [1/1] (1.35ns)   --->   "br label %64" [Group_5/sample.c:1865]   --->   Operation 2267 'br' <Predicate = true> <Delay = 1.35>

State 419 <SV = 7> <Delay = 1.77>
ST_419 : Operation 2268 [1/1] (0.00ns)   --->   "%sum1_3 = phi float [ %d_load_72, %63 ], [ %sum_1_3, %65 ]" [Group_5/sample.c:1862]   --->   Operation 2268 'phi' 'sum1_3' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2269 [1/1] (0.00ns)   --->   "%k_3 = phi i5 [ 0, %63 ], [ %k_2_3, %65 ]" [Group_5/sample.c:1865]   --->   Operation 2269 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2270 [1/1] (1.21ns)   --->   "%exitcond_3 = icmp eq i5 %k_3, -12" [Group_5/sample.c:1865]   --->   Operation 2270 'icmp' 'exitcond_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2271 [1/1] (0.00ns)   --->   "%empty_298 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2271 'speclooptripcount' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2272 [1/1] (1.54ns)   --->   "%k_2_3 = add i5 %k_3, 1" [Group_5/sample.c:1865]   --->   Operation 2272 'add' 'k_2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2273 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %branch56, label %65" [Group_5/sample.c:1865]   --->   Operation 2273 'br' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2274 [1/1] (0.00ns)   --->   "%k_3_cast = zext i5 %k_3 to i9" [Group_5/sample.c:1865]   --->   Operation 2274 'zext' 'k_3_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_419 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_571 = trunc i5 %k_3 to i3" [Group_5/sample.c:1865]   --->   Operation 2275 'trunc' 'tmp_571' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_419 : Operation 2276 [1/1] (1.73ns)   --->   "%sum5_3 = add i9 %k_3_cast, %inneridx_3" [Group_5/sample.c:1865]   --->   Operation 2276 'add' 'sum5_3' <Predicate = (!exitcond_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2277 [1/1] (0.00ns)   --->   "%newIndex145 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3, i32 3, i32 8)" [Group_5/sample.c:1865]   --->   Operation 2277 'partselect' 'newIndex145' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_419 : Operation 2278 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_3, i7 0)" [Group_5/sample.c:1868]   --->   Operation 2278 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_419 : Operation 2279 [1/1] (1.77ns)   --->   "%sum8_3 = add i12 %tmp_3, %j_3_cast7" [Group_5/sample.c:1868]   --->   Operation 2279 'add' 'sum8_3' <Predicate = (!exitcond_3)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2280 [1/1] (0.00ns)   --->   "%newIndex146 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sum8_3, i32 3, i32 11)" [Group_5/sample.c:1868]   --->   Operation 2280 'partselect' 'newIndex146' <Predicate = (!exitcond_3)> <Delay = 0.00>

State 420 <SV = 8> <Delay = 2.77>
ST_420 : Operation 2281 [1/1] (0.00ns)   --->   "%newIndex270_cast = zext i6 %newIndex145 to i64" [Group_5/sample.c:1865]   --->   Operation 2281 'zext' 'newIndex270_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2282 [1/1] (0.00ns)   --->   "%A_0_addr_10 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex270_cast" [Group_5/sample.c:1865]   --->   Operation 2282 'getelementptr' 'A_0_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2283 [2/2] (1.75ns)   --->   "%A_0_load_10 = load float* %A_0_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2283 'load' 'A_0_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_420 : Operation 2284 [1/1] (0.00ns)   --->   "%A_1_addr_10 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex270_cast" [Group_5/sample.c:1865]   --->   Operation 2284 'getelementptr' 'A_1_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2285 [2/2] (1.75ns)   --->   "%A_1_load_10 = load float* %A_1_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2285 'load' 'A_1_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_420 : Operation 2286 [1/1] (0.00ns)   --->   "%A_2_addr_10 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex270_cast" [Group_5/sample.c:1865]   --->   Operation 2286 'getelementptr' 'A_2_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2287 [2/2] (1.75ns)   --->   "%A_2_load_10 = load float* %A_2_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2287 'load' 'A_2_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_420 : Operation 2288 [1/1] (0.00ns)   --->   "%A_3_addr_10 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex270_cast" [Group_5/sample.c:1865]   --->   Operation 2288 'getelementptr' 'A_3_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2289 [2/2] (1.75ns)   --->   "%A_3_load_10 = load float* %A_3_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2289 'load' 'A_3_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_420 : Operation 2290 [1/1] (0.00ns)   --->   "%A_4_addr_10 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex270_cast" [Group_5/sample.c:1865]   --->   Operation 2290 'getelementptr' 'A_4_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2291 [2/2] (1.75ns)   --->   "%A_4_load_10 = load float* %A_4_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2291 'load' 'A_4_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_420 : Operation 2292 [1/1] (0.00ns)   --->   "%A_5_addr_10 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex270_cast" [Group_5/sample.c:1865]   --->   Operation 2292 'getelementptr' 'A_5_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2293 [2/2] (1.75ns)   --->   "%A_5_load_10 = load float* %A_5_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2293 'load' 'A_5_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_420 : Operation 2294 [1/1] (0.00ns)   --->   "%A_6_addr_10 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex270_cast" [Group_5/sample.c:1865]   --->   Operation 2294 'getelementptr' 'A_6_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2295 [2/2] (1.75ns)   --->   "%A_6_load_10 = load float* %A_6_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2295 'load' 'A_6_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_420 : Operation 2296 [1/1] (0.00ns)   --->   "%A_7_addr_10 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex270_cast" [Group_5/sample.c:1865]   --->   Operation 2296 'getelementptr' 'A_7_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2297 [2/2] (1.75ns)   --->   "%A_7_load_10 = load float* %A_7_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2297 'load' 'A_7_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_420 : Operation 2298 [1/1] (0.00ns)   --->   "%newIndex271_cast = zext i9 %newIndex146 to i64" [Group_5/sample.c:1868]   --->   Operation 2298 'zext' 'newIndex271_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2299 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_72 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex271_cast" [Group_5/sample.c:1868]   --->   Operation 2299 'getelementptr' 'dense_13_kernel_arra_72' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2300 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_73 = load float* %dense_13_kernel_arra_72, align 4" [Group_5/sample.c:1868]   --->   Operation 2300 'load' 'dense_13_kernel_arra_73' <Predicate = (!exitcond_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 421 <SV = 9> <Delay = 3.58>
ST_421 : Operation 2301 [1/1] (0.80ns)   --->   "%arrayNo_trunc18 = xor i3 %tmp_571, -4" [Group_5/sample.c:1865]   --->   Operation 2301 'xor' 'arrayNo_trunc18' <Predicate = (!exitcond_3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 2302 [1/1] (0.00ns)   --->   "%arrayNo103 = zext i3 %arrayNo_trunc18 to i64" [Group_5/sample.c:1865]   --->   Operation 2302 'zext' 'arrayNo103' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_421 : Operation 2303 [1/2] (1.75ns)   --->   "%A_0_load_10 = load float* %A_0_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2303 'load' 'A_0_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_421 : Operation 2304 [1/2] (1.75ns)   --->   "%A_1_load_10 = load float* %A_1_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2304 'load' 'A_1_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_421 : Operation 2305 [1/2] (1.75ns)   --->   "%A_2_load_10 = load float* %A_2_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2305 'load' 'A_2_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_421 : Operation 2306 [1/2] (1.75ns)   --->   "%A_3_load_10 = load float* %A_3_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2306 'load' 'A_3_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_421 : Operation 2307 [1/2] (1.75ns)   --->   "%A_4_load_10 = load float* %A_4_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2307 'load' 'A_4_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_421 : Operation 2308 [1/2] (1.75ns)   --->   "%A_5_load_10 = load float* %A_5_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2308 'load' 'A_5_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_421 : Operation 2309 [1/2] (1.75ns)   --->   "%A_6_load_10 = load float* %A_6_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2309 'load' 'A_6_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_421 : Operation 2310 [1/2] (1.75ns)   --->   "%A_7_load_10 = load float* %A_7_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2310 'load' 'A_7_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_421 : Operation 2311 [1/1] (1.83ns)   --->   "%tmp_361 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_10, float %A_1_load_10, float %A_2_load_10, float %A_3_load_10, float %A_4_load_10, float %A_5_load_10, float %A_6_load_10, float %A_7_load_10, i64 %arrayNo103)" [Group_5/sample.c:1865]   --->   Operation 2311 'mux' 'tmp_361' <Predicate = (!exitcond_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 2312 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_73 = load float* %dense_13_kernel_arra_72, align 4" [Group_5/sample.c:1868]   --->   Operation 2312 'load' 'dense_13_kernel_arra_73' <Predicate = (!exitcond_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 422 <SV = 10> <Delay = 3.65>
ST_422 : Operation 2313 [5/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2313 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 11> <Delay = 3.65>
ST_423 : Operation 2314 [4/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2314 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 12> <Delay = 3.65>
ST_424 : Operation 2315 [3/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2315 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 13> <Delay = 3.65>
ST_425 : Operation 2316 [2/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2316 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 14> <Delay = 3.65>
ST_426 : Operation 2317 [1/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2317 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 15> <Delay = 3.29>
ST_427 : Operation 2318 [8/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2318 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 16> <Delay = 3.29>
ST_428 : Operation 2319 [7/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2319 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 17> <Delay = 3.29>
ST_429 : Operation 2320 [6/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2320 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 18> <Delay = 3.29>
ST_430 : Operation 2321 [5/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2321 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 19> <Delay = 3.29>
ST_431 : Operation 2322 [4/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2322 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 20> <Delay = 3.29>
ST_432 : Operation 2323 [3/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2323 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 21> <Delay = 3.29>
ST_433 : Operation 2324 [2/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2324 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 22> <Delay = 3.29>
ST_434 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_332 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2325 'specregionbegin' 'tmp_332' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_434 : Operation 2326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2326 'specpipeline' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_434 : Operation 2327 [1/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2327 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 2328 [1/1] (0.00ns)   --->   "%empty_299 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_332)" [Group_5/sample.c:1870]   --->   Operation 2328 'specregionend' 'empty_299' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_434 : Operation 2329 [1/1] (0.00ns)   --->   "br label %64" [Group_5/sample.c:1865]   --->   Operation 2329 'br' <Predicate = (!exitcond_3)> <Delay = 0.00>

State 435 <SV = 8> <Delay = 2.77>
ST_435 : Operation 2330 [1/1] (0.00ns)   --->   "%j_14_3_s = or i7 %tmp_566, 1" [Group_5/sample.c:1860]   --->   Operation 2330 'or' 'j_14_3_s' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2331 [1/1] (0.00ns)   --->   "%j_14_3_cast = zext i7 %j_14_3_s to i64" [Group_5/sample.c:1860]   --->   Operation 2331 'zext' 'j_14_3_cast' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2332 [1/1] (0.00ns)   --->   "%d_addr_76 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_cast" [Group_5/sample.c:1862]   --->   Operation 2332 'getelementptr' 'd_addr_76' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2333 [2/2] (2.77ns)   --->   "%d_load_76 = load float* %d_addr_76, align 4" [Group_5/sample.c:1862]   --->   Operation 2333 'load' 'd_load_76' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 436 <SV = 9> <Delay = 2.77>
ST_436 : Operation 2334 [1/1] (0.80ns)   --->   "%sum2_3 = xor i8 %j_3, -128" [Group_5/sample.c:1860]   --->   Operation 2334 'xor' 'sum2_3' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_570 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum2_3, i32 3, i32 7)" [Group_5/sample.c:1860]   --->   Operation 2335 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2336 [1/1] (0.00ns)   --->   "%newIndex97 = sext i5 %tmp_570 to i6" [Group_5/sample.c:1860]   --->   Operation 2336 'sext' 'newIndex97' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2337 [1/1] (0.00ns)   --->   "%newIndex97_cast = zext i6 %newIndex97 to i64" [Group_5/sample.c:1860]   --->   Operation 2337 'zext' 'newIndex97_cast' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2338 [1/1] (0.00ns)   --->   "%C_0_addr_3 = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex97_cast" [Group_5/sample.c:1871]   --->   Operation 2338 'getelementptr' 'C_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2339 [1/1] (1.75ns)   --->   "store float %sum1_3, float* %C_0_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2339 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_436 : Operation 2340 [1/2] (2.77ns)   --->   "%d_load_76 = load float* %d_addr_76, align 4" [Group_5/sample.c:1862]   --->   Operation 2340 'load' 'd_load_76' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_436 : Operation 2341 [1/1] (1.35ns)   --->   "br label %66" [Group_5/sample.c:1865]   --->   Operation 2341 'br' <Predicate = true> <Delay = 1.35>

State 437 <SV = 10> <Delay = 3.48>
ST_437 : Operation 2342 [1/1] (0.00ns)   --->   "%sum1_3_1 = phi float [ %d_load_76, %branch56 ], [ %sum_1_3_1, %67 ]" [Group_5/sample.c:1862]   --->   Operation 2342 'phi' 'sum1_3_1' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2343 [1/1] (0.00ns)   --->   "%k_3_1 = phi i5 [ 0, %branch56 ], [ %k_2_3_1, %67 ]" [Group_5/sample.c:1865]   --->   Operation 2343 'phi' 'k_3_1' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2344 [1/1] (1.21ns)   --->   "%exitcond_3_1 = icmp eq i5 %k_3_1, -12" [Group_5/sample.c:1865]   --->   Operation 2344 'icmp' 'exitcond_3_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 2345 [1/1] (0.00ns)   --->   "%empty_300 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2345 'speclooptripcount' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2346 [1/1] (1.54ns)   --->   "%k_2_3_1 = add i5 %k_3_1, 1" [Group_5/sample.c:1865]   --->   Operation 2346 'add' 'k_2_3_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 2347 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_1, label %branch49, label %67" [Group_5/sample.c:1865]   --->   Operation 2347 'br' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2348 [1/1] (0.00ns)   --->   "%k_3_1_cast = zext i5 %k_3_1 to i9" [Group_5/sample.c:1865]   --->   Operation 2348 'zext' 'k_3_1_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_575 = trunc i5 %k_3_1 to i3" [Group_5/sample.c:1865]   --->   Operation 2349 'trunc' 'tmp_575' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2350 [1/1] (1.73ns)   --->   "%sum5_3_1 = add i9 %inneridx_3, %k_3_1_cast" [Group_5/sample.c:1857]   --->   Operation 2350 'add' 'sum5_3_1' <Predicate = (!exitcond_3_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 2351 [1/1] (0.00ns)   --->   "%newIndex153 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_1, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2351 'partselect' 'newIndex153' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2352 [1/1] (0.00ns)   --->   "%newIndex279_cast = zext i6 %newIndex153 to i64" [Group_5/sample.c:1857]   --->   Operation 2352 'zext' 'newIndex279_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2353 [1/1] (0.00ns)   --->   "%A_0_addr_14 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex279_cast" [Group_5/sample.c:1857]   --->   Operation 2353 'getelementptr' 'A_0_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2354 [2/2] (1.75ns)   --->   "%A_0_load_14 = load float* %A_0_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2354 'load' 'A_0_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_437 : Operation 2355 [1/1] (0.00ns)   --->   "%A_1_addr_14 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex279_cast" [Group_5/sample.c:1857]   --->   Operation 2355 'getelementptr' 'A_1_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2356 [2/2] (1.75ns)   --->   "%A_1_load_14 = load float* %A_1_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2356 'load' 'A_1_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_437 : Operation 2357 [1/1] (0.00ns)   --->   "%A_2_addr_14 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex279_cast" [Group_5/sample.c:1857]   --->   Operation 2357 'getelementptr' 'A_2_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2358 [2/2] (1.75ns)   --->   "%A_2_load_14 = load float* %A_2_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2358 'load' 'A_2_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_437 : Operation 2359 [1/1] (0.00ns)   --->   "%A_3_addr_14 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex279_cast" [Group_5/sample.c:1857]   --->   Operation 2359 'getelementptr' 'A_3_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2360 [2/2] (1.75ns)   --->   "%A_3_load_14 = load float* %A_3_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2360 'load' 'A_3_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_437 : Operation 2361 [1/1] (0.00ns)   --->   "%A_4_addr_14 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex279_cast" [Group_5/sample.c:1857]   --->   Operation 2361 'getelementptr' 'A_4_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2362 [2/2] (1.75ns)   --->   "%A_4_load_14 = load float* %A_4_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2362 'load' 'A_4_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_437 : Operation 2363 [1/1] (0.00ns)   --->   "%A_5_addr_14 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex279_cast" [Group_5/sample.c:1857]   --->   Operation 2363 'getelementptr' 'A_5_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2364 [2/2] (1.75ns)   --->   "%A_5_load_14 = load float* %A_5_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2364 'load' 'A_5_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_437 : Operation 2365 [1/1] (0.00ns)   --->   "%A_6_addr_14 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex279_cast" [Group_5/sample.c:1857]   --->   Operation 2365 'getelementptr' 'A_6_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2366 [2/2] (1.75ns)   --->   "%A_6_load_14 = load float* %A_6_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2366 'load' 'A_6_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_437 : Operation 2367 [1/1] (0.00ns)   --->   "%A_7_addr_14 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex279_cast" [Group_5/sample.c:1857]   --->   Operation 2367 'getelementptr' 'A_7_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2368 [2/2] (1.75ns)   --->   "%A_7_load_14 = load float* %A_7_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2368 'load' 'A_7_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_437 : Operation 2369 [1/1] (0.00ns)   --->   "%tmp_161 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_3, i32 3, i32 6)" [Group_5/sample.c:1860]   --->   Operation 2369 'partselect' 'tmp_161' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2370 [1/1] (0.00ns)   --->   "%newIndex154 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_1, i4 %tmp_161)" [Group_5/sample.c:1865]   --->   Operation 2370 'bitconcatenate' 'newIndex154' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2371 [1/1] (0.00ns)   --->   "%newIndex280_cast = zext i9 %newIndex154 to i64" [Group_5/sample.c:1865]   --->   Operation 2371 'zext' 'newIndex280_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2372 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_74 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex280_cast" [Group_5/sample.c:1865]   --->   Operation 2372 'getelementptr' 'dense_13_kernel_arra_74' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2373 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_75 = load float* %dense_13_kernel_arra_74, align 4" [Group_5/sample.c:1865]   --->   Operation 2373 'load' 'dense_13_kernel_arra_75' <Predicate = (!exitcond_3_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 438 <SV = 11> <Delay = 3.58>
ST_438 : Operation 2374 [1/1] (0.80ns)   --->   "%arrayNo_trunc20 = xor i3 %tmp_575, -4" [Group_5/sample.c:1865]   --->   Operation 2374 'xor' 'arrayNo_trunc20' <Predicate = (!exitcond_3_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 2375 [1/1] (0.00ns)   --->   "%arrayNo107 = zext i3 %arrayNo_trunc20 to i64" [Group_5/sample.c:1865]   --->   Operation 2375 'zext' 'arrayNo107' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_438 : Operation 2376 [1/2] (1.75ns)   --->   "%A_0_load_14 = load float* %A_0_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2376 'load' 'A_0_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_438 : Operation 2377 [1/2] (1.75ns)   --->   "%A_1_load_14 = load float* %A_1_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2377 'load' 'A_1_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_438 : Operation 2378 [1/2] (1.75ns)   --->   "%A_2_load_14 = load float* %A_2_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2378 'load' 'A_2_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_438 : Operation 2379 [1/2] (1.75ns)   --->   "%A_3_load_14 = load float* %A_3_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2379 'load' 'A_3_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_438 : Operation 2380 [1/2] (1.75ns)   --->   "%A_4_load_14 = load float* %A_4_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2380 'load' 'A_4_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_438 : Operation 2381 [1/2] (1.75ns)   --->   "%A_5_load_14 = load float* %A_5_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2381 'load' 'A_5_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_438 : Operation 2382 [1/2] (1.75ns)   --->   "%A_6_load_14 = load float* %A_6_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2382 'load' 'A_6_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_438 : Operation 2383 [1/2] (1.75ns)   --->   "%A_7_load_14 = load float* %A_7_addr_14, align 4" [Group_5/sample.c:1857]   --->   Operation 2383 'load' 'A_7_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_438 : Operation 2384 [1/1] (1.83ns)   --->   "%tmp_369 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_14, float %A_1_load_14, float %A_2_load_14, float %A_3_load_14, float %A_4_load_14, float %A_5_load_14, float %A_6_load_14, float %A_7_load_14, i64 %arrayNo107)" [Group_5/sample.c:1857]   --->   Operation 2384 'mux' 'tmp_369' <Predicate = (!exitcond_3_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 2385 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_75 = load float* %dense_13_kernel_arra_74, align 4" [Group_5/sample.c:1865]   --->   Operation 2385 'load' 'dense_13_kernel_arra_75' <Predicate = (!exitcond_3_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 439 <SV = 12> <Delay = 3.65>
ST_439 : Operation 2386 [5/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2386 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 13> <Delay = 3.65>
ST_440 : Operation 2387 [4/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2387 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 14> <Delay = 3.65>
ST_441 : Operation 2388 [3/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2388 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 15> <Delay = 3.65>
ST_442 : Operation 2389 [2/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2389 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 16> <Delay = 3.65>
ST_443 : Operation 2390 [1/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2390 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 17> <Delay = 3.29>
ST_444 : Operation 2391 [8/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2391 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 18> <Delay = 3.29>
ST_445 : Operation 2392 [7/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2392 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 19> <Delay = 3.29>
ST_446 : Operation 2393 [6/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2393 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 20> <Delay = 3.29>
ST_447 : Operation 2394 [5/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2394 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 21> <Delay = 3.29>
ST_448 : Operation 2395 [4/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2395 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 22> <Delay = 3.29>
ST_449 : Operation 2396 [3/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2396 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 23> <Delay = 3.29>
ST_450 : Operation 2397 [2/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2397 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 24> <Delay = 3.29>
ST_451 : Operation 2398 [1/1] (0.00ns)   --->   "%tmp_340 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2398 'specregionbegin' 'tmp_340' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_451 : Operation 2399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2399 'specpipeline' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_451 : Operation 2400 [1/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2400 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 2401 [1/1] (0.00ns)   --->   "%empty_301 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_340)" [Group_5/sample.c:1870]   --->   Operation 2401 'specregionend' 'empty_301' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_451 : Operation 2402 [1/1] (0.00ns)   --->   "br label %66" [Group_5/sample.c:1865]   --->   Operation 2402 'br' <Predicate = (!exitcond_3_1)> <Delay = 0.00>

State 452 <SV = 11> <Delay = 2.77>
ST_452 : Operation 2403 [1/1] (0.00ns)   --->   "%j_14_3_3 = or i7 %tmp_566, 2" [Group_5/sample.c:1860]   --->   Operation 2403 'or' 'j_14_3_3' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2404 [1/1] (0.00ns)   --->   "%j_14_3_12_cast = zext i7 %j_14_3_3 to i64" [Group_5/sample.c:1860]   --->   Operation 2404 'zext' 'j_14_3_12_cast' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2405 [1/1] (0.00ns)   --->   "%d_addr_80 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_12_cast" [Group_5/sample.c:1862]   --->   Operation 2405 'getelementptr' 'd_addr_80' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2406 [2/2] (2.77ns)   --->   "%d_load_80 = load float* %d_addr_80, align 4" [Group_5/sample.c:1862]   --->   Operation 2406 'load' 'd_load_80' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 453 <SV = 12> <Delay = 2.77>
ST_453 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_160 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_3, i32 3, i32 6)" [Group_5/sample.c:1860]   --->   Operation 2407 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2408 [1/1] (0.00ns)   --->   "%newIndex86 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 3, i4 %tmp_160)" [Group_5/sample.c:1860]   --->   Operation 2408 'bitconcatenate' 'newIndex86' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2409 [1/1] (0.00ns)   --->   "%newIndex86_cast = zext i9 %newIndex86 to i64" [Group_5/sample.c:1860]   --->   Operation 2409 'zext' 'newIndex86_cast' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2410 [1/1] (0.00ns)   --->   "%C_1_addr_3 = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2410 'getelementptr' 'C_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2411 [1/1] (1.75ns)   --->   "store float %sum1_3_1, float* %C_1_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2411 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_453 : Operation 2412 [1/2] (2.77ns)   --->   "%d_load_80 = load float* %d_addr_80, align 4" [Group_5/sample.c:1862]   --->   Operation 2412 'load' 'd_load_80' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_453 : Operation 2413 [1/1] (1.35ns)   --->   "br label %68" [Group_5/sample.c:1865]   --->   Operation 2413 'br' <Predicate = true> <Delay = 1.35>

State 454 <SV = 13> <Delay = 3.48>
ST_454 : Operation 2414 [1/1] (0.00ns)   --->   "%sum1_3_2 = phi float [ %d_load_80, %branch49 ], [ %sum_1_3_2, %69 ]" [Group_5/sample.c:1862]   --->   Operation 2414 'phi' 'sum1_3_2' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2415 [1/1] (0.00ns)   --->   "%k_3_2 = phi i5 [ 0, %branch49 ], [ %k_2_3_2, %69 ]" [Group_5/sample.c:1865]   --->   Operation 2415 'phi' 'k_3_2' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2416 [1/1] (1.21ns)   --->   "%exitcond_3_2 = icmp eq i5 %k_3_2, -12" [Group_5/sample.c:1865]   --->   Operation 2416 'icmp' 'exitcond_3_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2417 [1/1] (0.00ns)   --->   "%empty_302 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2417 'speclooptripcount' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2418 [1/1] (1.54ns)   --->   "%k_2_3_2 = add i5 %k_3_2, 1" [Group_5/sample.c:1865]   --->   Operation 2418 'add' 'k_2_3_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2419 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_2, label %branch42, label %69" [Group_5/sample.c:1865]   --->   Operation 2419 'br' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2420 [1/1] (0.00ns)   --->   "%k_3_2_cast = zext i5 %k_3_2 to i9" [Group_5/sample.c:1865]   --->   Operation 2420 'zext' 'k_3_2_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_579 = trunc i5 %k_3_2 to i3" [Group_5/sample.c:1865]   --->   Operation 2421 'trunc' 'tmp_579' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2422 [1/1] (1.73ns)   --->   "%sum5_3_2 = add i9 %inneridx_3, %k_3_2_cast" [Group_5/sample.c:1857]   --->   Operation 2422 'add' 'sum5_3_2' <Predicate = (!exitcond_3_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2423 [1/1] (0.00ns)   --->   "%newIndex161 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_2, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2423 'partselect' 'newIndex161' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2424 [1/1] (0.00ns)   --->   "%newIndex289_cast = zext i6 %newIndex161 to i64" [Group_5/sample.c:1857]   --->   Operation 2424 'zext' 'newIndex289_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2425 [1/1] (0.00ns)   --->   "%A_0_addr_18 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex289_cast" [Group_5/sample.c:1857]   --->   Operation 2425 'getelementptr' 'A_0_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2426 [2/2] (1.75ns)   --->   "%A_0_load_18 = load float* %A_0_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2426 'load' 'A_0_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_454 : Operation 2427 [1/1] (0.00ns)   --->   "%A_1_addr_18 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex289_cast" [Group_5/sample.c:1857]   --->   Operation 2427 'getelementptr' 'A_1_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2428 [2/2] (1.75ns)   --->   "%A_1_load_18 = load float* %A_1_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2428 'load' 'A_1_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_454 : Operation 2429 [1/1] (0.00ns)   --->   "%A_2_addr_18 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex289_cast" [Group_5/sample.c:1857]   --->   Operation 2429 'getelementptr' 'A_2_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2430 [2/2] (1.75ns)   --->   "%A_2_load_18 = load float* %A_2_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2430 'load' 'A_2_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_454 : Operation 2431 [1/1] (0.00ns)   --->   "%A_3_addr_18 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex289_cast" [Group_5/sample.c:1857]   --->   Operation 2431 'getelementptr' 'A_3_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2432 [2/2] (1.75ns)   --->   "%A_3_load_18 = load float* %A_3_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2432 'load' 'A_3_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_454 : Operation 2433 [1/1] (0.00ns)   --->   "%A_4_addr_18 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex289_cast" [Group_5/sample.c:1857]   --->   Operation 2433 'getelementptr' 'A_4_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2434 [2/2] (1.75ns)   --->   "%A_4_load_18 = load float* %A_4_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2434 'load' 'A_4_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_454 : Operation 2435 [1/1] (0.00ns)   --->   "%A_5_addr_18 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex289_cast" [Group_5/sample.c:1857]   --->   Operation 2435 'getelementptr' 'A_5_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2436 [2/2] (1.75ns)   --->   "%A_5_load_18 = load float* %A_5_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2436 'load' 'A_5_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_454 : Operation 2437 [1/1] (0.00ns)   --->   "%A_6_addr_18 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex289_cast" [Group_5/sample.c:1857]   --->   Operation 2437 'getelementptr' 'A_6_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2438 [2/2] (1.75ns)   --->   "%A_6_load_18 = load float* %A_6_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2438 'load' 'A_6_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_454 : Operation 2439 [1/1] (0.00ns)   --->   "%A_7_addr_18 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex289_cast" [Group_5/sample.c:1857]   --->   Operation 2439 'getelementptr' 'A_7_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2440 [2/2] (1.75ns)   --->   "%A_7_load_18 = load float* %A_7_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2440 'load' 'A_7_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_454 : Operation 2441 [1/1] (0.00ns)   --->   "%newIndex162 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_2, i4 %tmp_160)" [Group_5/sample.c:1865]   --->   Operation 2441 'bitconcatenate' 'newIndex162' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2442 [1/1] (0.00ns)   --->   "%newIndex290_cast = zext i9 %newIndex162 to i64" [Group_5/sample.c:1865]   --->   Operation 2442 'zext' 'newIndex290_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2443 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_76 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex290_cast" [Group_5/sample.c:1865]   --->   Operation 2443 'getelementptr' 'dense_13_kernel_arra_76' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2444 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_77 = load float* %dense_13_kernel_arra_76, align 4" [Group_5/sample.c:1865]   --->   Operation 2444 'load' 'dense_13_kernel_arra_77' <Predicate = (!exitcond_3_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 455 <SV = 14> <Delay = 3.58>
ST_455 : Operation 2445 [1/1] (0.80ns)   --->   "%arrayNo_trunc22 = xor i3 %tmp_579, -4" [Group_5/sample.c:1865]   --->   Operation 2445 'xor' 'arrayNo_trunc22' <Predicate = (!exitcond_3_2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 2446 [1/1] (0.00ns)   --->   "%arrayNo111 = zext i3 %arrayNo_trunc22 to i64" [Group_5/sample.c:1865]   --->   Operation 2446 'zext' 'arrayNo111' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_455 : Operation 2447 [1/2] (1.75ns)   --->   "%A_0_load_18 = load float* %A_0_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2447 'load' 'A_0_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_455 : Operation 2448 [1/2] (1.75ns)   --->   "%A_1_load_18 = load float* %A_1_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2448 'load' 'A_1_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_455 : Operation 2449 [1/2] (1.75ns)   --->   "%A_2_load_18 = load float* %A_2_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2449 'load' 'A_2_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_455 : Operation 2450 [1/2] (1.75ns)   --->   "%A_3_load_18 = load float* %A_3_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2450 'load' 'A_3_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_455 : Operation 2451 [1/2] (1.75ns)   --->   "%A_4_load_18 = load float* %A_4_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2451 'load' 'A_4_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_455 : Operation 2452 [1/2] (1.75ns)   --->   "%A_5_load_18 = load float* %A_5_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2452 'load' 'A_5_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_455 : Operation 2453 [1/2] (1.75ns)   --->   "%A_6_load_18 = load float* %A_6_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2453 'load' 'A_6_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_455 : Operation 2454 [1/2] (1.75ns)   --->   "%A_7_load_18 = load float* %A_7_addr_18, align 4" [Group_5/sample.c:1857]   --->   Operation 2454 'load' 'A_7_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_455 : Operation 2455 [1/1] (1.83ns)   --->   "%tmp_376 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_18, float %A_1_load_18, float %A_2_load_18, float %A_3_load_18, float %A_4_load_18, float %A_5_load_18, float %A_6_load_18, float %A_7_load_18, i64 %arrayNo111)" [Group_5/sample.c:1857]   --->   Operation 2455 'mux' 'tmp_376' <Predicate = (!exitcond_3_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 2456 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_77 = load float* %dense_13_kernel_arra_76, align 4" [Group_5/sample.c:1865]   --->   Operation 2456 'load' 'dense_13_kernel_arra_77' <Predicate = (!exitcond_3_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 456 <SV = 15> <Delay = 3.65>
ST_456 : Operation 2457 [5/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2457 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 16> <Delay = 3.65>
ST_457 : Operation 2458 [4/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2458 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 17> <Delay = 3.65>
ST_458 : Operation 2459 [3/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2459 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 18> <Delay = 3.65>
ST_459 : Operation 2460 [2/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2460 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 19> <Delay = 3.65>
ST_460 : Operation 2461 [1/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2461 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 20> <Delay = 3.29>
ST_461 : Operation 2462 [8/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2462 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 21> <Delay = 3.29>
ST_462 : Operation 2463 [7/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2463 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 22> <Delay = 3.29>
ST_463 : Operation 2464 [6/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2464 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 23> <Delay = 3.29>
ST_464 : Operation 2465 [5/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2465 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 24> <Delay = 3.29>
ST_465 : Operation 2466 [4/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2466 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 25> <Delay = 3.29>
ST_466 : Operation 2467 [3/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2467 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 26> <Delay = 3.29>
ST_467 : Operation 2468 [2/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2468 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 27> <Delay = 3.29>
ST_468 : Operation 2469 [1/1] (0.00ns)   --->   "%tmp_348 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2469 'specregionbegin' 'tmp_348' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_468 : Operation 2470 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2470 'specpipeline' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_468 : Operation 2471 [1/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2471 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 2472 [1/1] (0.00ns)   --->   "%empty_303 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_348)" [Group_5/sample.c:1870]   --->   Operation 2472 'specregionend' 'empty_303' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_468 : Operation 2473 [1/1] (0.00ns)   --->   "br label %68" [Group_5/sample.c:1865]   --->   Operation 2473 'br' <Predicate = (!exitcond_3_2)> <Delay = 0.00>

State 469 <SV = 14> <Delay = 2.77>
ST_469 : Operation 2474 [1/1] (0.00ns)   --->   "%j_14_3_4 = or i7 %tmp_566, 3" [Group_5/sample.c:1860]   --->   Operation 2474 'or' 'j_14_3_4' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 2475 [1/1] (0.00ns)   --->   "%j_14_3_13_cast = zext i7 %j_14_3_4 to i64" [Group_5/sample.c:1860]   --->   Operation 2475 'zext' 'j_14_3_13_cast' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 2476 [1/1] (0.00ns)   --->   "%d_addr_84 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_13_cast" [Group_5/sample.c:1862]   --->   Operation 2476 'getelementptr' 'd_addr_84' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 2477 [2/2] (2.77ns)   --->   "%d_load_84 = load float* %d_addr_84, align 4" [Group_5/sample.c:1862]   --->   Operation 2477 'load' 'd_load_84' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 470 <SV = 15> <Delay = 2.77>
ST_470 : Operation 2478 [1/1] (0.00ns)   --->   "%C_2_addr_3 = getelementptr [16 x float]* %C_2, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2478 'getelementptr' 'C_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 2479 [1/1] (1.75ns)   --->   "store float %sum1_3_2, float* %C_2_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2479 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_470 : Operation 2480 [1/2] (2.77ns)   --->   "%d_load_84 = load float* %d_addr_84, align 4" [Group_5/sample.c:1862]   --->   Operation 2480 'load' 'd_load_84' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_470 : Operation 2481 [1/1] (1.35ns)   --->   "br label %70" [Group_5/sample.c:1865]   --->   Operation 2481 'br' <Predicate = true> <Delay = 1.35>

State 471 <SV = 16> <Delay = 3.48>
ST_471 : Operation 2482 [1/1] (0.00ns)   --->   "%sum1_3_3 = phi float [ %d_load_84, %branch42 ], [ %sum_1_3_3, %71 ]" [Group_5/sample.c:1862]   --->   Operation 2482 'phi' 'sum1_3_3' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2483 [1/1] (0.00ns)   --->   "%k_3_3 = phi i5 [ 0, %branch42 ], [ %k_2_3_3, %71 ]" [Group_5/sample.c:1865]   --->   Operation 2483 'phi' 'k_3_3' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2484 [1/1] (1.21ns)   --->   "%exitcond_3_3 = icmp eq i5 %k_3_3, -12" [Group_5/sample.c:1865]   --->   Operation 2484 'icmp' 'exitcond_3_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 2485 [1/1] (0.00ns)   --->   "%empty_304 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2485 'speclooptripcount' 'empty_304' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2486 [1/1] (1.54ns)   --->   "%k_2_3_3 = add i5 %k_3_3, 1" [Group_5/sample.c:1865]   --->   Operation 2486 'add' 'k_2_3_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 2487 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_3, label %branch35, label %71" [Group_5/sample.c:1865]   --->   Operation 2487 'br' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2488 [1/1] (0.00ns)   --->   "%k_3_3_cast = zext i5 %k_3_3 to i9" [Group_5/sample.c:1865]   --->   Operation 2488 'zext' 'k_3_3_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_583 = trunc i5 %k_3_3 to i3" [Group_5/sample.c:1865]   --->   Operation 2489 'trunc' 'tmp_583' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2490 [1/1] (1.73ns)   --->   "%sum5_3_3 = add i9 %inneridx_3, %k_3_3_cast" [Group_5/sample.c:1857]   --->   Operation 2490 'add' 'sum5_3_3' <Predicate = (!exitcond_3_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 2491 [1/1] (0.00ns)   --->   "%newIndex169 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_3, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2491 'partselect' 'newIndex169' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2492 [1/1] (0.00ns)   --->   "%newIndex297_cast = zext i6 %newIndex169 to i64" [Group_5/sample.c:1857]   --->   Operation 2492 'zext' 'newIndex297_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2493 [1/1] (0.00ns)   --->   "%A_0_addr_22 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex297_cast" [Group_5/sample.c:1857]   --->   Operation 2493 'getelementptr' 'A_0_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2494 [2/2] (1.75ns)   --->   "%A_0_load_22 = load float* %A_0_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2494 'load' 'A_0_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_471 : Operation 2495 [1/1] (0.00ns)   --->   "%A_1_addr_22 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex297_cast" [Group_5/sample.c:1857]   --->   Operation 2495 'getelementptr' 'A_1_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2496 [2/2] (1.75ns)   --->   "%A_1_load_22 = load float* %A_1_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2496 'load' 'A_1_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_471 : Operation 2497 [1/1] (0.00ns)   --->   "%A_2_addr_22 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex297_cast" [Group_5/sample.c:1857]   --->   Operation 2497 'getelementptr' 'A_2_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2498 [2/2] (1.75ns)   --->   "%A_2_load_22 = load float* %A_2_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2498 'load' 'A_2_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_471 : Operation 2499 [1/1] (0.00ns)   --->   "%A_3_addr_22 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex297_cast" [Group_5/sample.c:1857]   --->   Operation 2499 'getelementptr' 'A_3_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2500 [2/2] (1.75ns)   --->   "%A_3_load_22 = load float* %A_3_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2500 'load' 'A_3_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_471 : Operation 2501 [1/1] (0.00ns)   --->   "%A_4_addr_22 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex297_cast" [Group_5/sample.c:1857]   --->   Operation 2501 'getelementptr' 'A_4_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2502 [2/2] (1.75ns)   --->   "%A_4_load_22 = load float* %A_4_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2502 'load' 'A_4_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_471 : Operation 2503 [1/1] (0.00ns)   --->   "%A_5_addr_22 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex297_cast" [Group_5/sample.c:1857]   --->   Operation 2503 'getelementptr' 'A_5_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2504 [2/2] (1.75ns)   --->   "%A_5_load_22 = load float* %A_5_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2504 'load' 'A_5_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_471 : Operation 2505 [1/1] (0.00ns)   --->   "%A_6_addr_22 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex297_cast" [Group_5/sample.c:1857]   --->   Operation 2505 'getelementptr' 'A_6_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2506 [2/2] (1.75ns)   --->   "%A_6_load_22 = load float* %A_6_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2506 'load' 'A_6_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_471 : Operation 2507 [1/1] (0.00ns)   --->   "%A_7_addr_22 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex297_cast" [Group_5/sample.c:1857]   --->   Operation 2507 'getelementptr' 'A_7_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2508 [2/2] (1.75ns)   --->   "%A_7_load_22 = load float* %A_7_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2508 'load' 'A_7_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_471 : Operation 2509 [1/1] (0.00ns)   --->   "%newIndex170 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_3, i4 %tmp_160)" [Group_5/sample.c:1865]   --->   Operation 2509 'bitconcatenate' 'newIndex170' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2510 [1/1] (0.00ns)   --->   "%newIndex298_cast = zext i9 %newIndex170 to i64" [Group_5/sample.c:1865]   --->   Operation 2510 'zext' 'newIndex298_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2511 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_78 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex298_cast" [Group_5/sample.c:1865]   --->   Operation 2511 'getelementptr' 'dense_13_kernel_arra_78' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2512 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_79 = load float* %dense_13_kernel_arra_78, align 4" [Group_5/sample.c:1865]   --->   Operation 2512 'load' 'dense_13_kernel_arra_79' <Predicate = (!exitcond_3_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 472 <SV = 17> <Delay = 3.58>
ST_472 : Operation 2513 [1/1] (0.80ns)   --->   "%arrayNo_trunc24 = xor i3 %tmp_583, -4" [Group_5/sample.c:1865]   --->   Operation 2513 'xor' 'arrayNo_trunc24' <Predicate = (!exitcond_3_3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 2514 [1/1] (0.00ns)   --->   "%arrayNo115 = zext i3 %arrayNo_trunc24 to i64" [Group_5/sample.c:1865]   --->   Operation 2514 'zext' 'arrayNo115' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_472 : Operation 2515 [1/2] (1.75ns)   --->   "%A_0_load_22 = load float* %A_0_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2515 'load' 'A_0_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_472 : Operation 2516 [1/2] (1.75ns)   --->   "%A_1_load_22 = load float* %A_1_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2516 'load' 'A_1_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_472 : Operation 2517 [1/2] (1.75ns)   --->   "%A_2_load_22 = load float* %A_2_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2517 'load' 'A_2_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_472 : Operation 2518 [1/2] (1.75ns)   --->   "%A_3_load_22 = load float* %A_3_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2518 'load' 'A_3_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_472 : Operation 2519 [1/2] (1.75ns)   --->   "%A_4_load_22 = load float* %A_4_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2519 'load' 'A_4_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_472 : Operation 2520 [1/2] (1.75ns)   --->   "%A_5_load_22 = load float* %A_5_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2520 'load' 'A_5_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_472 : Operation 2521 [1/2] (1.75ns)   --->   "%A_6_load_22 = load float* %A_6_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2521 'load' 'A_6_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_472 : Operation 2522 [1/2] (1.75ns)   --->   "%A_7_load_22 = load float* %A_7_addr_22, align 4" [Group_5/sample.c:1857]   --->   Operation 2522 'load' 'A_7_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_472 : Operation 2523 [1/1] (1.83ns)   --->   "%tmp_380 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_22, float %A_1_load_22, float %A_2_load_22, float %A_3_load_22, float %A_4_load_22, float %A_5_load_22, float %A_6_load_22, float %A_7_load_22, i64 %arrayNo115)" [Group_5/sample.c:1857]   --->   Operation 2523 'mux' 'tmp_380' <Predicate = (!exitcond_3_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 2524 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_79 = load float* %dense_13_kernel_arra_78, align 4" [Group_5/sample.c:1865]   --->   Operation 2524 'load' 'dense_13_kernel_arra_79' <Predicate = (!exitcond_3_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 473 <SV = 18> <Delay = 3.65>
ST_473 : Operation 2525 [5/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2525 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 19> <Delay = 3.65>
ST_474 : Operation 2526 [4/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2526 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 20> <Delay = 3.65>
ST_475 : Operation 2527 [3/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2527 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 21> <Delay = 3.65>
ST_476 : Operation 2528 [2/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2528 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 22> <Delay = 3.65>
ST_477 : Operation 2529 [1/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2529 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 23> <Delay = 3.29>
ST_478 : Operation 2530 [8/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2530 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 24> <Delay = 3.29>
ST_479 : Operation 2531 [7/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2531 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 25> <Delay = 3.29>
ST_480 : Operation 2532 [6/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2532 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 26> <Delay = 3.29>
ST_481 : Operation 2533 [5/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2533 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 27> <Delay = 3.29>
ST_482 : Operation 2534 [4/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2534 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 28> <Delay = 3.29>
ST_483 : Operation 2535 [3/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2535 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 29> <Delay = 3.29>
ST_484 : Operation 2536 [2/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2536 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 30> <Delay = 3.29>
ST_485 : Operation 2537 [1/1] (0.00ns)   --->   "%tmp_356 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2537 'specregionbegin' 'tmp_356' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_485 : Operation 2538 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2538 'specpipeline' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_485 : Operation 2539 [1/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2539 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2540 [1/1] (0.00ns)   --->   "%empty_305 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_356)" [Group_5/sample.c:1870]   --->   Operation 2540 'specregionend' 'empty_305' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_485 : Operation 2541 [1/1] (0.00ns)   --->   "br label %70" [Group_5/sample.c:1865]   --->   Operation 2541 'br' <Predicate = (!exitcond_3_3)> <Delay = 0.00>

State 486 <SV = 17> <Delay = 2.77>
ST_486 : Operation 2542 [1/1] (0.00ns)   --->   "%j_14_3_5 = or i7 %tmp_566, 4" [Group_5/sample.c:1860]   --->   Operation 2542 'or' 'j_14_3_5' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2543 [1/1] (0.00ns)   --->   "%j_14_3_14_cast = zext i7 %j_14_3_5 to i64" [Group_5/sample.c:1860]   --->   Operation 2543 'zext' 'j_14_3_14_cast' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2544 [1/1] (0.00ns)   --->   "%d_addr_87 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_14_cast" [Group_5/sample.c:1862]   --->   Operation 2544 'getelementptr' 'd_addr_87' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2545 [2/2] (2.77ns)   --->   "%d_load_87 = load float* %d_addr_87, align 4" [Group_5/sample.c:1862]   --->   Operation 2545 'load' 'd_load_87' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 487 <SV = 18> <Delay = 2.77>
ST_487 : Operation 2546 [1/1] (0.00ns)   --->   "%C_3_addr_3 = getelementptr [16 x float]* %C_3, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2546 'getelementptr' 'C_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 2547 [1/1] (1.75ns)   --->   "store float %sum1_3_3, float* %C_3_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2547 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_487 : Operation 2548 [1/2] (2.77ns)   --->   "%d_load_87 = load float* %d_addr_87, align 4" [Group_5/sample.c:1862]   --->   Operation 2548 'load' 'd_load_87' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_487 : Operation 2549 [1/1] (1.35ns)   --->   "br label %72" [Group_5/sample.c:1865]   --->   Operation 2549 'br' <Predicate = true> <Delay = 1.35>

State 488 <SV = 19> <Delay = 3.48>
ST_488 : Operation 2550 [1/1] (0.00ns)   --->   "%sum1_3_4 = phi float [ %d_load_87, %branch35 ], [ %sum_1_3_4, %73 ]" [Group_5/sample.c:1862]   --->   Operation 2550 'phi' 'sum1_3_4' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2551 [1/1] (0.00ns)   --->   "%k_3_4 = phi i5 [ 0, %branch35 ], [ %k_2_3_4, %73 ]" [Group_5/sample.c:1865]   --->   Operation 2551 'phi' 'k_3_4' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2552 [1/1] (1.21ns)   --->   "%exitcond_3_4 = icmp eq i5 %k_3_4, -12" [Group_5/sample.c:1865]   --->   Operation 2552 'icmp' 'exitcond_3_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2553 [1/1] (0.00ns)   --->   "%empty_306 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2553 'speclooptripcount' 'empty_306' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2554 [1/1] (1.54ns)   --->   "%k_2_3_4 = add i5 %k_3_4, 1" [Group_5/sample.c:1865]   --->   Operation 2554 'add' 'k_2_3_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2555 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_4, label %branch28, label %73" [Group_5/sample.c:1865]   --->   Operation 2555 'br' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2556 [1/1] (0.00ns)   --->   "%k_3_4_cast = zext i5 %k_3_4 to i9" [Group_5/sample.c:1865]   --->   Operation 2556 'zext' 'k_3_4_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2557 [1/1] (0.00ns)   --->   "%tmp_586 = trunc i5 %k_3_4 to i3" [Group_5/sample.c:1865]   --->   Operation 2557 'trunc' 'tmp_586' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2558 [1/1] (1.73ns)   --->   "%sum5_3_4 = add i9 %inneridx_3, %k_3_4_cast" [Group_5/sample.c:1857]   --->   Operation 2558 'add' 'sum5_3_4' <Predicate = (!exitcond_3_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2559 [1/1] (0.00ns)   --->   "%newIndex175 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_4, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2559 'partselect' 'newIndex175' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2560 [1/1] (0.00ns)   --->   "%newIndex303_cast = zext i6 %newIndex175 to i64" [Group_5/sample.c:1857]   --->   Operation 2560 'zext' 'newIndex303_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2561 [1/1] (0.00ns)   --->   "%A_0_addr_25 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex303_cast" [Group_5/sample.c:1857]   --->   Operation 2561 'getelementptr' 'A_0_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2562 [2/2] (1.75ns)   --->   "%A_0_load_25 = load float* %A_0_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2562 'load' 'A_0_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_488 : Operation 2563 [1/1] (0.00ns)   --->   "%A_1_addr_25 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex303_cast" [Group_5/sample.c:1857]   --->   Operation 2563 'getelementptr' 'A_1_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2564 [2/2] (1.75ns)   --->   "%A_1_load_25 = load float* %A_1_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2564 'load' 'A_1_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_488 : Operation 2565 [1/1] (0.00ns)   --->   "%A_2_addr_25 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex303_cast" [Group_5/sample.c:1857]   --->   Operation 2565 'getelementptr' 'A_2_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2566 [2/2] (1.75ns)   --->   "%A_2_load_25 = load float* %A_2_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2566 'load' 'A_2_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_488 : Operation 2567 [1/1] (0.00ns)   --->   "%A_3_addr_25 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex303_cast" [Group_5/sample.c:1857]   --->   Operation 2567 'getelementptr' 'A_3_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2568 [2/2] (1.75ns)   --->   "%A_3_load_25 = load float* %A_3_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2568 'load' 'A_3_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_488 : Operation 2569 [1/1] (0.00ns)   --->   "%A_4_addr_25 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex303_cast" [Group_5/sample.c:1857]   --->   Operation 2569 'getelementptr' 'A_4_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2570 [2/2] (1.75ns)   --->   "%A_4_load_25 = load float* %A_4_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2570 'load' 'A_4_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_488 : Operation 2571 [1/1] (0.00ns)   --->   "%A_5_addr_25 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex303_cast" [Group_5/sample.c:1857]   --->   Operation 2571 'getelementptr' 'A_5_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2572 [2/2] (1.75ns)   --->   "%A_5_load_25 = load float* %A_5_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2572 'load' 'A_5_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_488 : Operation 2573 [1/1] (0.00ns)   --->   "%A_6_addr_25 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex303_cast" [Group_5/sample.c:1857]   --->   Operation 2573 'getelementptr' 'A_6_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2574 [2/2] (1.75ns)   --->   "%A_6_load_25 = load float* %A_6_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2574 'load' 'A_6_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_488 : Operation 2575 [1/1] (0.00ns)   --->   "%A_7_addr_25 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex303_cast" [Group_5/sample.c:1857]   --->   Operation 2575 'getelementptr' 'A_7_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2576 [2/2] (1.75ns)   --->   "%A_7_load_25 = load float* %A_7_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2576 'load' 'A_7_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_488 : Operation 2577 [1/1] (0.00ns)   --->   "%newIndex176 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_4, i4 %tmp_160)" [Group_5/sample.c:1865]   --->   Operation 2577 'bitconcatenate' 'newIndex176' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2578 [1/1] (0.00ns)   --->   "%newIndex304_cast = zext i9 %newIndex176 to i64" [Group_5/sample.c:1865]   --->   Operation 2578 'zext' 'newIndex304_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2579 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_80 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex304_cast" [Group_5/sample.c:1865]   --->   Operation 2579 'getelementptr' 'dense_13_kernel_arra_80' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2580 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_81 = load float* %dense_13_kernel_arra_80, align 4" [Group_5/sample.c:1865]   --->   Operation 2580 'load' 'dense_13_kernel_arra_81' <Predicate = (!exitcond_3_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 489 <SV = 20> <Delay = 3.58>
ST_489 : Operation 2581 [1/1] (0.80ns)   --->   "%arrayNo_trunc26 = xor i3 %tmp_586, -4" [Group_5/sample.c:1865]   --->   Operation 2581 'xor' 'arrayNo_trunc26' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 2582 [1/1] (0.00ns)   --->   "%arrayNo118 = zext i3 %arrayNo_trunc26 to i64" [Group_5/sample.c:1865]   --->   Operation 2582 'zext' 'arrayNo118' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_489 : Operation 2583 [1/2] (1.75ns)   --->   "%A_0_load_25 = load float* %A_0_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2583 'load' 'A_0_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_489 : Operation 2584 [1/2] (1.75ns)   --->   "%A_1_load_25 = load float* %A_1_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2584 'load' 'A_1_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_489 : Operation 2585 [1/2] (1.75ns)   --->   "%A_2_load_25 = load float* %A_2_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2585 'load' 'A_2_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_489 : Operation 2586 [1/2] (1.75ns)   --->   "%A_3_load_25 = load float* %A_3_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2586 'load' 'A_3_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_489 : Operation 2587 [1/2] (1.75ns)   --->   "%A_4_load_25 = load float* %A_4_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2587 'load' 'A_4_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_489 : Operation 2588 [1/2] (1.75ns)   --->   "%A_5_load_25 = load float* %A_5_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2588 'load' 'A_5_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_489 : Operation 2589 [1/2] (1.75ns)   --->   "%A_6_load_25 = load float* %A_6_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2589 'load' 'A_6_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_489 : Operation 2590 [1/2] (1.75ns)   --->   "%A_7_load_25 = load float* %A_7_addr_25, align 4" [Group_5/sample.c:1857]   --->   Operation 2590 'load' 'A_7_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_489 : Operation 2591 [1/1] (1.83ns)   --->   "%tmp_383 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_25, float %A_1_load_25, float %A_2_load_25, float %A_3_load_25, float %A_4_load_25, float %A_5_load_25, float %A_6_load_25, float %A_7_load_25, i64 %arrayNo118)" [Group_5/sample.c:1857]   --->   Operation 2591 'mux' 'tmp_383' <Predicate = (!exitcond_3_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 2592 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_81 = load float* %dense_13_kernel_arra_80, align 4" [Group_5/sample.c:1865]   --->   Operation 2592 'load' 'dense_13_kernel_arra_81' <Predicate = (!exitcond_3_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 490 <SV = 21> <Delay = 3.65>
ST_490 : Operation 2593 [5/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2593 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 22> <Delay = 3.65>
ST_491 : Operation 2594 [4/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2594 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 23> <Delay = 3.65>
ST_492 : Operation 2595 [3/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2595 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 24> <Delay = 3.65>
ST_493 : Operation 2596 [2/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2596 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 25> <Delay = 3.65>
ST_494 : Operation 2597 [1/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2597 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 26> <Delay = 3.29>
ST_495 : Operation 2598 [8/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2598 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 27> <Delay = 3.29>
ST_496 : Operation 2599 [7/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2599 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 28> <Delay = 3.29>
ST_497 : Operation 2600 [6/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2600 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 29> <Delay = 3.29>
ST_498 : Operation 2601 [5/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2601 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 30> <Delay = 3.29>
ST_499 : Operation 2602 [4/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2602 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 31> <Delay = 3.29>
ST_500 : Operation 2603 [3/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2603 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 32> <Delay = 3.29>
ST_501 : Operation 2604 [2/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2604 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 33> <Delay = 3.29>
ST_502 : Operation 2605 [1/1] (0.00ns)   --->   "%tmp_362 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2605 'specregionbegin' 'tmp_362' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_502 : Operation 2606 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2606 'specpipeline' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_502 : Operation 2607 [1/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2607 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 2608 [1/1] (0.00ns)   --->   "%empty_307 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_362)" [Group_5/sample.c:1870]   --->   Operation 2608 'specregionend' 'empty_307' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_502 : Operation 2609 [1/1] (0.00ns)   --->   "br label %72" [Group_5/sample.c:1865]   --->   Operation 2609 'br' <Predicate = (!exitcond_3_4)> <Delay = 0.00>

State 503 <SV = 20> <Delay = 2.77>
ST_503 : Operation 2610 [1/1] (0.00ns)   --->   "%j_14_3_6 = or i7 %tmp_566, 5" [Group_5/sample.c:1860]   --->   Operation 2610 'or' 'j_14_3_6' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 2611 [1/1] (0.00ns)   --->   "%j_14_3_15_cast = zext i7 %j_14_3_6 to i64" [Group_5/sample.c:1860]   --->   Operation 2611 'zext' 'j_14_3_15_cast' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 2612 [1/1] (0.00ns)   --->   "%d_addr_90 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_15_cast" [Group_5/sample.c:1862]   --->   Operation 2612 'getelementptr' 'd_addr_90' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 2613 [2/2] (2.77ns)   --->   "%d_load_90 = load float* %d_addr_90, align 4" [Group_5/sample.c:1862]   --->   Operation 2613 'load' 'd_load_90' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 504 <SV = 21> <Delay = 2.77>
ST_504 : Operation 2614 [1/1] (0.00ns)   --->   "%C_4_addr_3 = getelementptr [16 x float]* %C_4, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2614 'getelementptr' 'C_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 2615 [1/1] (1.75ns)   --->   "store float %sum1_3_4, float* %C_4_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2615 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_504 : Operation 2616 [1/2] (2.77ns)   --->   "%d_load_90 = load float* %d_addr_90, align 4" [Group_5/sample.c:1862]   --->   Operation 2616 'load' 'd_load_90' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_504 : Operation 2617 [1/1] (1.35ns)   --->   "br label %74" [Group_5/sample.c:1865]   --->   Operation 2617 'br' <Predicate = true> <Delay = 1.35>

State 505 <SV = 22> <Delay = 3.48>
ST_505 : Operation 2618 [1/1] (0.00ns)   --->   "%sum1_3_5 = phi float [ %d_load_90, %branch28 ], [ %sum_1_3_5, %75 ]" [Group_5/sample.c:1862]   --->   Operation 2618 'phi' 'sum1_3_5' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2619 [1/1] (0.00ns)   --->   "%k_3_5 = phi i5 [ 0, %branch28 ], [ %k_2_3_5, %75 ]" [Group_5/sample.c:1865]   --->   Operation 2619 'phi' 'k_3_5' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2620 [1/1] (1.21ns)   --->   "%exitcond_3_5 = icmp eq i5 %k_3_5, -12" [Group_5/sample.c:1865]   --->   Operation 2620 'icmp' 'exitcond_3_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2621 [1/1] (0.00ns)   --->   "%empty_308 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2621 'speclooptripcount' 'empty_308' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2622 [1/1] (1.54ns)   --->   "%k_2_3_5 = add i5 %k_3_5, 1" [Group_5/sample.c:1865]   --->   Operation 2622 'add' 'k_2_3_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2623 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_5, label %branch21, label %75" [Group_5/sample.c:1865]   --->   Operation 2623 'br' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2624 [1/1] (0.00ns)   --->   "%k_3_5_cast = zext i5 %k_3_5 to i9" [Group_5/sample.c:1865]   --->   Operation 2624 'zext' 'k_3_5_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2625 [1/1] (0.00ns)   --->   "%tmp_589 = trunc i5 %k_3_5 to i3" [Group_5/sample.c:1865]   --->   Operation 2625 'trunc' 'tmp_589' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2626 [1/1] (1.73ns)   --->   "%sum5_3_5 = add i9 %inneridx_3, %k_3_5_cast" [Group_5/sample.c:1857]   --->   Operation 2626 'add' 'sum5_3_5' <Predicate = (!exitcond_3_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2627 [1/1] (0.00ns)   --->   "%newIndex181 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_5, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2627 'partselect' 'newIndex181' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2628 [1/1] (0.00ns)   --->   "%newIndex309_cast = zext i6 %newIndex181 to i64" [Group_5/sample.c:1857]   --->   Operation 2628 'zext' 'newIndex309_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2629 [1/1] (0.00ns)   --->   "%A_0_addr_28 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex309_cast" [Group_5/sample.c:1857]   --->   Operation 2629 'getelementptr' 'A_0_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2630 [2/2] (1.75ns)   --->   "%A_0_load_28 = load float* %A_0_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2630 'load' 'A_0_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_505 : Operation 2631 [1/1] (0.00ns)   --->   "%A_1_addr_28 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex309_cast" [Group_5/sample.c:1857]   --->   Operation 2631 'getelementptr' 'A_1_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2632 [2/2] (1.75ns)   --->   "%A_1_load_28 = load float* %A_1_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2632 'load' 'A_1_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_505 : Operation 2633 [1/1] (0.00ns)   --->   "%A_2_addr_28 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex309_cast" [Group_5/sample.c:1857]   --->   Operation 2633 'getelementptr' 'A_2_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2634 [2/2] (1.75ns)   --->   "%A_2_load_28 = load float* %A_2_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2634 'load' 'A_2_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_505 : Operation 2635 [1/1] (0.00ns)   --->   "%A_3_addr_28 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex309_cast" [Group_5/sample.c:1857]   --->   Operation 2635 'getelementptr' 'A_3_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2636 [2/2] (1.75ns)   --->   "%A_3_load_28 = load float* %A_3_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2636 'load' 'A_3_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_505 : Operation 2637 [1/1] (0.00ns)   --->   "%A_4_addr_28 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex309_cast" [Group_5/sample.c:1857]   --->   Operation 2637 'getelementptr' 'A_4_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2638 [2/2] (1.75ns)   --->   "%A_4_load_28 = load float* %A_4_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2638 'load' 'A_4_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_505 : Operation 2639 [1/1] (0.00ns)   --->   "%A_5_addr_28 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex309_cast" [Group_5/sample.c:1857]   --->   Operation 2639 'getelementptr' 'A_5_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2640 [2/2] (1.75ns)   --->   "%A_5_load_28 = load float* %A_5_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2640 'load' 'A_5_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_505 : Operation 2641 [1/1] (0.00ns)   --->   "%A_6_addr_28 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex309_cast" [Group_5/sample.c:1857]   --->   Operation 2641 'getelementptr' 'A_6_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2642 [2/2] (1.75ns)   --->   "%A_6_load_28 = load float* %A_6_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2642 'load' 'A_6_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_505 : Operation 2643 [1/1] (0.00ns)   --->   "%A_7_addr_28 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex309_cast" [Group_5/sample.c:1857]   --->   Operation 2643 'getelementptr' 'A_7_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2644 [2/2] (1.75ns)   --->   "%A_7_load_28 = load float* %A_7_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2644 'load' 'A_7_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_505 : Operation 2645 [1/1] (0.00ns)   --->   "%newIndex182 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_5, i4 %tmp_160)" [Group_5/sample.c:1865]   --->   Operation 2645 'bitconcatenate' 'newIndex182' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2646 [1/1] (0.00ns)   --->   "%newIndex310_cast = zext i9 %newIndex182 to i64" [Group_5/sample.c:1865]   --->   Operation 2646 'zext' 'newIndex310_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2647 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_82 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex310_cast" [Group_5/sample.c:1865]   --->   Operation 2647 'getelementptr' 'dense_13_kernel_arra_82' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2648 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_83 = load float* %dense_13_kernel_arra_82, align 4" [Group_5/sample.c:1865]   --->   Operation 2648 'load' 'dense_13_kernel_arra_83' <Predicate = (!exitcond_3_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 506 <SV = 23> <Delay = 3.58>
ST_506 : Operation 2649 [1/1] (0.80ns)   --->   "%arrayNo_trunc28 = xor i3 %tmp_589, -4" [Group_5/sample.c:1865]   --->   Operation 2649 'xor' 'arrayNo_trunc28' <Predicate = (!exitcond_3_5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 2650 [1/1] (0.00ns)   --->   "%arrayNo121 = zext i3 %arrayNo_trunc28 to i64" [Group_5/sample.c:1865]   --->   Operation 2650 'zext' 'arrayNo121' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_506 : Operation 2651 [1/2] (1.75ns)   --->   "%A_0_load_28 = load float* %A_0_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2651 'load' 'A_0_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_506 : Operation 2652 [1/2] (1.75ns)   --->   "%A_1_load_28 = load float* %A_1_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2652 'load' 'A_1_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_506 : Operation 2653 [1/2] (1.75ns)   --->   "%A_2_load_28 = load float* %A_2_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2653 'load' 'A_2_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_506 : Operation 2654 [1/2] (1.75ns)   --->   "%A_3_load_28 = load float* %A_3_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2654 'load' 'A_3_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_506 : Operation 2655 [1/2] (1.75ns)   --->   "%A_4_load_28 = load float* %A_4_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2655 'load' 'A_4_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_506 : Operation 2656 [1/2] (1.75ns)   --->   "%A_5_load_28 = load float* %A_5_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2656 'load' 'A_5_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_506 : Operation 2657 [1/2] (1.75ns)   --->   "%A_6_load_28 = load float* %A_6_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2657 'load' 'A_6_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_506 : Operation 2658 [1/2] (1.75ns)   --->   "%A_7_load_28 = load float* %A_7_addr_28, align 4" [Group_5/sample.c:1857]   --->   Operation 2658 'load' 'A_7_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_506 : Operation 2659 [1/1] (1.83ns)   --->   "%tmp_386 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_28, float %A_1_load_28, float %A_2_load_28, float %A_3_load_28, float %A_4_load_28, float %A_5_load_28, float %A_6_load_28, float %A_7_load_28, i64 %arrayNo121)" [Group_5/sample.c:1857]   --->   Operation 2659 'mux' 'tmp_386' <Predicate = (!exitcond_3_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 2660 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_83 = load float* %dense_13_kernel_arra_82, align 4" [Group_5/sample.c:1865]   --->   Operation 2660 'load' 'dense_13_kernel_arra_83' <Predicate = (!exitcond_3_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 507 <SV = 24> <Delay = 3.65>
ST_507 : Operation 2661 [5/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2661 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 25> <Delay = 3.65>
ST_508 : Operation 2662 [4/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2662 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 26> <Delay = 3.65>
ST_509 : Operation 2663 [3/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2663 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 27> <Delay = 3.65>
ST_510 : Operation 2664 [2/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2664 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 28> <Delay = 3.65>
ST_511 : Operation 2665 [1/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2665 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 29> <Delay = 3.29>
ST_512 : Operation 2666 [8/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2666 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 30> <Delay = 3.29>
ST_513 : Operation 2667 [7/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2667 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 31> <Delay = 3.29>
ST_514 : Operation 2668 [6/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2668 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 32> <Delay = 3.29>
ST_515 : Operation 2669 [5/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2669 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 33> <Delay = 3.29>
ST_516 : Operation 2670 [4/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2670 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 34> <Delay = 3.29>
ST_517 : Operation 2671 [3/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2671 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 35> <Delay = 3.29>
ST_518 : Operation 2672 [2/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2672 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 36> <Delay = 3.29>
ST_519 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_368 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2673 'specregionbegin' 'tmp_368' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_519 : Operation 2674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2674 'specpipeline' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_519 : Operation 2675 [1/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2675 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 2676 [1/1] (0.00ns)   --->   "%empty_309 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_368)" [Group_5/sample.c:1870]   --->   Operation 2676 'specregionend' 'empty_309' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_519 : Operation 2677 [1/1] (0.00ns)   --->   "br label %74" [Group_5/sample.c:1865]   --->   Operation 2677 'br' <Predicate = (!exitcond_3_5)> <Delay = 0.00>

State 520 <SV = 23> <Delay = 2.77>
ST_520 : Operation 2678 [1/1] (0.00ns)   --->   "%j_14_3_8 = or i7 %tmp_566, 6" [Group_5/sample.c:1860]   --->   Operation 2678 'or' 'j_14_3_8' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 2679 [1/1] (0.00ns)   --->   "%j_14_3_16_cast = zext i7 %j_14_3_8 to i64" [Group_5/sample.c:1860]   --->   Operation 2679 'zext' 'j_14_3_16_cast' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 2680 [1/1] (0.00ns)   --->   "%d_addr_92 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_16_cast" [Group_5/sample.c:1862]   --->   Operation 2680 'getelementptr' 'd_addr_92' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 2681 [2/2] (2.77ns)   --->   "%d_load_92 = load float* %d_addr_92, align 4" [Group_5/sample.c:1862]   --->   Operation 2681 'load' 'd_load_92' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 521 <SV = 24> <Delay = 2.77>
ST_521 : Operation 2682 [1/1] (0.00ns)   --->   "%C_5_addr_3 = getelementptr [16 x float]* %C_5, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2682 'getelementptr' 'C_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 2683 [1/1] (1.75ns)   --->   "store float %sum1_3_5, float* %C_5_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2683 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_521 : Operation 2684 [1/2] (2.77ns)   --->   "%d_load_92 = load float* %d_addr_92, align 4" [Group_5/sample.c:1862]   --->   Operation 2684 'load' 'd_load_92' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_521 : Operation 2685 [1/1] (1.35ns)   --->   "br label %76" [Group_5/sample.c:1865]   --->   Operation 2685 'br' <Predicate = true> <Delay = 1.35>

State 522 <SV = 25> <Delay = 3.48>
ST_522 : Operation 2686 [1/1] (0.00ns)   --->   "%sum1_3_6 = phi float [ %d_load_92, %branch21 ], [ %sum_1_3_6, %77 ]" [Group_5/sample.c:1862]   --->   Operation 2686 'phi' 'sum1_3_6' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2687 [1/1] (0.00ns)   --->   "%k_3_6 = phi i5 [ 0, %branch21 ], [ %k_2_3_6, %77 ]" [Group_5/sample.c:1865]   --->   Operation 2687 'phi' 'k_3_6' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2688 [1/1] (1.21ns)   --->   "%exitcond_3_6 = icmp eq i5 %k_3_6, -12" [Group_5/sample.c:1865]   --->   Operation 2688 'icmp' 'exitcond_3_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 2689 [1/1] (0.00ns)   --->   "%empty_310 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2689 'speclooptripcount' 'empty_310' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2690 [1/1] (1.54ns)   --->   "%k_2_3_6 = add i5 %k_3_6, 1" [Group_5/sample.c:1865]   --->   Operation 2690 'add' 'k_2_3_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 2691 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_6, label %branch14, label %77" [Group_5/sample.c:1865]   --->   Operation 2691 'br' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2692 [1/1] (0.00ns)   --->   "%k_3_6_cast6 = zext i5 %k_3_6 to i9" [Group_5/sample.c:1865]   --->   Operation 2692 'zext' 'k_3_6_cast6' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2693 [1/1] (0.00ns)   --->   "%tmp_591 = trunc i5 %k_3_6 to i3" [Group_5/sample.c:1865]   --->   Operation 2693 'trunc' 'tmp_591' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2694 [1/1] (1.73ns)   --->   "%sum5_3_6 = add i9 %inneridx_3, %k_3_6_cast6" [Group_5/sample.c:1857]   --->   Operation 2694 'add' 'sum5_3_6' <Predicate = (!exitcond_3_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 2695 [1/1] (0.00ns)   --->   "%newIndex185 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_6, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2695 'partselect' 'newIndex185' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2696 [1/1] (0.00ns)   --->   "%newIndex313_cast = zext i6 %newIndex185 to i64" [Group_5/sample.c:1857]   --->   Operation 2696 'zext' 'newIndex313_cast' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2697 [1/1] (0.00ns)   --->   "%A_0_addr_30 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex313_cast" [Group_5/sample.c:1857]   --->   Operation 2697 'getelementptr' 'A_0_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2698 [2/2] (1.75ns)   --->   "%A_0_load_30 = load float* %A_0_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2698 'load' 'A_0_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_522 : Operation 2699 [1/1] (0.00ns)   --->   "%A_1_addr_30 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex313_cast" [Group_5/sample.c:1857]   --->   Operation 2699 'getelementptr' 'A_1_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2700 [2/2] (1.75ns)   --->   "%A_1_load_30 = load float* %A_1_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2700 'load' 'A_1_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_522 : Operation 2701 [1/1] (0.00ns)   --->   "%A_2_addr_30 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex313_cast" [Group_5/sample.c:1857]   --->   Operation 2701 'getelementptr' 'A_2_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2702 [2/2] (1.75ns)   --->   "%A_2_load_30 = load float* %A_2_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2702 'load' 'A_2_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_522 : Operation 2703 [1/1] (0.00ns)   --->   "%A_3_addr_30 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex313_cast" [Group_5/sample.c:1857]   --->   Operation 2703 'getelementptr' 'A_3_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2704 [2/2] (1.75ns)   --->   "%A_3_load_30 = load float* %A_3_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2704 'load' 'A_3_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_522 : Operation 2705 [1/1] (0.00ns)   --->   "%A_4_addr_30 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex313_cast" [Group_5/sample.c:1857]   --->   Operation 2705 'getelementptr' 'A_4_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2706 [2/2] (1.75ns)   --->   "%A_4_load_30 = load float* %A_4_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2706 'load' 'A_4_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_522 : Operation 2707 [1/1] (0.00ns)   --->   "%A_5_addr_30 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex313_cast" [Group_5/sample.c:1857]   --->   Operation 2707 'getelementptr' 'A_5_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2708 [2/2] (1.75ns)   --->   "%A_5_load_30 = load float* %A_5_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2708 'load' 'A_5_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_522 : Operation 2709 [1/1] (0.00ns)   --->   "%A_6_addr_30 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex313_cast" [Group_5/sample.c:1857]   --->   Operation 2709 'getelementptr' 'A_6_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2710 [2/2] (1.75ns)   --->   "%A_6_load_30 = load float* %A_6_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2710 'load' 'A_6_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_522 : Operation 2711 [1/1] (0.00ns)   --->   "%A_7_addr_30 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex313_cast" [Group_5/sample.c:1857]   --->   Operation 2711 'getelementptr' 'A_7_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2712 [2/2] (1.75ns)   --->   "%A_7_load_30 = load float* %A_7_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2712 'load' 'A_7_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_522 : Operation 2713 [1/1] (0.00ns)   --->   "%newIndex186 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_6, i4 %tmp_160)" [Group_5/sample.c:1865]   --->   Operation 2713 'bitconcatenate' 'newIndex186' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2714 [1/1] (0.00ns)   --->   "%newIndex314_cast = zext i9 %newIndex186 to i64" [Group_5/sample.c:1865]   --->   Operation 2714 'zext' 'newIndex314_cast' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2715 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_84 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex314_cast" [Group_5/sample.c:1865]   --->   Operation 2715 'getelementptr' 'dense_13_kernel_arra_84' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2716 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_85 = load float* %dense_13_kernel_arra_84, align 4" [Group_5/sample.c:1865]   --->   Operation 2716 'load' 'dense_13_kernel_arra_85' <Predicate = (!exitcond_3_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 523 <SV = 26> <Delay = 3.58>
ST_523 : Operation 2717 [1/1] (0.80ns)   --->   "%arrayNo_trunc29 = xor i3 %tmp_591, -4" [Group_5/sample.c:1865]   --->   Operation 2717 'xor' 'arrayNo_trunc29' <Predicate = (!exitcond_3_6)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 2718 [1/1] (0.00ns)   --->   "%arrayNo123 = zext i3 %arrayNo_trunc29 to i64" [Group_5/sample.c:1865]   --->   Operation 2718 'zext' 'arrayNo123' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_523 : Operation 2719 [1/2] (1.75ns)   --->   "%A_0_load_30 = load float* %A_0_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2719 'load' 'A_0_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_523 : Operation 2720 [1/2] (1.75ns)   --->   "%A_1_load_30 = load float* %A_1_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2720 'load' 'A_1_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_523 : Operation 2721 [1/2] (1.75ns)   --->   "%A_2_load_30 = load float* %A_2_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2721 'load' 'A_2_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_523 : Operation 2722 [1/2] (1.75ns)   --->   "%A_3_load_30 = load float* %A_3_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2722 'load' 'A_3_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_523 : Operation 2723 [1/2] (1.75ns)   --->   "%A_4_load_30 = load float* %A_4_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2723 'load' 'A_4_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_523 : Operation 2724 [1/2] (1.75ns)   --->   "%A_5_load_30 = load float* %A_5_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2724 'load' 'A_5_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_523 : Operation 2725 [1/2] (1.75ns)   --->   "%A_6_load_30 = load float* %A_6_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2725 'load' 'A_6_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_523 : Operation 2726 [1/2] (1.75ns)   --->   "%A_7_load_30 = load float* %A_7_addr_30, align 4" [Group_5/sample.c:1857]   --->   Operation 2726 'load' 'A_7_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_523 : Operation 2727 [1/1] (1.83ns)   --->   "%tmp_388 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_30, float %A_1_load_30, float %A_2_load_30, float %A_3_load_30, float %A_4_load_30, float %A_5_load_30, float %A_6_load_30, float %A_7_load_30, i64 %arrayNo123)" [Group_5/sample.c:1857]   --->   Operation 2727 'mux' 'tmp_388' <Predicate = (!exitcond_3_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 2728 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_85 = load float* %dense_13_kernel_arra_84, align 4" [Group_5/sample.c:1865]   --->   Operation 2728 'load' 'dense_13_kernel_arra_85' <Predicate = (!exitcond_3_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 524 <SV = 27> <Delay = 3.65>
ST_524 : Operation 2729 [5/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2729 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 28> <Delay = 3.65>
ST_525 : Operation 2730 [4/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2730 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 29> <Delay = 3.65>
ST_526 : Operation 2731 [3/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2731 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 30> <Delay = 3.65>
ST_527 : Operation 2732 [2/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2732 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 31> <Delay = 3.65>
ST_528 : Operation 2733 [1/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2733 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 32> <Delay = 3.29>
ST_529 : Operation 2734 [8/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2734 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 33> <Delay = 3.29>
ST_530 : Operation 2735 [7/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2735 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 34> <Delay = 3.29>
ST_531 : Operation 2736 [6/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2736 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 35> <Delay = 3.29>
ST_532 : Operation 2737 [5/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2737 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 36> <Delay = 3.29>
ST_533 : Operation 2738 [4/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2738 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 37> <Delay = 3.29>
ST_534 : Operation 2739 [3/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2739 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 38> <Delay = 3.29>
ST_535 : Operation 2740 [2/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2740 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 39> <Delay = 3.29>
ST_536 : Operation 2741 [1/1] (0.00ns)   --->   "%tmp_372 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2741 'specregionbegin' 'tmp_372' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_536 : Operation 2742 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2742 'specpipeline' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_536 : Operation 2743 [1/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2743 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 2744 [1/1] (0.00ns)   --->   "%empty_311 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_372)" [Group_5/sample.c:1870]   --->   Operation 2744 'specregionend' 'empty_311' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_536 : Operation 2745 [1/1] (0.00ns)   --->   "br label %76" [Group_5/sample.c:1865]   --->   Operation 2745 'br' <Predicate = (!exitcond_3_6)> <Delay = 0.00>

State 537 <SV = 26> <Delay = 2.77>
ST_537 : Operation 2746 [1/1] (0.00ns)   --->   "%j_14_3_9 = or i7 %tmp_566, 7" [Group_5/sample.c:1860]   --->   Operation 2746 'or' 'j_14_3_9' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2747 [1/1] (0.00ns)   --->   "%j_14_3_17_cast = zext i7 %j_14_3_9 to i64" [Group_5/sample.c:1860]   --->   Operation 2747 'zext' 'j_14_3_17_cast' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2748 [1/1] (0.00ns)   --->   "%d_addr_93 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_17_cast" [Group_5/sample.c:1862]   --->   Operation 2748 'getelementptr' 'd_addr_93' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2749 [2/2] (2.77ns)   --->   "%d_load_93 = load float* %d_addr_93, align 4" [Group_5/sample.c:1862]   --->   Operation 2749 'load' 'd_load_93' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 538 <SV = 27> <Delay = 2.77>
ST_538 : Operation 2750 [1/1] (0.00ns)   --->   "%C_6_addr_3 = getelementptr [16 x float]* %C_6, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2750 'getelementptr' 'C_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 2751 [1/1] (1.75ns)   --->   "store float %sum1_3_6, float* %C_6_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2751 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_538 : Operation 2752 [1/2] (2.77ns)   --->   "%d_load_93 = load float* %d_addr_93, align 4" [Group_5/sample.c:1862]   --->   Operation 2752 'load' 'd_load_93' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_538 : Operation 2753 [1/1] (1.35ns)   --->   "br label %78" [Group_5/sample.c:1865]   --->   Operation 2753 'br' <Predicate = true> <Delay = 1.35>

State 539 <SV = 28> <Delay = 3.48>
ST_539 : Operation 2754 [1/1] (0.00ns)   --->   "%sum1_3_7 = phi float [ %d_load_93, %branch14 ], [ %sum_1_3_7, %79 ]" [Group_5/sample.c:1862]   --->   Operation 2754 'phi' 'sum1_3_7' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2755 [1/1] (0.00ns)   --->   "%k_3_7 = phi i5 [ 0, %branch14 ], [ %k_2_3_7, %79 ]" [Group_5/sample.c:1865]   --->   Operation 2755 'phi' 'k_3_7' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2756 [1/1] (1.21ns)   --->   "%exitcond_3_7 = icmp eq i5 %k_3_7, -12" [Group_5/sample.c:1865]   --->   Operation 2756 'icmp' 'exitcond_3_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2757 [1/1] (0.00ns)   --->   "%empty_312 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 2757 'speclooptripcount' 'empty_312' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2758 [1/1] (1.54ns)   --->   "%k_2_3_7 = add i5 %k_3_7, 1" [Group_5/sample.c:1865]   --->   Operation 2758 'add' 'k_2_3_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2759 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_7, label %branch7, label %79" [Group_5/sample.c:1865]   --->   Operation 2759 'br' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2760 [1/1] (0.00ns)   --->   "%k_3_7_cast3 = zext i5 %k_3_7 to i9" [Group_5/sample.c:1865]   --->   Operation 2760 'zext' 'k_3_7_cast3' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2761 [1/1] (0.00ns)   --->   "%tmp_592 = trunc i5 %k_3_7 to i3" [Group_5/sample.c:1865]   --->   Operation 2761 'trunc' 'tmp_592' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2762 [1/1] (1.73ns)   --->   "%sum5_3_7 = add i9 %inneridx_3, %k_3_7_cast3" [Group_5/sample.c:1857]   --->   Operation 2762 'add' 'sum5_3_7' <Predicate = (!exitcond_3_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2763 [1/1] (0.00ns)   --->   "%newIndex187 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_7, i32 3, i32 8)" [Group_5/sample.c:1857]   --->   Operation 2763 'partselect' 'newIndex187' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2764 [1/1] (0.00ns)   --->   "%newIndex315_cast = zext i6 %newIndex187 to i64" [Group_5/sample.c:1857]   --->   Operation 2764 'zext' 'newIndex315_cast' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2765 [1/1] (0.00ns)   --->   "%A_0_addr_31 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex315_cast" [Group_5/sample.c:1857]   --->   Operation 2765 'getelementptr' 'A_0_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2766 [2/2] (1.75ns)   --->   "%A_0_load_31 = load float* %A_0_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2766 'load' 'A_0_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_539 : Operation 2767 [1/1] (0.00ns)   --->   "%A_1_addr_31 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex315_cast" [Group_5/sample.c:1857]   --->   Operation 2767 'getelementptr' 'A_1_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2768 [2/2] (1.75ns)   --->   "%A_1_load_31 = load float* %A_1_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2768 'load' 'A_1_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_539 : Operation 2769 [1/1] (0.00ns)   --->   "%A_2_addr_31 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex315_cast" [Group_5/sample.c:1857]   --->   Operation 2769 'getelementptr' 'A_2_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2770 [2/2] (1.75ns)   --->   "%A_2_load_31 = load float* %A_2_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2770 'load' 'A_2_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_539 : Operation 2771 [1/1] (0.00ns)   --->   "%A_3_addr_31 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex315_cast" [Group_5/sample.c:1857]   --->   Operation 2771 'getelementptr' 'A_3_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2772 [2/2] (1.75ns)   --->   "%A_3_load_31 = load float* %A_3_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2772 'load' 'A_3_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_539 : Operation 2773 [1/1] (0.00ns)   --->   "%A_4_addr_31 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex315_cast" [Group_5/sample.c:1857]   --->   Operation 2773 'getelementptr' 'A_4_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2774 [2/2] (1.75ns)   --->   "%A_4_load_31 = load float* %A_4_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2774 'load' 'A_4_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_539 : Operation 2775 [1/1] (0.00ns)   --->   "%A_5_addr_31 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex315_cast" [Group_5/sample.c:1857]   --->   Operation 2775 'getelementptr' 'A_5_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2776 [2/2] (1.75ns)   --->   "%A_5_load_31 = load float* %A_5_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2776 'load' 'A_5_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_539 : Operation 2777 [1/1] (0.00ns)   --->   "%A_6_addr_31 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex315_cast" [Group_5/sample.c:1857]   --->   Operation 2777 'getelementptr' 'A_6_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2778 [2/2] (1.75ns)   --->   "%A_6_load_31 = load float* %A_6_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2778 'load' 'A_6_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_539 : Operation 2779 [1/1] (0.00ns)   --->   "%A_7_addr_31 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex315_cast" [Group_5/sample.c:1857]   --->   Operation 2779 'getelementptr' 'A_7_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2780 [2/2] (1.75ns)   --->   "%A_7_load_31 = load float* %A_7_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2780 'load' 'A_7_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_539 : Operation 2781 [1/1] (0.00ns)   --->   "%newIndex188 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_7, i4 %tmp_160)" [Group_5/sample.c:1865]   --->   Operation 2781 'bitconcatenate' 'newIndex188' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2782 [1/1] (0.00ns)   --->   "%newIndex316_cast = zext i9 %newIndex188 to i64" [Group_5/sample.c:1865]   --->   Operation 2782 'zext' 'newIndex316_cast' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2783 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_86 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex316_cast" [Group_5/sample.c:1865]   --->   Operation 2783 'getelementptr' 'dense_13_kernel_arra_86' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2784 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_87 = load float* %dense_13_kernel_arra_86, align 4" [Group_5/sample.c:1865]   --->   Operation 2784 'load' 'dense_13_kernel_arra_87' <Predicate = (!exitcond_3_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 540 <SV = 29> <Delay = 3.58>
ST_540 : Operation 2785 [1/1] (0.80ns)   --->   "%arrayNo_trunc30 = xor i3 %tmp_592, -4" [Group_5/sample.c:1865]   --->   Operation 2785 'xor' 'arrayNo_trunc30' <Predicate = (!exitcond_3_7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2786 [1/1] (0.00ns)   --->   "%arrayNo124 = zext i3 %arrayNo_trunc30 to i64" [Group_5/sample.c:1865]   --->   Operation 2786 'zext' 'arrayNo124' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_540 : Operation 2787 [1/2] (1.75ns)   --->   "%A_0_load_31 = load float* %A_0_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2787 'load' 'A_0_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_540 : Operation 2788 [1/2] (1.75ns)   --->   "%A_1_load_31 = load float* %A_1_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2788 'load' 'A_1_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_540 : Operation 2789 [1/2] (1.75ns)   --->   "%A_2_load_31 = load float* %A_2_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2789 'load' 'A_2_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_540 : Operation 2790 [1/2] (1.75ns)   --->   "%A_3_load_31 = load float* %A_3_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2790 'load' 'A_3_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_540 : Operation 2791 [1/2] (1.75ns)   --->   "%A_4_load_31 = load float* %A_4_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2791 'load' 'A_4_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_540 : Operation 2792 [1/2] (1.75ns)   --->   "%A_5_load_31 = load float* %A_5_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2792 'load' 'A_5_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_540 : Operation 2793 [1/2] (1.75ns)   --->   "%A_6_load_31 = load float* %A_6_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2793 'load' 'A_6_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_540 : Operation 2794 [1/2] (1.75ns)   --->   "%A_7_load_31 = load float* %A_7_addr_31, align 4" [Group_5/sample.c:1857]   --->   Operation 2794 'load' 'A_7_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_540 : Operation 2795 [1/1] (1.83ns)   --->   "%tmp_389 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_31, float %A_1_load_31, float %A_2_load_31, float %A_3_load_31, float %A_4_load_31, float %A_5_load_31, float %A_6_load_31, float %A_7_load_31, i64 %arrayNo124)" [Group_5/sample.c:1857]   --->   Operation 2795 'mux' 'tmp_389' <Predicate = (!exitcond_3_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2796 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_87 = load float* %dense_13_kernel_arra_86, align 4" [Group_5/sample.c:1865]   --->   Operation 2796 'load' 'dense_13_kernel_arra_87' <Predicate = (!exitcond_3_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 541 <SV = 30> <Delay = 3.65>
ST_541 : Operation 2797 [5/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2797 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 31> <Delay = 3.65>
ST_542 : Operation 2798 [4/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2798 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 32> <Delay = 3.65>
ST_543 : Operation 2799 [3/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2799 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 33> <Delay = 3.65>
ST_544 : Operation 2800 [2/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2800 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 34> <Delay = 3.65>
ST_545 : Operation 2801 [1/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2801 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 35> <Delay = 3.29>
ST_546 : Operation 2802 [8/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2802 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 36> <Delay = 3.29>
ST_547 : Operation 2803 [7/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2803 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 37> <Delay = 3.29>
ST_548 : Operation 2804 [6/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2804 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 38> <Delay = 3.29>
ST_549 : Operation 2805 [5/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2805 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 39> <Delay = 3.29>
ST_550 : Operation 2806 [4/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2806 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 40> <Delay = 3.29>
ST_551 : Operation 2807 [3/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2807 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 41> <Delay = 3.29>
ST_552 : Operation 2808 [2/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2808 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 42> <Delay = 3.29>
ST_553 : Operation 2809 [1/1] (0.00ns)   --->   "%tmp_374 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2809 'specregionbegin' 'tmp_374' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_553 : Operation 2810 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2810 'specpipeline' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_553 : Operation 2811 [1/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2811 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2812 [1/1] (0.00ns)   --->   "%empty_313 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_374)" [Group_5/sample.c:1870]   --->   Operation 2812 'specregionend' 'empty_313' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_553 : Operation 2813 [1/1] (0.00ns)   --->   "br label %78" [Group_5/sample.c:1865]   --->   Operation 2813 'br' <Predicate = (!exitcond_3_7)> <Delay = 0.00>

State 554 <SV = 29> <Delay = 1.75>
ST_554 : Operation 2814 [1/1] (0.00ns)   --->   "%C_7_addr_3 = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2814 'getelementptr' 'C_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 2815 [1/1] (1.75ns)   --->   "store float %sum1_3_7, float* %C_7_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2815 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_554 : Operation 2816 [1/1] (1.71ns)   --->   "%j_14_3_7 = add i8 %j_3, 8" [Group_5/sample.c:1860]   --->   Operation 2816 'add' 'j_14_3_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 2817 [1/1] (0.00ns)   --->   "br label %62" [Group_5/sample.c:1860]   --->   Operation 2817 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Group_5/sample.c:1855) with incoming values : ('i_33_3', Group_5/sample.c:1855) [30]  (1.35 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i', Group_5/sample.c:1855) with incoming values : ('i_33_3', Group_5/sample.c:1855) [30]  (0 ns)
	'icmp' operation ('exitcond2', Group_5/sample.c:1855) [31]  (2.34 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j', Group_5/sample.c:1860) with incoming values : ('j_14_0_7', Group_5/sample.c:1860) [42]  (0 ns)
	'getelementptr' operation ('d_addr', Group_5/sample.c:1862) [50]  (0 ns)
	'load' operation ('d_load', Group_5/sample.c:1862) on array 'd' [51]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load', Group_5/sample.c:1862) on array 'd' [51]  (2.77 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k', Group_5/sample.c:1865) with incoming values : ('k_2', Group_5/sample.c:1865) [55]  (0 ns)
	'add' operation ('sum8', Group_5/sample.c:1868) [87]  (1.78 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_arra_24', Group_5/sample.c:1868) [90]  (0 ns)
	'load' operation ('dense_13_kernel_arra_25', Group_5/sample.c:1868) on array 'dense_13_kernel_arra_7' [91]  (2.77 ns)

 <State 7>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load', Group_5/sample.c:1865) on array 'A_0' [70]  (1.75 ns)
	'mux' operation ('tmp_341', Group_5/sample.c:1865) [85]  (1.83 ns)

 <State 8>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [92]  (3.66 ns)

 <State 9>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [92]  (3.66 ns)

 <State 10>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [92]  (3.66 ns)

 <State 11>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [92]  (3.66 ns)

 <State 12>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [92]  (3.66 ns)

 <State 13>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [93]  (3.29 ns)

 <State 14>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [93]  (3.29 ns)

 <State 15>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [93]  (3.29 ns)

 <State 16>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [93]  (3.29 ns)

 <State 17>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [93]  (3.29 ns)

 <State 18>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [93]  (3.29 ns)

 <State 19>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [93]  (3.29 ns)

 <State 20>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [93]  (3.29 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_0_3', Group_5/sample.c:1860) [101]  (0 ns)
	'getelementptr' operation ('d_addr_63', Group_5/sample.c:1862) [103]  (0 ns)
	'load' operation ('d_load_63', Group_5/sample.c:1862) on array 'd' [104]  (2.77 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_63', Group_5/sample.c:1862) on array 'd' [104]  (2.77 ns)

 <State 23>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_0_1', Group_5/sample.c:1865) with incoming values : ('k_2_0_1', Group_5/sample.c:1865) [108]  (0 ns)
	'add' operation ('sum5_0_1', Group_5/sample.c:1857) [118]  (1.73 ns)
	'getelementptr' operation ('A_6_addr_1', Group_5/sample.c:1857) [134]  (0 ns)
	'load' operation ('A_6_load_1', Group_5/sample.c:1857) on array 'A_6' [135]  (1.75 ns)

 <State 24>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_1', Group_5/sample.c:1857) on array 'A_0' [123]  (1.75 ns)
	'mux' operation ('tmp_343', Group_5/sample.c:1857) [138]  (1.83 ns)

 <State 25>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [144]  (3.66 ns)

 <State 26>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [144]  (3.66 ns)

 <State 27>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [144]  (3.66 ns)

 <State 28>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [144]  (3.66 ns)

 <State 29>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [144]  (3.66 ns)

 <State 30>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [145]  (3.29 ns)

 <State 31>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [145]  (3.29 ns)

 <State 32>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [145]  (3.29 ns)

 <State 33>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [145]  (3.29 ns)

 <State 34>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [145]  (3.29 ns)

 <State 35>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [145]  (3.29 ns)

 <State 36>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [145]  (3.29 ns)

 <State 37>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [145]  (3.29 ns)

 <State 38>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_0_s', Group_5/sample.c:1860) [153]  (0 ns)
	'getelementptr' operation ('d_addr_65', Group_5/sample.c:1862) [155]  (0 ns)
	'load' operation ('d_load_65', Group_5/sample.c:1862) on array 'd' [156]  (2.77 ns)

 <State 39>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_65', Group_5/sample.c:1862) on array 'd' [156]  (2.77 ns)

 <State 40>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_0_2', Group_5/sample.c:1865) with incoming values : ('k_2_0_2', Group_5/sample.c:1865) [160]  (0 ns)
	'add' operation ('sum5_0_2', Group_5/sample.c:1857) [170]  (1.73 ns)
	'getelementptr' operation ('A_3_addr_3', Group_5/sample.c:1857) [180]  (0 ns)
	'load' operation ('A_3_load_3', Group_5/sample.c:1857) on array 'A_3' [181]  (1.75 ns)

 <State 41>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_3', Group_5/sample.c:1857) on array 'A_0' [175]  (1.75 ns)
	'mux' operation ('tmp_347', Group_5/sample.c:1857) [190]  (1.83 ns)

 <State 42>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [195]  (3.66 ns)

 <State 43>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [195]  (3.66 ns)

 <State 44>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [195]  (3.66 ns)

 <State 45>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [195]  (3.66 ns)

 <State 46>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [195]  (3.66 ns)

 <State 47>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [196]  (3.29 ns)

 <State 48>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [196]  (3.29 ns)

 <State 49>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [196]  (3.29 ns)

 <State 50>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [196]  (3.29 ns)

 <State 51>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [196]  (3.29 ns)

 <State 52>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [196]  (3.29 ns)

 <State 53>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [196]  (3.29 ns)

 <State 54>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [196]  (3.29 ns)

 <State 55>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_0_4', Group_5/sample.c:1860) [202]  (0 ns)
	'getelementptr' operation ('d_addr_68', Group_5/sample.c:1862) [204]  (0 ns)
	'load' operation ('d_load_68', Group_5/sample.c:1862) on array 'd' [205]  (2.77 ns)

 <State 56>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_68', Group_5/sample.c:1862) on array 'd' [205]  (2.77 ns)

 <State 57>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_0_3', Group_5/sample.c:1865) with incoming values : ('k_2_0_3', Group_5/sample.c:1865) [209]  (0 ns)
	'add' operation ('sum5_0_3', Group_5/sample.c:1857) [219]  (1.73 ns)
	'getelementptr' operation ('A_1_addr_6', Group_5/sample.c:1857) [225]  (0 ns)
	'load' operation ('A_1_load_6', Group_5/sample.c:1857) on array 'A_1' [226]  (1.75 ns)

 <State 58>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_6', Group_5/sample.c:1857) on array 'A_0' [224]  (1.75 ns)
	'mux' operation ('tmp_353', Group_5/sample.c:1857) [239]  (1.83 ns)

 <State 59>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [244]  (3.66 ns)

 <State 60>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [244]  (3.66 ns)

 <State 61>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [244]  (3.66 ns)

 <State 62>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [244]  (3.66 ns)

 <State 63>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [244]  (3.66 ns)

 <State 64>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [245]  (3.29 ns)

 <State 65>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [245]  (3.29 ns)

 <State 66>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [245]  (3.29 ns)

 <State 67>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [245]  (3.29 ns)

 <State 68>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [245]  (3.29 ns)

 <State 69>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [245]  (3.29 ns)

 <State 70>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [245]  (3.29 ns)

 <State 71>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [245]  (3.29 ns)

 <State 72>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_0_5', Group_5/sample.c:1860) [251]  (0 ns)
	'getelementptr' operation ('d_addr_71', Group_5/sample.c:1862) [253]  (0 ns)
	'load' operation ('d_load_71', Group_5/sample.c:1862) on array 'd' [254]  (2.77 ns)

 <State 73>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_71', Group_5/sample.c:1862) on array 'd' [254]  (2.77 ns)

 <State 74>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_0_4', Group_5/sample.c:1865) with incoming values : ('k_2_0_4', Group_5/sample.c:1865) [258]  (0 ns)
	'add' operation ('sum5_0_4', Group_5/sample.c:1857) [268]  (1.73 ns)
	'getelementptr' operation ('A_7_addr_9', Group_5/sample.c:1857) [286]  (0 ns)
	'load' operation ('A_7_load_9', Group_5/sample.c:1857) on array 'A_7' [287]  (1.75 ns)

 <State 75>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_9', Group_5/sample.c:1857) on array 'A_0' [273]  (1.75 ns)
	'mux' operation ('tmp_359', Group_5/sample.c:1857) [288]  (1.83 ns)

 <State 76>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [293]  (3.66 ns)

 <State 77>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [293]  (3.66 ns)

 <State 78>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [293]  (3.66 ns)

 <State 79>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [293]  (3.66 ns)

 <State 80>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [293]  (3.66 ns)

 <State 81>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [294]  (3.29 ns)

 <State 82>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [294]  (3.29 ns)

 <State 83>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [294]  (3.29 ns)

 <State 84>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [294]  (3.29 ns)

 <State 85>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [294]  (3.29 ns)

 <State 86>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [294]  (3.29 ns)

 <State 87>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [294]  (3.29 ns)

 <State 88>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [294]  (3.29 ns)

 <State 89>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_0_6', Group_5/sample.c:1860) [300]  (0 ns)
	'getelementptr' operation ('d_addr_75', Group_5/sample.c:1862) [302]  (0 ns)
	'load' operation ('d_load_75', Group_5/sample.c:1862) on array 'd' [303]  (2.77 ns)

 <State 90>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_75', Group_5/sample.c:1862) on array 'd' [303]  (2.77 ns)

 <State 91>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_0_5', Group_5/sample.c:1865) with incoming values : ('k_2_0_5', Group_5/sample.c:1865) [307]  (0 ns)
	'add' operation ('sum5_0_5', Group_5/sample.c:1857) [317]  (1.73 ns)
	'getelementptr' operation ('A_1_addr_13', Group_5/sample.c:1857) [323]  (0 ns)
	'load' operation ('A_1_load_13', Group_5/sample.c:1857) on array 'A_1' [324]  (1.75 ns)

 <State 92>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_13', Group_5/sample.c:1857) on array 'A_0' [322]  (1.75 ns)
	'mux' operation ('tmp_367', Group_5/sample.c:1857) [337]  (1.83 ns)

 <State 93>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [342]  (3.66 ns)

 <State 94>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [342]  (3.66 ns)

 <State 95>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [342]  (3.66 ns)

 <State 96>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [342]  (3.66 ns)

 <State 97>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [342]  (3.66 ns)

 <State 98>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [343]  (3.29 ns)

 <State 99>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [343]  (3.29 ns)

 <State 100>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [343]  (3.29 ns)

 <State 101>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [343]  (3.29 ns)

 <State 102>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [343]  (3.29 ns)

 <State 103>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [343]  (3.29 ns)

 <State 104>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [343]  (3.29 ns)

 <State 105>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [343]  (3.29 ns)

 <State 106>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_0_8', Group_5/sample.c:1860) [349]  (0 ns)
	'getelementptr' operation ('d_addr_79', Group_5/sample.c:1862) [351]  (0 ns)
	'load' operation ('d_load_79', Group_5/sample.c:1862) on array 'd' [352]  (2.77 ns)

 <State 107>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_79', Group_5/sample.c:1862) on array 'd' [352]  (2.77 ns)

 <State 108>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_0_6', Group_5/sample.c:1865) with incoming values : ('k_2_0_6', Group_5/sample.c:1865) [356]  (0 ns)
	'add' operation ('sum5_0_6', Group_5/sample.c:1857) [366]  (1.73 ns)
	'getelementptr' operation ('A_2_addr_17', Group_5/sample.c:1857) [374]  (0 ns)
	'load' operation ('A_2_load_17', Group_5/sample.c:1857) on array 'A_2' [375]  (1.75 ns)

 <State 109>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_17', Group_5/sample.c:1857) on array 'A_0' [371]  (1.75 ns)
	'mux' operation ('tmp_375', Group_5/sample.c:1857) [386]  (1.83 ns)

 <State 110>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [391]  (3.66 ns)

 <State 111>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [391]  (3.66 ns)

 <State 112>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [391]  (3.66 ns)

 <State 113>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [391]  (3.66 ns)

 <State 114>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [391]  (3.66 ns)

 <State 115>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [392]  (3.29 ns)

 <State 116>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [392]  (3.29 ns)

 <State 117>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [392]  (3.29 ns)

 <State 118>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [392]  (3.29 ns)

 <State 119>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [392]  (3.29 ns)

 <State 120>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [392]  (3.29 ns)

 <State 121>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [392]  (3.29 ns)

 <State 122>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [392]  (3.29 ns)

 <State 123>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_0_9', Group_5/sample.c:1860) [398]  (0 ns)
	'getelementptr' operation ('d_addr_83', Group_5/sample.c:1862) [400]  (0 ns)
	'load' operation ('d_load_83', Group_5/sample.c:1862) on array 'd' [401]  (2.77 ns)

 <State 124>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_83', Group_5/sample.c:1862) on array 'd' [401]  (2.77 ns)

 <State 125>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_0_7', Group_5/sample.c:1865) with incoming values : ('k_2_0_7', Group_5/sample.c:1865) [405]  (0 ns)
	'add' operation ('sum5_0_7', Group_5/sample.c:1857) [415]  (1.73 ns)
	'getelementptr' operation ('A_3_addr_21', Group_5/sample.c:1857) [425]  (0 ns)
	'load' operation ('A_3_load_21', Group_5/sample.c:1857) on array 'A_3' [426]  (1.75 ns)

 <State 126>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_21', Group_5/sample.c:1857) on array 'A_0' [420]  (1.75 ns)
	'mux' operation ('tmp_379', Group_5/sample.c:1857) [435]  (1.83 ns)

 <State 127>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [440]  (3.66 ns)

 <State 128>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [440]  (3.66 ns)

 <State 129>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [440]  (3.66 ns)

 <State 130>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [440]  (3.66 ns)

 <State 131>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [440]  (3.66 ns)

 <State 132>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [441]  (3.29 ns)

 <State 133>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [441]  (3.29 ns)

 <State 134>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [441]  (3.29 ns)

 <State 135>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [441]  (3.29 ns)

 <State 136>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [441]  (3.29 ns)

 <State 137>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [441]  (3.29 ns)

 <State 138>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [441]  (3.29 ns)

 <State 139>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [441]  (3.29 ns)

 <State 140>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C_7_addr', Group_5/sample.c:1871) [445]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_7', Group_5/sample.c:1862 on array 'C_7' [446]  (1.75 ns)

 <State 141>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_1', Group_5/sample.c:1860) with incoming values : ('j_14_1_7', Group_5/sample.c:1860) [460]  (0 ns)
	'getelementptr' operation ('d_addr_64', Group_5/sample.c:1862) [469]  (0 ns)
	'load' operation ('d_load_64', Group_5/sample.c:1862) on array 'd' [470]  (2.77 ns)

 <State 142>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_64', Group_5/sample.c:1862) on array 'd' [470]  (2.77 ns)

 <State 143>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_1', Group_5/sample.c:1865) with incoming values : ('k_2_1', Group_5/sample.c:1865) [474]  (0 ns)
	'add' operation ('sum8_1', Group_5/sample.c:1868) [507]  (1.78 ns)

 <State 144>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_arra_40', Group_5/sample.c:1868) [510]  (0 ns)
	'load' operation ('dense_13_kernel_arra_41', Group_5/sample.c:1868) on array 'dense_13_kernel_arra_7' [511]  (2.77 ns)

 <State 145>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_2', Group_5/sample.c:1865) on array 'A_0' [490]  (1.75 ns)
	'mux' operation ('tmp_345', Group_5/sample.c:1865) [505]  (1.83 ns)

 <State 146>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [512]  (3.66 ns)

 <State 147>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [512]  (3.66 ns)

 <State 148>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [512]  (3.66 ns)

 <State 149>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [512]  (3.66 ns)

 <State 150>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [512]  (3.66 ns)

 <State 151>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [513]  (3.29 ns)

 <State 152>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [513]  (3.29 ns)

 <State 153>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [513]  (3.29 ns)

 <State 154>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [513]  (3.29 ns)

 <State 155>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [513]  (3.29 ns)

 <State 156>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [513]  (3.29 ns)

 <State 157>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [513]  (3.29 ns)

 <State 158>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [513]  (3.29 ns)

 <State 159>: 3.49ns
The critical path consists of the following:
	'add' operation ('sum2_1', Group_5/sample.c:1860) [517]  (1.73 ns)
	'getelementptr' operation ('C_0_addr_1', Group_5/sample.c:1871) [520]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1', Group_5/sample.c:1862 on array 'C_0' [521]  (1.75 ns)

 <State 160>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_66', Group_5/sample.c:1862) on array 'd' [525]  (2.77 ns)

 <State 161>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_1_1', Group_5/sample.c:1865) with incoming values : ('k_2_1_1', Group_5/sample.c:1865) [529]  (0 ns)
	'add' operation ('sum5_1_1', Group_5/sample.c:1857) [539]  (1.73 ns)
	'getelementptr' operation ('A_3_addr_4', Group_5/sample.c:1857) [550]  (0 ns)
	'load' operation ('A_3_load_4', Group_5/sample.c:1857) on array 'A_3' [551]  (1.75 ns)

 <State 162>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_4', Group_5/sample.c:1857) on array 'A_0' [545]  (1.75 ns)
	'mux' operation ('tmp_349', Group_5/sample.c:1857) [560]  (1.83 ns)

 <State 163>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [566]  (3.66 ns)

 <State 164>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [566]  (3.66 ns)

 <State 165>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [566]  (3.66 ns)

 <State 166>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [566]  (3.66 ns)

 <State 167>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [566]  (3.66 ns)

 <State 168>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [567]  (3.29 ns)

 <State 169>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [567]  (3.29 ns)

 <State 170>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [567]  (3.29 ns)

 <State 171>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [567]  (3.29 ns)

 <State 172>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [567]  (3.29 ns)

 <State 173>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [567]  (3.29 ns)

 <State 174>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [567]  (3.29 ns)

 <State 175>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [567]  (3.29 ns)

 <State 176>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_1_3', Group_5/sample.c:1860) [576]  (0 ns)
	'getelementptr' operation ('d_addr_69', Group_5/sample.c:1862) [578]  (0 ns)
	'load' operation ('d_load_69', Group_5/sample.c:1862) on array 'd' [579]  (2.77 ns)

 <State 177>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_69', Group_5/sample.c:1862) on array 'd' [579]  (2.77 ns)

 <State 178>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_1_2', Group_5/sample.c:1865) with incoming values : ('k_2_1_2', Group_5/sample.c:1865) [583]  (0 ns)
	'add' operation ('sum5_1_2', Group_5/sample.c:1857) [593]  (1.73 ns)
	'getelementptr' operation ('A_1_addr_7', Group_5/sample.c:1857) [600]  (0 ns)
	'load' operation ('A_1_load_7', Group_5/sample.c:1857) on array 'A_1' [601]  (1.75 ns)

 <State 179>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_7', Group_5/sample.c:1857) on array 'A_0' [599]  (1.75 ns)
	'mux' operation ('tmp_355', Group_5/sample.c:1857) [614]  (1.83 ns)

 <State 180>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [619]  (3.66 ns)

 <State 181>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [619]  (3.66 ns)

 <State 182>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [619]  (3.66 ns)

 <State 183>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [619]  (3.66 ns)

 <State 184>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [619]  (3.66 ns)

 <State 185>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [620]  (3.29 ns)

 <State 186>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [620]  (3.29 ns)

 <State 187>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [620]  (3.29 ns)

 <State 188>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [620]  (3.29 ns)

 <State 189>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [620]  (3.29 ns)

 <State 190>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [620]  (3.29 ns)

 <State 191>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [620]  (3.29 ns)

 <State 192>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [620]  (3.29 ns)

 <State 193>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_1_4', Group_5/sample.c:1860) [626]  (0 ns)
	'getelementptr' operation ('d_addr_73', Group_5/sample.c:1862) [628]  (0 ns)
	'load' operation ('d_load_73', Group_5/sample.c:1862) on array 'd' [629]  (2.77 ns)

 <State 194>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_73', Group_5/sample.c:1862) on array 'd' [629]  (2.77 ns)

 <State 195>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_1_3', Group_5/sample.c:1865) with incoming values : ('k_2_1_3', Group_5/sample.c:1865) [633]  (0 ns)
	'add' operation ('sum5_1_3', Group_5/sample.c:1857) [643]  (1.73 ns)
	'getelementptr' operation ('A_1_addr_11', Group_5/sample.c:1857) [650]  (0 ns)
	'load' operation ('A_1_load_11', Group_5/sample.c:1857) on array 'A_1' [651]  (1.75 ns)

 <State 196>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_11', Group_5/sample.c:1857) on array 'A_0' [649]  (1.75 ns)
	'mux' operation ('tmp_363', Group_5/sample.c:1857) [664]  (1.83 ns)

 <State 197>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [669]  (3.66 ns)

 <State 198>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [669]  (3.66 ns)

 <State 199>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [669]  (3.66 ns)

 <State 200>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [669]  (3.66 ns)

 <State 201>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [669]  (3.66 ns)

 <State 202>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [670]  (3.29 ns)

 <State 203>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [670]  (3.29 ns)

 <State 204>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [670]  (3.29 ns)

 <State 205>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [670]  (3.29 ns)

 <State 206>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [670]  (3.29 ns)

 <State 207>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [670]  (3.29 ns)

 <State 208>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [670]  (3.29 ns)

 <State 209>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [670]  (3.29 ns)

 <State 210>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_1_5', Group_5/sample.c:1860) [676]  (0 ns)
	'getelementptr' operation ('d_addr_77', Group_5/sample.c:1862) [678]  (0 ns)
	'load' operation ('d_load_77', Group_5/sample.c:1862) on array 'd' [679]  (2.77 ns)

 <State 211>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_77', Group_5/sample.c:1862) on array 'd' [679]  (2.77 ns)

 <State 212>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_1_4', Group_5/sample.c:1865) with incoming values : ('k_2_1_4', Group_5/sample.c:1865) [683]  (0 ns)
	'add' operation ('sum5_1_4', Group_5/sample.c:1857) [693]  (1.73 ns)
	'getelementptr' operation ('A_7_addr_15', Group_5/sample.c:1857) [712]  (0 ns)
	'load' operation ('A_7_load_15', Group_5/sample.c:1857) on array 'A_7' [713]  (1.75 ns)

 <State 213>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_15', Group_5/sample.c:1857) on array 'A_0' [699]  (1.75 ns)
	'mux' operation ('tmp_371', Group_5/sample.c:1857) [714]  (1.83 ns)

 <State 214>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [719]  (3.66 ns)

 <State 215>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [719]  (3.66 ns)

 <State 216>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [719]  (3.66 ns)

 <State 217>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [719]  (3.66 ns)

 <State 218>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [719]  (3.66 ns)

 <State 219>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [720]  (3.29 ns)

 <State 220>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [720]  (3.29 ns)

 <State 221>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [720]  (3.29 ns)

 <State 222>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [720]  (3.29 ns)

 <State 223>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [720]  (3.29 ns)

 <State 224>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [720]  (3.29 ns)

 <State 225>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [720]  (3.29 ns)

 <State 226>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [720]  (3.29 ns)

 <State 227>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_1_6', Group_5/sample.c:1860) [726]  (0 ns)
	'getelementptr' operation ('d_addr_81', Group_5/sample.c:1862) [728]  (0 ns)
	'load' operation ('d_load_81', Group_5/sample.c:1862) on array 'd' [729]  (2.77 ns)

 <State 228>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_81', Group_5/sample.c:1862) on array 'd' [729]  (2.77 ns)

 <State 229>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_1_5', Group_5/sample.c:1865) with incoming values : ('k_2_1_5', Group_5/sample.c:1865) [733]  (0 ns)
	'add' operation ('sum5_1_5', Group_5/sample.c:1857) [743]  (1.73 ns)
	'getelementptr' operation ('A_2_addr_19', Group_5/sample.c:1857) [752]  (0 ns)
	'load' operation ('A_2_load_19', Group_5/sample.c:1857) on array 'A_2' [753]  (1.75 ns)

 <State 230>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_19', Group_5/sample.c:1857) on array 'A_0' [749]  (1.75 ns)
	'mux' operation ('tmp_377', Group_5/sample.c:1857) [764]  (1.83 ns)

 <State 231>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [769]  (3.66 ns)

 <State 232>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [769]  (3.66 ns)

 <State 233>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [769]  (3.66 ns)

 <State 234>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [769]  (3.66 ns)

 <State 235>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [769]  (3.66 ns)

 <State 236>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [770]  (3.29 ns)

 <State 237>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [770]  (3.29 ns)

 <State 238>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [770]  (3.29 ns)

 <State 239>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [770]  (3.29 ns)

 <State 240>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [770]  (3.29 ns)

 <State 241>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [770]  (3.29 ns)

 <State 242>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [770]  (3.29 ns)

 <State 243>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [770]  (3.29 ns)

 <State 244>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_1_8', Group_5/sample.c:1860) [776]  (0 ns)
	'getelementptr' operation ('d_addr_85', Group_5/sample.c:1862) [778]  (0 ns)
	'load' operation ('d_load_85', Group_5/sample.c:1862) on array 'd' [779]  (2.77 ns)

 <State 245>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_85', Group_5/sample.c:1862) on array 'd' [779]  (2.77 ns)

 <State 246>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_1_6', Group_5/sample.c:1865) with incoming values : ('k_2_1_6', Group_5/sample.c:1865) [783]  (0 ns)
	'add' operation ('sum5_1_6', Group_5/sample.c:1857) [793]  (1.73 ns)
	'getelementptr' operation ('A_4_addr_23', Group_5/sample.c:1857) [806]  (0 ns)
	'load' operation ('A_4_load_23', Group_5/sample.c:1857) on array 'A_4' [807]  (1.75 ns)

 <State 247>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_23', Group_5/sample.c:1857) on array 'A_0' [799]  (1.75 ns)
	'mux' operation ('tmp_381', Group_5/sample.c:1857) [814]  (1.83 ns)

 <State 248>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [819]  (3.66 ns)

 <State 249>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [819]  (3.66 ns)

 <State 250>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [819]  (3.66 ns)

 <State 251>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [819]  (3.66 ns)

 <State 252>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [819]  (3.66 ns)

 <State 253>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [820]  (3.29 ns)

 <State 254>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [820]  (3.29 ns)

 <State 255>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [820]  (3.29 ns)

 <State 256>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [820]  (3.29 ns)

 <State 257>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [820]  (3.29 ns)

 <State 258>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [820]  (3.29 ns)

 <State 259>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [820]  (3.29 ns)

 <State 260>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [820]  (3.29 ns)

 <State 261>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_1_9', Group_5/sample.c:1860) [826]  (0 ns)
	'getelementptr' operation ('d_addr_88', Group_5/sample.c:1862) [828]  (0 ns)
	'load' operation ('d_load_88', Group_5/sample.c:1862) on array 'd' [829]  (2.77 ns)

 <State 262>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_88', Group_5/sample.c:1862) on array 'd' [829]  (2.77 ns)

 <State 263>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_1_7', Group_5/sample.c:1865) with incoming values : ('k_2_1_7', Group_5/sample.c:1865) [833]  (0 ns)
	'add' operation ('sum5_1_7', Group_5/sample.c:1857) [843]  (1.73 ns)
	'getelementptr' operation ('A_5_addr_26', Group_5/sample.c:1857) [858]  (0 ns)
	'load' operation ('A_5_load_26', Group_5/sample.c:1857) on array 'A_5' [859]  (1.75 ns)

 <State 264>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_26', Group_5/sample.c:1857) on array 'A_0' [849]  (1.75 ns)
	'mux' operation ('tmp_384', Group_5/sample.c:1857) [864]  (1.83 ns)

 <State 265>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [869]  (3.66 ns)

 <State 266>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [869]  (3.66 ns)

 <State 267>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [869]  (3.66 ns)

 <State 268>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [869]  (3.66 ns)

 <State 269>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [869]  (3.66 ns)

 <State 270>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [870]  (3.29 ns)

 <State 271>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [870]  (3.29 ns)

 <State 272>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [870]  (3.29 ns)

 <State 273>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [870]  (3.29 ns)

 <State 274>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [870]  (3.29 ns)

 <State 275>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [870]  (3.29 ns)

 <State 276>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [870]  (3.29 ns)

 <State 277>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [870]  (3.29 ns)

 <State 278>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C_7_addr_1', Group_5/sample.c:1871) [874]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_7', Group_5/sample.c:1862 on array 'C_7' [875]  (1.75 ns)

 <State 279>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2', Group_5/sample.c:1860) with incoming values : ('j_14_2_7', Group_5/sample.c:1860) [889]  (0 ns)
	'getelementptr' operation ('d_addr_67', Group_5/sample.c:1862) [897]  (0 ns)
	'load' operation ('d_load_67', Group_5/sample.c:1862) on array 'd' [898]  (2.77 ns)

 <State 280>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_67', Group_5/sample.c:1862) on array 'd' [898]  (2.77 ns)

 <State 281>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_s', Group_5/sample.c:1865) with incoming values : ('k_2_2', Group_5/sample.c:1865) [902]  (0 ns)
	'add' operation ('sum8_2', Group_5/sample.c:1868) [934]  (1.78 ns)

 <State 282>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_arra_56', Group_5/sample.c:1868) [937]  (0 ns)
	'load' operation ('dense_13_kernel_arra_57', Group_5/sample.c:1868) on array 'dense_13_kernel_arra_7' [938]  (2.77 ns)

 <State 283>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_5', Group_5/sample.c:1865) on array 'A_0' [917]  (1.75 ns)
	'mux' operation ('tmp_351', Group_5/sample.c:1865) [932]  (1.83 ns)

 <State 284>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [939]  (3.66 ns)

 <State 285>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [939]  (3.66 ns)

 <State 286>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [939]  (3.66 ns)

 <State 287>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [939]  (3.66 ns)

 <State 288>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [939]  (3.66 ns)

 <State 289>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [940]  (3.29 ns)

 <State 290>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [940]  (3.29 ns)

 <State 291>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [940]  (3.29 ns)

 <State 292>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [940]  (3.29 ns)

 <State 293>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [940]  (3.29 ns)

 <State 294>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [940]  (3.29 ns)

 <State 295>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [940]  (3.29 ns)

 <State 296>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [940]  (3.29 ns)

 <State 297>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_2_s', Group_5/sample.c:1860) [949]  (0 ns)
	'getelementptr' operation ('d_addr_70', Group_5/sample.c:1862) [951]  (0 ns)
	'load' operation ('d_load_70', Group_5/sample.c:1862) on array 'd' [952]  (2.77 ns)

 <State 298>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_70', Group_5/sample.c:1862) on array 'd' [952]  (2.77 ns)

 <State 299>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_214_1', Group_5/sample.c:1865) with incoming values : ('k_2_2_1', Group_5/sample.c:1865) [956]  (0 ns)
	'add' operation ('sum5_2_1', Group_5/sample.c:1857) [966]  (1.73 ns)
	'getelementptr' operation ('A_7_addr_8', Group_5/sample.c:1857) [984]  (0 ns)
	'load' operation ('A_7_load_8', Group_5/sample.c:1857) on array 'A_7' [985]  (1.75 ns)

 <State 300>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_8', Group_5/sample.c:1857) on array 'A_0' [971]  (1.75 ns)
	'mux' operation ('tmp_357', Group_5/sample.c:1857) [986]  (1.83 ns)

 <State 301>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [992]  (3.66 ns)

 <State 302>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [992]  (3.66 ns)

 <State 303>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [992]  (3.66 ns)

 <State 304>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [992]  (3.66 ns)

 <State 305>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [992]  (3.66 ns)

 <State 306>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [993]  (3.29 ns)

 <State 307>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [993]  (3.29 ns)

 <State 308>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [993]  (3.29 ns)

 <State 309>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [993]  (3.29 ns)

 <State 310>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [993]  (3.29 ns)

 <State 311>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [993]  (3.29 ns)

 <State 312>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [993]  (3.29 ns)

 <State 313>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [993]  (3.29 ns)

 <State 314>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_2_3', Group_5/sample.c:1860) [1002]  (0 ns)
	'getelementptr' operation ('d_addr_74', Group_5/sample.c:1862) [1004]  (0 ns)
	'load' operation ('d_load_74', Group_5/sample.c:1862) on array 'd' [1005]  (2.77 ns)

 <State 315>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_74', Group_5/sample.c:1862) on array 'd' [1005]  (2.77 ns)

 <State 316>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_214_2', Group_5/sample.c:1865) with incoming values : ('k_2_2_2', Group_5/sample.c:1865) [1009]  (0 ns)
	'add' operation ('sum5_2_2', Group_5/sample.c:1857) [1019]  (1.73 ns)
	'getelementptr' operation ('A_4_addr_12', Group_5/sample.c:1857) [1031]  (0 ns)
	'load' operation ('A_4_load_12', Group_5/sample.c:1857) on array 'A_4' [1032]  (1.75 ns)

 <State 317>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_12', Group_5/sample.c:1857) on array 'A_0' [1024]  (1.75 ns)
	'mux' operation ('tmp_365', Group_5/sample.c:1857) [1039]  (1.83 ns)

 <State 318>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1044]  (3.66 ns)

 <State 319>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1044]  (3.66 ns)

 <State 320>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1044]  (3.66 ns)

 <State 321>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1044]  (3.66 ns)

 <State 322>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1044]  (3.66 ns)

 <State 323>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1045]  (3.29 ns)

 <State 324>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1045]  (3.29 ns)

 <State 325>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1045]  (3.29 ns)

 <State 326>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1045]  (3.29 ns)

 <State 327>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1045]  (3.29 ns)

 <State 328>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1045]  (3.29 ns)

 <State 329>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1045]  (3.29 ns)

 <State 330>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1045]  (3.29 ns)

 <State 331>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_2_4', Group_5/sample.c:1860) [1051]  (0 ns)
	'getelementptr' operation ('d_addr_78', Group_5/sample.c:1862) [1053]  (0 ns)
	'load' operation ('d_load_78', Group_5/sample.c:1862) on array 'd' [1054]  (2.77 ns)

 <State 332>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_78', Group_5/sample.c:1862) on array 'd' [1054]  (2.77 ns)

 <State 333>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_214_3', Group_5/sample.c:1865) with incoming values : ('k_2_2_3', Group_5/sample.c:1865) [1058]  (0 ns)
	'add' operation ('sum5_2_3', Group_5/sample.c:1857) [1068]  (1.73 ns)
	'getelementptr' operation ('A_1_addr_16', Group_5/sample.c:1857) [1074]  (0 ns)
	'load' operation ('A_1_load_16', Group_5/sample.c:1857) on array 'A_1' [1075]  (1.75 ns)

 <State 334>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_16', Group_5/sample.c:1857) on array 'A_0' [1073]  (1.75 ns)
	'mux' operation ('tmp_373', Group_5/sample.c:1857) [1088]  (1.83 ns)

 <State 335>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1093]  (3.66 ns)

 <State 336>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1093]  (3.66 ns)

 <State 337>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1093]  (3.66 ns)

 <State 338>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1093]  (3.66 ns)

 <State 339>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1093]  (3.66 ns)

 <State 340>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1094]  (3.29 ns)

 <State 341>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1094]  (3.29 ns)

 <State 342>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1094]  (3.29 ns)

 <State 343>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1094]  (3.29 ns)

 <State 344>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1094]  (3.29 ns)

 <State 345>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1094]  (3.29 ns)

 <State 346>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1094]  (3.29 ns)

 <State 347>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1094]  (3.29 ns)

 <State 348>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_2_5', Group_5/sample.c:1860) [1100]  (0 ns)
	'getelementptr' operation ('d_addr_82', Group_5/sample.c:1862) [1102]  (0 ns)
	'load' operation ('d_load_82', Group_5/sample.c:1862) on array 'd' [1103]  (2.77 ns)

 <State 349>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_82', Group_5/sample.c:1862) on array 'd' [1103]  (2.77 ns)

 <State 350>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_214_4', Group_5/sample.c:1865) with incoming values : ('k_2_2_4', Group_5/sample.c:1865) [1107]  (0 ns)
	'add' operation ('sum5_2_4', Group_5/sample.c:1857) [1117]  (1.73 ns)
	'getelementptr' operation ('A_0_addr_20', Group_5/sample.c:1857) [1121]  (0 ns)
	'load' operation ('A_0_load_20', Group_5/sample.c:1857) on array 'A_0' [1122]  (1.75 ns)

 <State 351>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_20', Group_5/sample.c:1857) on array 'A_0' [1122]  (1.75 ns)
	'mux' operation ('tmp_378', Group_5/sample.c:1857) [1137]  (1.83 ns)

 <State 352>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1142]  (3.66 ns)

 <State 353>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1142]  (3.66 ns)

 <State 354>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1142]  (3.66 ns)

 <State 355>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1142]  (3.66 ns)

 <State 356>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1142]  (3.66 ns)

 <State 357>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1143]  (3.29 ns)

 <State 358>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1143]  (3.29 ns)

 <State 359>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1143]  (3.29 ns)

 <State 360>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1143]  (3.29 ns)

 <State 361>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1143]  (3.29 ns)

 <State 362>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1143]  (3.29 ns)

 <State 363>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1143]  (3.29 ns)

 <State 364>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1143]  (3.29 ns)

 <State 365>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_2_6', Group_5/sample.c:1860) [1149]  (0 ns)
	'getelementptr' operation ('d_addr_86', Group_5/sample.c:1862) [1151]  (0 ns)
	'load' operation ('d_load_86', Group_5/sample.c:1862) on array 'd' [1152]  (2.77 ns)

 <State 366>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_86', Group_5/sample.c:1862) on array 'd' [1152]  (2.77 ns)

 <State 367>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_214_5', Group_5/sample.c:1865) with incoming values : ('k_2_2_5', Group_5/sample.c:1865) [1156]  (0 ns)
	'add' operation ('sum5_2_5', Group_5/sample.c:1857) [1166]  (1.73 ns)
	'getelementptr' operation ('A_3_addr_24', Group_5/sample.c:1857) [1176]  (0 ns)
	'load' operation ('A_3_load_24', Group_5/sample.c:1857) on array 'A_3' [1177]  (1.75 ns)

 <State 368>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_24', Group_5/sample.c:1857) on array 'A_0' [1171]  (1.75 ns)
	'mux' operation ('tmp_382', Group_5/sample.c:1857) [1186]  (1.83 ns)

 <State 369>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1191]  (3.66 ns)

 <State 370>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1191]  (3.66 ns)

 <State 371>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1191]  (3.66 ns)

 <State 372>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1191]  (3.66 ns)

 <State 373>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1191]  (3.66 ns)

 <State 374>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1192]  (3.29 ns)

 <State 375>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1192]  (3.29 ns)

 <State 376>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1192]  (3.29 ns)

 <State 377>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1192]  (3.29 ns)

 <State 378>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1192]  (3.29 ns)

 <State 379>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1192]  (3.29 ns)

 <State 380>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1192]  (3.29 ns)

 <State 381>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1192]  (3.29 ns)

 <State 382>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_2_8', Group_5/sample.c:1860) [1198]  (0 ns)
	'getelementptr' operation ('d_addr_89', Group_5/sample.c:1862) [1200]  (0 ns)
	'load' operation ('d_load_89', Group_5/sample.c:1862) on array 'd' [1201]  (2.77 ns)

 <State 383>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_89', Group_5/sample.c:1862) on array 'd' [1201]  (2.77 ns)

 <State 384>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_214_6', Group_5/sample.c:1865) with incoming values : ('k_2_2_6', Group_5/sample.c:1865) [1205]  (0 ns)
	'add' operation ('sum5_2_6', Group_5/sample.c:1857) [1215]  (1.73 ns)
	'getelementptr' operation ('A_5_addr_27', Group_5/sample.c:1857) [1229]  (0 ns)
	'load' operation ('A_5_load_27', Group_5/sample.c:1857) on array 'A_5' [1230]  (1.75 ns)

 <State 385>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_27', Group_5/sample.c:1857) on array 'A_0' [1220]  (1.75 ns)
	'mux' operation ('tmp_385', Group_5/sample.c:1857) [1235]  (1.83 ns)

 <State 386>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1240]  (3.66 ns)

 <State 387>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1240]  (3.66 ns)

 <State 388>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1240]  (3.66 ns)

 <State 389>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1240]  (3.66 ns)

 <State 390>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1240]  (3.66 ns)

 <State 391>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1241]  (3.29 ns)

 <State 392>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1241]  (3.29 ns)

 <State 393>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1241]  (3.29 ns)

 <State 394>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1241]  (3.29 ns)

 <State 395>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1241]  (3.29 ns)

 <State 396>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1241]  (3.29 ns)

 <State 397>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1241]  (3.29 ns)

 <State 398>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1241]  (3.29 ns)

 <State 399>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_2_9', Group_5/sample.c:1860) [1247]  (0 ns)
	'getelementptr' operation ('d_addr_91', Group_5/sample.c:1862) [1249]  (0 ns)
	'load' operation ('d_load_91', Group_5/sample.c:1862) on array 'd' [1250]  (2.77 ns)

 <State 400>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_91', Group_5/sample.c:1862) on array 'd' [1250]  (2.77 ns)

 <State 401>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_214_7', Group_5/sample.c:1865) with incoming values : ('k_2_2_7', Group_5/sample.c:1865) [1254]  (0 ns)
	'add' operation ('sum5_2_7', Group_5/sample.c:1857) [1264]  (1.73 ns)
	'getelementptr' operation ('A_6_addr_29', Group_5/sample.c:1857) [1280]  (0 ns)
	'load' operation ('A_6_load_29', Group_5/sample.c:1857) on array 'A_6' [1281]  (1.75 ns)

 <State 402>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_29', Group_5/sample.c:1857) on array 'A_0' [1269]  (1.75 ns)
	'mux' operation ('tmp_387', Group_5/sample.c:1857) [1284]  (1.83 ns)

 <State 403>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1289]  (3.66 ns)

 <State 404>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1289]  (3.66 ns)

 <State 405>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1289]  (3.66 ns)

 <State 406>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1289]  (3.66 ns)

 <State 407>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1289]  (3.66 ns)

 <State 408>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1290]  (3.29 ns)

 <State 409>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1290]  (3.29 ns)

 <State 410>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1290]  (3.29 ns)

 <State 411>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1290]  (3.29 ns)

 <State 412>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1290]  (3.29 ns)

 <State 413>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1290]  (3.29 ns)

 <State 414>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1290]  (3.29 ns)

 <State 415>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1290]  (3.29 ns)

 <State 416>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C_7_addr_2', Group_5/sample.c:1871) [1294]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_7', Group_5/sample.c:1862 on array 'C_7' [1295]  (1.75 ns)

 <State 417>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_3', Group_5/sample.c:1855) [1728]  (3 ns)

 <State 418>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_72', Group_5/sample.c:1862) on array 'd' [1318]  (2.77 ns)

 <State 419>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k_3', Group_5/sample.c:1865) with incoming values : ('k_2_3', Group_5/sample.c:1865) [1322]  (0 ns)
	'add' operation ('sum8_3', Group_5/sample.c:1868) [1355]  (1.78 ns)

 <State 420>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_arra_72', Group_5/sample.c:1868) [1358]  (0 ns)
	'load' operation ('dense_13_kernel_arra_73', Group_5/sample.c:1868) on array 'dense_13_kernel_arra_7' [1359]  (2.77 ns)

 <State 421>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_10', Group_5/sample.c:1865) on array 'A_0' [1338]  (1.75 ns)
	'mux' operation ('tmp_361', Group_5/sample.c:1865) [1353]  (1.83 ns)

 <State 422>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1360]  (3.66 ns)

 <State 423>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1360]  (3.66 ns)

 <State 424>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1360]  (3.66 ns)

 <State 425>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1360]  (3.66 ns)

 <State 426>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1360]  (3.66 ns)

 <State 427>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1361]  (3.29 ns)

 <State 428>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1361]  (3.29 ns)

 <State 429>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1361]  (3.29 ns)

 <State 430>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1361]  (3.29 ns)

 <State 431>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1361]  (3.29 ns)

 <State 432>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1361]  (3.29 ns)

 <State 433>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1361]  (3.29 ns)

 <State 434>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1361]  (3.29 ns)

 <State 435>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_3_s', Group_5/sample.c:1860) [1371]  (0 ns)
	'getelementptr' operation ('d_addr_76', Group_5/sample.c:1862) [1373]  (0 ns)
	'load' operation ('d_load_76', Group_5/sample.c:1862) on array 'd' [1374]  (2.77 ns)

 <State 436>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_76', Group_5/sample.c:1862) on array 'd' [1374]  (2.77 ns)

 <State 437>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_3_1', Group_5/sample.c:1865) with incoming values : ('k_2_3_1', Group_5/sample.c:1865) [1378]  (0 ns)
	'add' operation ('sum5_3_1', Group_5/sample.c:1857) [1388]  (1.73 ns)
	'getelementptr' operation ('A_2_addr_14', Group_5/sample.c:1857) [1397]  (0 ns)
	'load' operation ('A_2_load_14', Group_5/sample.c:1857) on array 'A_2' [1398]  (1.75 ns)

 <State 438>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_14', Group_5/sample.c:1857) on array 'A_0' [1394]  (1.75 ns)
	'mux' operation ('tmp_369', Group_5/sample.c:1857) [1409]  (1.83 ns)

 <State 439>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1415]  (3.66 ns)

 <State 440>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1415]  (3.66 ns)

 <State 441>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1415]  (3.66 ns)

 <State 442>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1415]  (3.66 ns)

 <State 443>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1415]  (3.66 ns)

 <State 444>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1416]  (3.29 ns)

 <State 445>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1416]  (3.29 ns)

 <State 446>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1416]  (3.29 ns)

 <State 447>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1416]  (3.29 ns)

 <State 448>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1416]  (3.29 ns)

 <State 449>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1416]  (3.29 ns)

 <State 450>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1416]  (3.29 ns)

 <State 451>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1416]  (3.29 ns)

 <State 452>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_3_3', Group_5/sample.c:1860) [1425]  (0 ns)
	'getelementptr' operation ('d_addr_80', Group_5/sample.c:1862) [1427]  (0 ns)
	'load' operation ('d_load_80', Group_5/sample.c:1862) on array 'd' [1428]  (2.77 ns)

 <State 453>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_80', Group_5/sample.c:1862) on array 'd' [1428]  (2.77 ns)

 <State 454>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_3_2', Group_5/sample.c:1865) with incoming values : ('k_2_3_2', Group_5/sample.c:1865) [1432]  (0 ns)
	'add' operation ('sum5_3_2', Group_5/sample.c:1857) [1442]  (1.73 ns)
	'getelementptr' operation ('A_0_addr_18', Group_5/sample.c:1857) [1447]  (0 ns)
	'load' operation ('A_0_load_18', Group_5/sample.c:1857) on array 'A_0' [1448]  (1.75 ns)

 <State 455>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_18', Group_5/sample.c:1857) on array 'A_0' [1448]  (1.75 ns)
	'mux' operation ('tmp_376', Group_5/sample.c:1857) [1463]  (1.83 ns)

 <State 456>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1468]  (3.66 ns)

 <State 457>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1468]  (3.66 ns)

 <State 458>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1468]  (3.66 ns)

 <State 459>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1468]  (3.66 ns)

 <State 460>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1468]  (3.66 ns)

 <State 461>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1469]  (3.29 ns)

 <State 462>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1469]  (3.29 ns)

 <State 463>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1469]  (3.29 ns)

 <State 464>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1469]  (3.29 ns)

 <State 465>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1469]  (3.29 ns)

 <State 466>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1469]  (3.29 ns)

 <State 467>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1469]  (3.29 ns)

 <State 468>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1469]  (3.29 ns)

 <State 469>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_3_4', Group_5/sample.c:1860) [1475]  (0 ns)
	'getelementptr' operation ('d_addr_84', Group_5/sample.c:1862) [1477]  (0 ns)
	'load' operation ('d_load_84', Group_5/sample.c:1862) on array 'd' [1478]  (2.77 ns)

 <State 470>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_84', Group_5/sample.c:1862) on array 'd' [1478]  (2.77 ns)

 <State 471>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_3_3', Group_5/sample.c:1865) with incoming values : ('k_2_3_3', Group_5/sample.c:1865) [1482]  (0 ns)
	'add' operation ('sum5_3_3', Group_5/sample.c:1857) [1492]  (1.73 ns)
	'getelementptr' operation ('A_6_addr_22', Group_5/sample.c:1857) [1509]  (0 ns)
	'load' operation ('A_6_load_22', Group_5/sample.c:1857) on array 'A_6' [1510]  (1.75 ns)

 <State 472>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_22', Group_5/sample.c:1857) on array 'A_0' [1498]  (1.75 ns)
	'mux' operation ('tmp_380', Group_5/sample.c:1857) [1513]  (1.83 ns)

 <State 473>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1518]  (3.66 ns)

 <State 474>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1518]  (3.66 ns)

 <State 475>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1518]  (3.66 ns)

 <State 476>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1518]  (3.66 ns)

 <State 477>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1518]  (3.66 ns)

 <State 478>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1519]  (3.29 ns)

 <State 479>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1519]  (3.29 ns)

 <State 480>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1519]  (3.29 ns)

 <State 481>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1519]  (3.29 ns)

 <State 482>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1519]  (3.29 ns)

 <State 483>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1519]  (3.29 ns)

 <State 484>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1519]  (3.29 ns)

 <State 485>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1519]  (3.29 ns)

 <State 486>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_3_5', Group_5/sample.c:1860) [1525]  (0 ns)
	'getelementptr' operation ('d_addr_87', Group_5/sample.c:1862) [1527]  (0 ns)
	'load' operation ('d_load_87', Group_5/sample.c:1862) on array 'd' [1528]  (2.77 ns)

 <State 487>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_87', Group_5/sample.c:1862) on array 'd' [1528]  (2.77 ns)

 <State 488>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_3_4', Group_5/sample.c:1865) with incoming values : ('k_2_3_4', Group_5/sample.c:1865) [1532]  (0 ns)
	'add' operation ('sum5_3_4', Group_5/sample.c:1857) [1542]  (1.73 ns)
	'getelementptr' operation ('A_3_addr_25', Group_5/sample.c:1857) [1553]  (0 ns)
	'load' operation ('A_3_load_25', Group_5/sample.c:1857) on array 'A_3' [1554]  (1.75 ns)

 <State 489>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_25', Group_5/sample.c:1857) on array 'A_0' [1548]  (1.75 ns)
	'mux' operation ('tmp_383', Group_5/sample.c:1857) [1563]  (1.83 ns)

 <State 490>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1568]  (3.66 ns)

 <State 491>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1568]  (3.66 ns)

 <State 492>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1568]  (3.66 ns)

 <State 493>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1568]  (3.66 ns)

 <State 494>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1568]  (3.66 ns)

 <State 495>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1569]  (3.29 ns)

 <State 496>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1569]  (3.29 ns)

 <State 497>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1569]  (3.29 ns)

 <State 498>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1569]  (3.29 ns)

 <State 499>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1569]  (3.29 ns)

 <State 500>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1569]  (3.29 ns)

 <State 501>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1569]  (3.29 ns)

 <State 502>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1569]  (3.29 ns)

 <State 503>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_3_6', Group_5/sample.c:1860) [1575]  (0 ns)
	'getelementptr' operation ('d_addr_90', Group_5/sample.c:1862) [1577]  (0 ns)
	'load' operation ('d_load_90', Group_5/sample.c:1862) on array 'd' [1578]  (2.77 ns)

 <State 504>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_90', Group_5/sample.c:1862) on array 'd' [1578]  (2.77 ns)

 <State 505>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_3_5', Group_5/sample.c:1865) with incoming values : ('k_2_3_5', Group_5/sample.c:1865) [1582]  (0 ns)
	'add' operation ('sum5_3_5', Group_5/sample.c:1857) [1592]  (1.73 ns)
	'getelementptr' operation ('A_5_addr_28', Group_5/sample.c:1857) [1607]  (0 ns)
	'load' operation ('A_5_load_28', Group_5/sample.c:1857) on array 'A_5' [1608]  (1.75 ns)

 <State 506>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_28', Group_5/sample.c:1857) on array 'A_0' [1598]  (1.75 ns)
	'mux' operation ('tmp_386', Group_5/sample.c:1857) [1613]  (1.83 ns)

 <State 507>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1618]  (3.66 ns)

 <State 508>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1618]  (3.66 ns)

 <State 509>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1618]  (3.66 ns)

 <State 510>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1618]  (3.66 ns)

 <State 511>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1618]  (3.66 ns)

 <State 512>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1619]  (3.29 ns)

 <State 513>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1619]  (3.29 ns)

 <State 514>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1619]  (3.29 ns)

 <State 515>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1619]  (3.29 ns)

 <State 516>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1619]  (3.29 ns)

 <State 517>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1619]  (3.29 ns)

 <State 518>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1619]  (3.29 ns)

 <State 519>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1619]  (3.29 ns)

 <State 520>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_3_8', Group_5/sample.c:1860) [1625]  (0 ns)
	'getelementptr' operation ('d_addr_92', Group_5/sample.c:1862) [1627]  (0 ns)
	'load' operation ('d_load_92', Group_5/sample.c:1862) on array 'd' [1628]  (2.77 ns)

 <State 521>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_92', Group_5/sample.c:1862) on array 'd' [1628]  (2.77 ns)

 <State 522>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_3_6', Group_5/sample.c:1865) with incoming values : ('k_2_3_6', Group_5/sample.c:1865) [1632]  (0 ns)
	'add' operation ('sum5_3_6', Group_5/sample.c:1857) [1642]  (1.73 ns)
	'getelementptr' operation ('A_7_addr_30', Group_5/sample.c:1857) [1661]  (0 ns)
	'load' operation ('A_7_load_30', Group_5/sample.c:1857) on array 'A_7' [1662]  (1.75 ns)

 <State 523>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_30', Group_5/sample.c:1857) on array 'A_0' [1648]  (1.75 ns)
	'mux' operation ('tmp_388', Group_5/sample.c:1857) [1663]  (1.83 ns)

 <State 524>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1668]  (3.66 ns)

 <State 525>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1668]  (3.66 ns)

 <State 526>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1668]  (3.66 ns)

 <State 527>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1668]  (3.66 ns)

 <State 528>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1668]  (3.66 ns)

 <State 529>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1669]  (3.29 ns)

 <State 530>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1669]  (3.29 ns)

 <State 531>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1669]  (3.29 ns)

 <State 532>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1669]  (3.29 ns)

 <State 533>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1669]  (3.29 ns)

 <State 534>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1669]  (3.29 ns)

 <State 535>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1669]  (3.29 ns)

 <State 536>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1669]  (3.29 ns)

 <State 537>: 2.77ns
The critical path consists of the following:
	'or' operation ('j_14_3_9', Group_5/sample.c:1860) [1675]  (0 ns)
	'getelementptr' operation ('d_addr_93', Group_5/sample.c:1862) [1677]  (0 ns)
	'load' operation ('d_load_93', Group_5/sample.c:1862) on array 'd' [1678]  (2.77 ns)

 <State 538>: 2.77ns
The critical path consists of the following:
	'load' operation ('d_load_93', Group_5/sample.c:1862) on array 'd' [1678]  (2.77 ns)

 <State 539>: 3.49ns
The critical path consists of the following:
	'phi' operation ('k_3_7', Group_5/sample.c:1865) with incoming values : ('k_2_3_7', Group_5/sample.c:1865) [1682]  (0 ns)
	'add' operation ('sum5_3_7', Group_5/sample.c:1857) [1692]  (1.73 ns)
	'getelementptr' operation ('A_1_addr_31', Group_5/sample.c:1857) [1699]  (0 ns)
	'load' operation ('A_1_load_31', Group_5/sample.c:1857) on array 'A_1' [1700]  (1.75 ns)

 <State 540>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_0_load_31', Group_5/sample.c:1857) on array 'A_0' [1698]  (1.75 ns)
	'mux' operation ('tmp_389', Group_5/sample.c:1857) [1713]  (1.83 ns)

 <State 541>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1718]  (3.66 ns)

 <State 542>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1718]  (3.66 ns)

 <State 543>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1718]  (3.66 ns)

 <State 544>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1718]  (3.66 ns)

 <State 545>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1718]  (3.66 ns)

 <State 546>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1719]  (3.29 ns)

 <State 547>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1719]  (3.29 ns)

 <State 548>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1719]  (3.29 ns)

 <State 549>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1719]  (3.29 ns)

 <State 550>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1719]  (3.29 ns)

 <State 551>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1719]  (3.29 ns)

 <State 552>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1719]  (3.29 ns)

 <State 553>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1719]  (3.29 ns)

 <State 554>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C_7_addr_3', Group_5/sample.c:1871) [1723]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_7', Group_5/sample.c:1862 on array 'C_7' [1724]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
