// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_tx_sar_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng2txSar_upd_req_V_dout,
        txEng2txSar_upd_req_V_empty_n,
        txEng2txSar_upd_req_V_read,
        txApp2txSar_push_V_dout,
        txApp2txSar_push_V_empty_n,
        txApp2txSar_push_V_read,
        rxEng2txSar_upd_req_V_dout,
        rxEng2txSar_upd_req_V_empty_n,
        rxEng2txSar_upd_req_V_read,
        txSar2rxEng_upd_rsp_V_din,
        txSar2rxEng_upd_rsp_V_full_n,
        txSar2rxEng_upd_rsp_V_write,
        txSar2txApp_ack_push_V_din,
        txSar2txApp_ack_push_V_full_n,
        txSar2txApp_ack_push_V_write,
        txSar2txEng_upd_rsp_V_din,
        txSar2txEng_upd_rsp_V_full_n,
        txSar2txEng_upd_rsp_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_3908 = 16'b11100100001000;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_52 = 32'b1010010;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [52:0] txEng2txSar_upd_req_V_dout;
input   txEng2txSar_upd_req_V_empty_n;
output   txEng2txSar_upd_req_V_read;
input  [31:0] txApp2txSar_push_V_dout;
input   txApp2txSar_push_V_empty_n;
output   txApp2txSar_push_V_read;
input  [82:0] rxEng2txSar_upd_req_V_dout;
input   rxEng2txSar_upd_req_V_empty_n;
output   rxEng2txSar_upd_req_V_read;
output  [97:0] txSar2rxEng_upd_rsp_V_din;
input   txSar2rxEng_upd_rsp_V_full_n;
output   txSar2rxEng_upd_rsp_V_write;
output  [32:0] txSar2txApp_ack_push_V_din;
input   txSar2txApp_ack_push_V_full_n;
output   txSar2txApp_ack_push_V_write;
output  [97:0] txSar2txEng_upd_rsp_V_din;
input   txSar2txEng_upd_rsp_V_full_n;
output   txSar2txEng_upd_rsp_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng2txSar_upd_req_V_read;
reg txApp2txSar_push_V_read;
reg rxEng2txSar_upd_req_V_read;
reg txSar2rxEng_upd_rsp_V_write;
reg[32:0] txSar2txApp_ack_push_V_din;
reg txSar2txApp_ack_push_V_write;
reg txSar2txEng_upd_rsp_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_244_p3;
reg    ap_sig_bdd_55;
reg   [0:0] tmp_reg_828;
wire   [0:0] tmp_137_nbreadreq_fu_258_p3;
reg    ap_sig_bdd_69;
reg   [0:0] ap_reg_ppstg_tmp_reg_828_pp0_it1;
reg   [0:0] tmp_137_reg_896;
wire   [0:0] tmp_138_nbreadreq_fu_272_p3;
reg    ap_sig_bdd_88;
reg   [0:0] ap_reg_ppstg_tmp_reg_828_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_137_reg_896_pp0_it2;
reg   [0:0] tmp_138_reg_931;
reg   [0:0] tmp_435_reg_935;
reg   [0:0] tmp_428_reg_837;
reg   [0:0] ap_reg_ppstg_tmp_428_reg_837_pp0_it2;
reg   [0:0] tmp_432_reg_853;
reg   [0:0] ap_reg_ppstg_tmp_432_reg_853_pp0_it2;
reg   [0:0] txEngRtUpdate_init_V_reg_841;
reg   [0:0] ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it2;
reg    ap_sig_bdd_144;
reg   [6:0] tx_table_not_ackd_V_address0;
reg    tx_table_not_ackd_V_ce0;
reg    tx_table_not_ackd_V_we0;
wire   [31:0] tx_table_not_ackd_V_d0;
wire   [31:0] tx_table_not_ackd_V_q0;
wire   [6:0] tx_table_not_ackd_V_address1;
reg    tx_table_not_ackd_V_ce1;
wire   [31:0] tx_table_not_ackd_V_q1;
reg   [6:0] tx_table_app_V_address0;
reg    tx_table_app_V_ce0;
reg    tx_table_app_V_we0;
wire   [15:0] tx_table_app_V_d0;
wire   [15:0] tx_table_app_V_q0;
wire   [6:0] tx_table_app_V_address1;
reg    tx_table_app_V_ce1;
reg    tx_table_app_V_we1;
wire   [15:0] tx_table_app_V_d1;
reg   [6:0] tx_table_ackd_V_address0;
reg    tx_table_ackd_V_ce0;
reg    tx_table_ackd_V_we0;
reg   [31:0] tx_table_ackd_V_d0;
wire   [31:0] tx_table_ackd_V_q0;
reg   [6:0] tx_table_cong_window_V_address0;
reg    tx_table_cong_window_V_ce0;
reg    tx_table_cong_window_V_we0;
wire   [15:0] tx_table_cong_window_V_d0;
wire   [15:0] tx_table_cong_window_V_q0;
reg   [6:0] tx_table_cong_window_V_address1;
reg    tx_table_cong_window_V_ce1;
reg    tx_table_cong_window_V_we1;
wire   [15:0] tx_table_cong_window_V_d1;
wire   [15:0] tx_table_cong_window_V_q1;
reg   [6:0] tx_table_slowstart_threshold_V_address0;
reg    tx_table_slowstart_threshold_V_ce0;
reg    tx_table_slowstart_threshold_V_we0;
reg   [15:0] tx_table_slowstart_threshold_V_d0;
wire   [6:0] tx_table_slowstart_threshold_V_address1;
reg    tx_table_slowstart_threshold_V_ce1;
wire   [15:0] tx_table_slowstart_threshold_V_q1;
reg   [6:0] tx_table_finReady_address0;
reg    tx_table_finReady_ce0;
reg    tx_table_finReady_we0;
wire   [0:0] tx_table_finReady_d0;
wire   [0:0] tx_table_finReady_q0;
wire   [6:0] tx_table_finReady_address1;
reg    tx_table_finReady_ce1;
reg    tx_table_finReady_we1;
wire   [0:0] tx_table_finReady_d1;
reg   [6:0] tx_table_finSent_address0;
reg    tx_table_finSent_ce0;
reg    tx_table_finSent_we0;
wire   [0:0] tx_table_finSent_d0;
wire   [0:0] tx_table_finSent_q0;
wire   [6:0] tx_table_finSent_address1;
reg    tx_table_finSent_ce1;
reg    tx_table_finSent_we1;
wire   [0:0] tx_table_finSent_d1;
wire   [6:0] tx_table_recv_window_V_address0;
reg    tx_table_recv_window_V_ce0;
wire   [15:0] tx_table_recv_window_V_q0;
wire   [6:0] tx_table_recv_window_V_address1;
reg    tx_table_recv_window_V_ce1;
reg    tx_table_recv_window_V_we1;
wire   [15:0] tx_table_recv_window_V_d1;
reg   [6:0] tx_table_count_V_address0;
reg    tx_table_count_V_ce0;
reg    tx_table_count_V_we0;
wire   [1:0] tx_table_count_V_d0;
wire   [1:0] tx_table_count_V_q0;
reg   [31:0] txEngRtUpdate_not_ackd_V_reg_832;
reg   [31:0] ap_reg_ppstg_txEngRtUpdate_not_ackd_V_reg_832_pp0_it1;
wire   [0:0] tmp_428_fu_612_p3;
reg   [0:0] ap_reg_ppstg_tmp_428_reg_837_pp0_it1;
wire   [0:0] txEngRtUpdate_init_V_fu_620_p3;
reg   [0:0] ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1;
reg   [0:0] txEngRtUpdate_finReady_reg_845;
reg   [0:0] txEngRtUpdate_finSent_reg_849;
wire   [0:0] tmp_432_fu_646_p3;
reg   [0:0] ap_reg_ppstg_tmp_432_reg_853_pp0_it1;
wire   [63:0] tmp_s_fu_654_p1;
reg   [63:0] tmp_s_reg_857;
reg   [63:0] ap_reg_ppstg_tmp_s_reg_857_pp0_it1;
wire   [31:0] tmp_436_fu_671_p1;
reg   [31:0] tmp_436_reg_891;
reg   [31:0] ap_reg_ppstg_tmp_436_reg_891_pp0_it1;
reg   [31:0] ap_reg_ppstg_tmp_436_reg_891_pp0_it2;
reg   [15:0] minWindow_V_reg_900;
reg   [31:0] tmp_not_ackd_V_reg_911;
reg   [31:0] ap_reg_ppstg_tmp_not_ackd_V_reg_911_pp0_it2;
reg   [15:0] tmp_app_V_reg_916;
reg   [15:0] ap_reg_ppstg_tmp_app_V_reg_916_pp0_it2;
reg   [0:0] tmp_finReady_reg_921;
reg   [0:0] ap_reg_ppstg_tmp_finReady_reg_921_pp0_it2;
reg   [0:0] tmp_finSent_reg_926;
reg   [0:0] ap_reg_ppstg_tmp_finSent_reg_926_pp0_it2;
wire   [0:0] tmp_435_fu_743_p3;
wire   [31:0] tmp_437_fu_763_p1;
reg   [31:0] tmp_437_reg_964;
wire   [15:0] minWindow_V_3_fu_772_p3;
reg   [15:0] minWindow_V_3_reg_969;
wire   [6:0] tx_table_not_ackd_V_addr_gep_fu_367_p3;
wire   [6:0] tx_table_app_V_addr_1_gep_fu_375_p3;
wire   [6:0] tx_table_cong_window_V_addr_2_gep_fu_383_p3;
wire   [6:0] tx_table_finReady_addr_gep_fu_405_p3;
wire   [6:0] tx_table_finSent_addr_gep_fu_413_p3;
wire   [6:0] tx_table_slowstart_threshold_V_1_gep_fu_421_p3;
wire   [6:0] tx_table_cong_window_V_addr_1_gep_fu_429_p3;
wire   [63:0] tmp_163_fu_690_p1;
wire   [63:0] tmp_164_fu_751_p1;
wire   [6:0] tx_table_cong_window_V_addr_3_gep_fu_552_p3;
wire   [6:0] tx_table_count_V_addr_gep_fu_560_p3;
wire   [6:0] tx_table_ackd_V_addr_gep_fu_576_p3;
wire   [32:0] tmp_5_fu_800_p3;
wire   [32:0] tmp_1_fu_820_p3;
wire   [31:0] tmp_165_fu_779_p2;
wire   [15:0] tmp_sessionID_V_fu_597_p1;
wire   [15:0] tmp_433_fu_675_p1;
wire   [15:0] tmp_sessionID_V_15_fu_695_p1;
wire   [0:0] tmp_162_fu_767_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_117;
reg    ap_sig_bdd_140;
reg    ap_sig_bdd_433;
reg    ap_sig_bdd_361;
reg    ap_sig_bdd_419;
reg    ap_sig_bdd_626;
reg    ap_sig_bdd_624;
reg    ap_sig_bdd_629;
reg    ap_sig_bdd_405;
reg    ap_sig_bdd_625;
reg    ap_sig_bdd_634;
reg    ap_sig_bdd_633;


toe_tx_sar_table_tx_table_not_ackd_V #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_not_ackd_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_not_ackd_V_address0 ),
    .ce0( tx_table_not_ackd_V_ce0 ),
    .we0( tx_table_not_ackd_V_we0 ),
    .d0( tx_table_not_ackd_V_d0 ),
    .q0( tx_table_not_ackd_V_q0 ),
    .address1( tx_table_not_ackd_V_address1 ),
    .ce1( tx_table_not_ackd_V_ce1 ),
    .q1( tx_table_not_ackd_V_q1 )
);

toe_tx_sar_table_tx_table_app_V #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_app_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_app_V_address0 ),
    .ce0( tx_table_app_V_ce0 ),
    .we0( tx_table_app_V_we0 ),
    .d0( tx_table_app_V_d0 ),
    .q0( tx_table_app_V_q0 ),
    .address1( tx_table_app_V_address1 ),
    .ce1( tx_table_app_V_ce1 ),
    .we1( tx_table_app_V_we1 ),
    .d1( tx_table_app_V_d1 )
);

toe_reverseLookupTableInterface_reverseLookupTable_myIp_V #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_ackd_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_ackd_V_address0 ),
    .ce0( tx_table_ackd_V_ce0 ),
    .we0( tx_table_ackd_V_we0 ),
    .d0( tx_table_ackd_V_d0 ),
    .q0( tx_table_ackd_V_q0 )
);

toe_tx_sar_table_tx_table_cong_window_V #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_cong_window_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_cong_window_V_address0 ),
    .ce0( tx_table_cong_window_V_ce0 ),
    .we0( tx_table_cong_window_V_we0 ),
    .d0( tx_table_cong_window_V_d0 ),
    .q0( tx_table_cong_window_V_q0 ),
    .address1( tx_table_cong_window_V_address1 ),
    .ce1( tx_table_cong_window_V_ce1 ),
    .we1( tx_table_cong_window_V_we1 ),
    .d1( tx_table_cong_window_V_d1 ),
    .q1( tx_table_cong_window_V_q1 )
);

toe_tx_sar_table_tx_table_slowstart_threshold_V #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_slowstart_threshold_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_slowstart_threshold_V_address0 ),
    .ce0( tx_table_slowstart_threshold_V_ce0 ),
    .we0( tx_table_slowstart_threshold_V_we0 ),
    .d0( tx_table_slowstart_threshold_V_d0 ),
    .address1( tx_table_slowstart_threshold_V_address1 ),
    .ce1( tx_table_slowstart_threshold_V_ce1 ),
    .q1( tx_table_slowstart_threshold_V_q1 )
);

toe_reverseLookupTableInterface_tupleValid #(
    .DataWidth( 1 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_finReady_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_finReady_address0 ),
    .ce0( tx_table_finReady_ce0 ),
    .we0( tx_table_finReady_we0 ),
    .d0( tx_table_finReady_d0 ),
    .q0( tx_table_finReady_q0 ),
    .address1( tx_table_finReady_address1 ),
    .ce1( tx_table_finReady_ce1 ),
    .we1( tx_table_finReady_we1 ),
    .d1( tx_table_finReady_d1 )
);

toe_reverseLookupTableInterface_tupleValid #(
    .DataWidth( 1 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_finSent_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_finSent_address0 ),
    .ce0( tx_table_finSent_ce0 ),
    .we0( tx_table_finSent_we0 ),
    .d0( tx_table_finSent_d0 ),
    .q0( tx_table_finSent_q0 ),
    .address1( tx_table_finSent_address1 ),
    .ce1( tx_table_finSent_ce1 ),
    .we1( tx_table_finSent_we1 ),
    .d1( tx_table_finSent_d1 )
);

toe_tx_sar_table_tx_table_recv_window_V #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_recv_window_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_recv_window_V_address0 ),
    .ce0( tx_table_recv_window_V_ce0 ),
    .q0( tx_table_recv_window_V_q0 ),
    .address1( tx_table_recv_window_V_address1 ),
    .ce1( tx_table_recv_window_V_ce1 ),
    .we1( tx_table_recv_window_V_we1 ),
    .d1( tx_table_recv_window_V_d1 )
);

toe_tx_sar_table_tx_table_count_V #(
    .DataWidth( 2 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
tx_table_count_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tx_table_count_V_address0 ),
    .ce0( tx_table_count_V_ce0 ),
    .we0( tx_table_count_V_we0 ),
    .d0( tx_table_count_V_d0 ),
    .q0( tx_table_count_V_q0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        ap_reg_ppstg_tmp_137_reg_896_pp0_it2 <= tmp_137_reg_896;
        ap_reg_ppstg_tmp_428_reg_837_pp0_it2 <= ap_reg_ppstg_tmp_428_reg_837_pp0_it1;
        ap_reg_ppstg_tmp_432_reg_853_pp0_it2 <= ap_reg_ppstg_tmp_432_reg_853_pp0_it1;
        ap_reg_ppstg_tmp_436_reg_891_pp0_it2 <= ap_reg_ppstg_tmp_436_reg_891_pp0_it1;
        ap_reg_ppstg_tmp_app_V_reg_916_pp0_it2 <= tmp_app_V_reg_916;
        ap_reg_ppstg_tmp_finReady_reg_921_pp0_it2 <= tmp_finReady_reg_921;
        ap_reg_ppstg_tmp_finSent_reg_926_pp0_it2 <= tmp_finSent_reg_926;
        ap_reg_ppstg_tmp_not_ackd_V_reg_911_pp0_it2 <= tmp_not_ackd_V_reg_911;
        ap_reg_ppstg_tmp_reg_828_pp0_it2 <= ap_reg_ppstg_tmp_reg_828_pp0_it1;
        ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it2 <= ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_tmp_428_reg_837_pp0_it1 <= tmp_428_reg_837;
        ap_reg_ppstg_tmp_432_reg_853_pp0_it1 <= tmp_432_reg_853;
        ap_reg_ppstg_tmp_436_reg_891_pp0_it1 <= tmp_436_reg_891;
        ap_reg_ppstg_tmp_reg_828_pp0_it1 <= tmp_reg_828;
        ap_reg_ppstg_tmp_s_reg_857_pp0_it1[15 : 0] <= tmp_s_reg_857[15 : 0];
        ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1 <= txEngRtUpdate_init_V_reg_841;
        ap_reg_ppstg_txEngRtUpdate_not_ackd_V_reg_832_pp0_it1 <= txEngRtUpdate_not_ackd_V_reg_832;
        tmp_reg_828 <= tmp_nbreadreq_fu_244_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it1))) begin
        minWindow_V_3_reg_969 <= minWindow_V_3_fu_772_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_reg_828) & (ap_const_lv1_0 == tmp_428_reg_837))) begin
        minWindow_V_reg_900 <= tx_table_cong_window_V_q0;
        tmp_app_V_reg_916 <= tx_table_app_V_q0;
        tmp_finReady_reg_921 <= tx_table_finReady_q0;
        tmp_finSent_reg_926 <= tx_table_finSent_q0;
        tmp_not_ackd_V_reg_911 <= tx_table_not_ackd_V_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_828) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_137_reg_896 <= tmp_137_nbreadreq_fu_258_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_138_reg_931 <= tmp_138_nbreadreq_fu_272_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_428_reg_837 <= txEng2txSar_upd_req_V_dout[ap_const_lv32_30];
        tmp_432_reg_853 <= txEng2txSar_upd_req_V_dout[ap_const_lv32_34];
        tmp_s_reg_857[15 : 0] <= tmp_s_fu_654_p1[15 : 0];
        txEngRtUpdate_finReady_reg_845 <= txEng2txSar_upd_req_V_dout[ap_const_lv32_32];
        txEngRtUpdate_finSent_reg_849 <= txEng2txSar_upd_req_V_dout[ap_const_lv32_33];
        txEngRtUpdate_init_V_reg_841 <= txEng2txSar_upd_req_V_dout[ap_const_lv32_31];
        txEngRtUpdate_not_ackd_V_reg_832 <= {{txEng2txSar_upd_req_V_dout[ap_const_lv32_2F : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_435_reg_935 <= rxEng2txSar_upd_req_V_dout[ap_const_lv32_52];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3))) begin
        tmp_436_reg_891 <= tmp_436_fu_671_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3))) begin
        tmp_437_reg_964 <= tmp_437_fu_763_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// rxEng2txSar_upd_req_V_read assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        rxEng2txSar_upd_req_V_read = ap_const_logic_1;
    end else begin
        rxEng2txSar_upd_req_V_read = ap_const_logic_0;
    end
end

/// txApp2txSar_push_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or tmp_reg_828 or tmp_137_nbreadreq_fu_258_p3 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_828) & ~(ap_const_lv1_0 == tmp_137_nbreadreq_fu_258_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        txApp2txSar_push_V_read = ap_const_logic_1;
    end else begin
        txApp2txSar_push_V_read = ap_const_logic_0;
    end
end

/// txEng2txSar_upd_req_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        txEng2txSar_upd_req_V_read = ap_const_logic_1;
    end else begin
        txEng2txSar_upd_req_V_read = ap_const_logic_0;
    end
end

/// txSar2rxEng_upd_rsp_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_reg_ppstg_tmp_reg_828_pp0_it2 or ap_reg_ppstg_tmp_137_reg_896_pp0_it2 or tmp_138_reg_931 or tmp_435_reg_935 or ap_sig_bdd_144)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_137_reg_896_pp0_it2) & ~(ap_const_lv1_0 == tmp_138_reg_931) & (ap_const_lv1_0 == tmp_435_reg_935) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        txSar2rxEng_upd_rsp_V_write = ap_const_logic_1;
    end else begin
        txSar2rxEng_upd_rsp_V_write = ap_const_logic_0;
    end
end

/// txSar2txApp_ack_push_V_din assign process. ///
always @ (tmp_5_fu_800_p3 or tmp_1_fu_820_p3 or ap_sig_bdd_117 or ap_sig_bdd_140 or ap_sig_bdd_433)
begin
    if (ap_sig_bdd_433) begin
        if (ap_sig_bdd_140) begin
            txSar2txApp_ack_push_V_din = tmp_1_fu_820_p3;
        end else if (ap_sig_bdd_117) begin
            txSar2txApp_ack_push_V_din = tmp_5_fu_800_p3;
        end else begin
            txSar2txApp_ack_push_V_din = 'bx;
        end
    end else begin
        txSar2txApp_ack_push_V_din = 'bx;
    end
end

/// txSar2txApp_ack_push_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_reg_ppstg_tmp_reg_828_pp0_it2 or ap_reg_ppstg_tmp_137_reg_896_pp0_it2 or tmp_138_reg_931 or tmp_435_reg_935 or ap_reg_ppstg_tmp_428_reg_837_pp0_it2 or ap_reg_ppstg_tmp_432_reg_853_pp0_it2 or ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it2 or ap_sig_bdd_144)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_137_reg_896_pp0_it2) & ~(ap_const_lv1_0 == tmp_138_reg_931) & ~(ap_const_lv1_0 == tmp_435_reg_935) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_432_reg_853_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))))) begin
        txSar2txApp_ack_push_V_write = ap_const_logic_1;
    end else begin
        txSar2txApp_ack_push_V_write = ap_const_logic_0;
    end
end

/// txSar2txEng_upd_rsp_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_reg_ppstg_tmp_reg_828_pp0_it2 or ap_reg_ppstg_tmp_428_reg_837_pp0_it2 or ap_sig_bdd_144)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        txSar2txEng_upd_rsp_V_write = ap_const_logic_1;
    end else begin
        txSar2txEng_upd_rsp_V_write = ap_const_logic_0;
    end
end

/// tx_table_ackd_V_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_reg_ppstg_tmp_428_reg_837_pp0_it1 or ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1 or ap_reg_ppstg_tmp_432_reg_853_pp0_it1 or ap_reg_ppstg_tmp_s_reg_857_pp0_it1 or tmp_435_fu_743_p3 or tmp_164_fu_751_p1 or tx_table_ackd_V_addr_gep_fu_576_p3)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_432_reg_853_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1))) begin
        tx_table_ackd_V_address0 = tx_table_ackd_V_addr_gep_fu_576_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it1))) begin
        tx_table_ackd_V_address0 = ap_reg_ppstg_tmp_s_reg_857_pp0_it1;
    end else if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == tmp_435_fu_743_p3)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3)))) begin
        tx_table_ackd_V_address0 = tmp_164_fu_751_p1;
    end else begin
        tx_table_ackd_V_address0 = 'bx;
    end
end

/// tx_table_ackd_V_ce0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_sig_bdd_88 or ap_sig_bdd_144 or ap_reg_ppstg_tmp_428_reg_837_pp0_it1 or ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1 or ap_reg_ppstg_tmp_432_reg_853_pp0_it1 or tmp_435_fu_743_p3)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_435_fu_743_p3)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_432_reg_853_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1)))) begin
        tx_table_ackd_V_ce0 = ap_const_logic_1;
    end else begin
        tx_table_ackd_V_ce0 = ap_const_logic_0;
    end
end

/// tx_table_ackd_V_d0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or rxEng2txSar_upd_req_V_dout or tmp_165_fu_779_p2 or ap_sig_bdd_361 or ap_sig_bdd_419)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        if (ap_sig_bdd_419) begin
            tx_table_ackd_V_d0 = tmp_165_fu_779_p2;
        end else if (ap_sig_bdd_361) begin
            tx_table_ackd_V_d0 = {{rxEng2txSar_upd_req_V_dout[ap_const_lv32_2F : ap_const_lv32_10]}};
        end else begin
            tx_table_ackd_V_d0 = 'bx;
        end
    end else begin
        tx_table_ackd_V_d0 = 'bx;
    end
end

/// tx_table_ackd_V_we0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_sig_bdd_88 or ap_sig_bdd_144 or ap_reg_ppstg_tmp_428_reg_837_pp0_it1 or ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1 or ap_reg_ppstg_tmp_432_reg_853_pp0_it1 or tmp_435_fu_743_p3)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_432_reg_853_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1)))) begin
        tx_table_ackd_V_we0 = ap_const_logic_1;
    end else begin
        tx_table_ackd_V_we0 = ap_const_logic_0;
    end
end

/// tx_table_app_V_address0 assign process. ///
always @ (tmp_428_fu_612_p3 or tmp_s_fu_654_p1 or tx_table_app_V_addr_1_gep_fu_375_p3 or ap_sig_bdd_626 or ap_sig_bdd_624)
begin
    if (ap_sig_bdd_624) begin
        if (ap_sig_bdd_626) begin
            tx_table_app_V_address0 = tx_table_app_V_addr_1_gep_fu_375_p3;
        end else if ((ap_const_lv1_0 == tmp_428_fu_612_p3)) begin
            tx_table_app_V_address0 = tmp_s_fu_654_p1;
        end else begin
            tx_table_app_V_address0 = 'bx;
        end
    end else begin
        tx_table_app_V_address0 = 'bx;
    end
end

/// tx_table_app_V_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_428_fu_612_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3)))) begin
        tx_table_app_V_ce0 = ap_const_logic_1;
    end else begin
        tx_table_app_V_ce0 = ap_const_logic_0;
    end
end

/// tx_table_app_V_ce1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tx_table_app_V_ce1 = ap_const_logic_1;
    end else begin
        tx_table_app_V_ce1 = ap_const_logic_0;
    end
end

/// tx_table_app_V_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3))) begin
        tx_table_app_V_we0 = ap_const_logic_1;
    end else begin
        tx_table_app_V_we0 = ap_const_logic_0;
    end
end

/// tx_table_app_V_we1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or tmp_reg_828 or tmp_137_nbreadreq_fu_258_p3 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_828) & ~(ap_const_lv1_0 == tmp_137_nbreadreq_fu_258_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tx_table_app_V_we1 = ap_const_logic_1;
    end else begin
        tx_table_app_V_we1 = ap_const_logic_0;
    end
end

/// tx_table_cong_window_V_address0 assign process. ///
always @ (tmp_428_fu_612_p3 or tmp_s_fu_654_p1 or tx_table_cong_window_V_addr_2_gep_fu_383_p3 or tx_table_cong_window_V_addr_1_gep_fu_429_p3 or ap_sig_bdd_626 or ap_sig_bdd_624 or ap_sig_bdd_629)
begin
    if (ap_sig_bdd_624) begin
        if (ap_sig_bdd_629) begin
            tx_table_cong_window_V_address0 = tx_table_cong_window_V_addr_1_gep_fu_429_p3;
        end else if (ap_sig_bdd_626) begin
            tx_table_cong_window_V_address0 = tx_table_cong_window_V_addr_2_gep_fu_383_p3;
        end else if ((ap_const_lv1_0 == tmp_428_fu_612_p3)) begin
            tx_table_cong_window_V_address0 = tmp_s_fu_654_p1;
        end else begin
            tx_table_cong_window_V_address0 = 'bx;
        end
    end else begin
        tx_table_cong_window_V_address0 = 'bx;
    end
end

/// tx_table_cong_window_V_address1 assign process. ///
always @ (tmp_435_fu_743_p3 or tmp_164_fu_751_p1 or tx_table_cong_window_V_addr_3_gep_fu_552_p3 or ap_sig_bdd_405)
begin
    if (ap_sig_bdd_405) begin
        if (~(ap_const_lv1_0 == tmp_435_fu_743_p3)) begin
            tx_table_cong_window_V_address1 = tx_table_cong_window_V_addr_3_gep_fu_552_p3;
        end else if ((ap_const_lv1_0 == tmp_435_fu_743_p3)) begin
            tx_table_cong_window_V_address1 = tmp_164_fu_751_p1;
        end else begin
            tx_table_cong_window_V_address1 = 'bx;
        end
    end else begin
        tx_table_cong_window_V_address1 = 'bx;
    end
end

/// tx_table_cong_window_V_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_428_fu_612_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & ~(ap_const_lv1_0 == tmp_432_fu_646_p3)))) begin
        tx_table_cong_window_V_ce0 = ap_const_logic_1;
    end else begin
        tx_table_cong_window_V_ce0 = ap_const_logic_0;
    end
end

/// tx_table_cong_window_V_ce1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_435_fu_743_p3)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_435_fu_743_p3)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3)))) begin
        tx_table_cong_window_V_ce1 = ap_const_logic_1;
    end else begin
        tx_table_cong_window_V_ce1 = ap_const_logic_0;
    end
end

/// tx_table_cong_window_V_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & ~(ap_const_lv1_0 == tmp_432_fu_646_p3)))) begin
        tx_table_cong_window_V_we0 = ap_const_logic_1;
    end else begin
        tx_table_cong_window_V_we0 = ap_const_logic_0;
    end
end

/// tx_table_cong_window_V_we1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_435_fu_743_p3)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3))) begin
        tx_table_cong_window_V_we1 = ap_const_logic_1;
    end else begin
        tx_table_cong_window_V_we1 = ap_const_logic_0;
    end
end

/// tx_table_count_V_address0 assign process. ///
always @ (tmp_435_fu_743_p3 or tmp_164_fu_751_p1 or tx_table_count_V_addr_gep_fu_560_p3 or ap_sig_bdd_405)
begin
    if (ap_sig_bdd_405) begin
        if (~(ap_const_lv1_0 == tmp_435_fu_743_p3)) begin
            tx_table_count_V_address0 = tx_table_count_V_addr_gep_fu_560_p3;
        end else if ((ap_const_lv1_0 == tmp_435_fu_743_p3)) begin
            tx_table_count_V_address0 = tmp_164_fu_751_p1;
        end else begin
            tx_table_count_V_address0 = 'bx;
        end
    end else begin
        tx_table_count_V_address0 = 'bx;
    end
end

/// tx_table_count_V_ce0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_435_fu_743_p3)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_435_fu_743_p3)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3)))) begin
        tx_table_count_V_ce0 = ap_const_logic_1;
    end else begin
        tx_table_count_V_ce0 = ap_const_logic_0;
    end
end

/// tx_table_count_V_we0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_435_fu_743_p3)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3))) begin
        tx_table_count_V_we0 = ap_const_logic_1;
    end else begin
        tx_table_count_V_we0 = ap_const_logic_0;
    end
end

/// tx_table_finReady_address0 assign process. ///
always @ (tmp_428_fu_612_p3 or tmp_s_fu_654_p1 or tx_table_finReady_addr_gep_fu_405_p3 or ap_sig_bdd_626 or ap_sig_bdd_624)
begin
    if (ap_sig_bdd_624) begin
        if (ap_sig_bdd_626) begin
            tx_table_finReady_address0 = tx_table_finReady_addr_gep_fu_405_p3;
        end else if ((ap_const_lv1_0 == tmp_428_fu_612_p3)) begin
            tx_table_finReady_address0 = tmp_s_fu_654_p1;
        end else begin
            tx_table_finReady_address0 = 'bx;
        end
    end else begin
        tx_table_finReady_address0 = 'bx;
    end
end

/// tx_table_finReady_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_428_fu_612_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3)))) begin
        tx_table_finReady_ce0 = ap_const_logic_1;
    end else begin
        tx_table_finReady_ce0 = ap_const_logic_0;
    end
end

/// tx_table_finReady_ce1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tx_table_finReady_ce1 = ap_const_logic_1;
    end else begin
        tx_table_finReady_ce1 = ap_const_logic_0;
    end
end

/// tx_table_finReady_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3))) begin
        tx_table_finReady_we0 = ap_const_logic_1;
    end else begin
        tx_table_finReady_we0 = ap_const_logic_0;
    end
end

/// tx_table_finReady_we1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or tmp_reg_828 or ap_sig_bdd_69 or ap_sig_bdd_88 or tmp_428_reg_837 or tmp_432_reg_853 or ap_sig_bdd_144 or txEngRtUpdate_finReady_reg_845)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_reg_828) & ~(ap_const_lv1_0 == tmp_428_reg_837) & (ap_const_lv1_0 == tmp_432_reg_853) & ~(ap_const_lv1_0 == txEngRtUpdate_finReady_reg_845))) begin
        tx_table_finReady_we1 = ap_const_logic_1;
    end else begin
        tx_table_finReady_we1 = ap_const_logic_0;
    end
end

/// tx_table_finSent_address0 assign process. ///
always @ (tmp_428_fu_612_p3 or tmp_s_fu_654_p1 or tx_table_finSent_addr_gep_fu_413_p3 or ap_sig_bdd_626 or ap_sig_bdd_624)
begin
    if (ap_sig_bdd_624) begin
        if (ap_sig_bdd_626) begin
            tx_table_finSent_address0 = tx_table_finSent_addr_gep_fu_413_p3;
        end else if ((ap_const_lv1_0 == tmp_428_fu_612_p3)) begin
            tx_table_finSent_address0 = tmp_s_fu_654_p1;
        end else begin
            tx_table_finSent_address0 = 'bx;
        end
    end else begin
        tx_table_finSent_address0 = 'bx;
    end
end

/// tx_table_finSent_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_428_fu_612_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3)))) begin
        tx_table_finSent_ce0 = ap_const_logic_1;
    end else begin
        tx_table_finSent_ce0 = ap_const_logic_0;
    end
end

/// tx_table_finSent_ce1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tx_table_finSent_ce1 = ap_const_logic_1;
    end else begin
        tx_table_finSent_ce1 = ap_const_logic_0;
    end
end

/// tx_table_finSent_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3))) begin
        tx_table_finSent_we0 = ap_const_logic_1;
    end else begin
        tx_table_finSent_we0 = ap_const_logic_0;
    end
end

/// tx_table_finSent_we1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or tmp_reg_828 or ap_sig_bdd_69 or ap_sig_bdd_88 or tmp_428_reg_837 or tmp_432_reg_853 or ap_sig_bdd_144 or txEngRtUpdate_finSent_reg_849)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_reg_828) & ~(ap_const_lv1_0 == tmp_428_reg_837) & (ap_const_lv1_0 == tmp_432_reg_853) & ~(ap_const_lv1_0 == txEngRtUpdate_finSent_reg_849))) begin
        tx_table_finSent_we1 = ap_const_logic_1;
    end else begin
        tx_table_finSent_we1 = ap_const_logic_0;
    end
end

/// tx_table_not_ackd_V_address0 assign process. ///
always @ (tmp_428_fu_612_p3 or tmp_s_fu_654_p1 or tx_table_not_ackd_V_addr_gep_fu_367_p3 or ap_sig_bdd_624 or ap_sig_bdd_625)
begin
    if (ap_sig_bdd_624) begin
        if (ap_sig_bdd_625) begin
            tx_table_not_ackd_V_address0 = tx_table_not_ackd_V_addr_gep_fu_367_p3;
        end else if ((ap_const_lv1_0 == tmp_428_fu_612_p3)) begin
            tx_table_not_ackd_V_address0 = tmp_s_fu_654_p1;
        end else begin
            tx_table_not_ackd_V_address0 = 'bx;
        end
    end else begin
        tx_table_not_ackd_V_address0 = 'bx;
    end
end

/// tx_table_not_ackd_V_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or tmp_432_fu_646_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_428_fu_612_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3)))) begin
        tx_table_not_ackd_V_ce0 = ap_const_logic_1;
    end else begin
        tx_table_not_ackd_V_ce0 = ap_const_logic_0;
    end
end

/// tx_table_not_ackd_V_ce1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tx_table_not_ackd_V_ce1 = ap_const_logic_1;
    end else begin
        tx_table_not_ackd_V_ce1 = ap_const_logic_0;
    end
end

/// tx_table_not_ackd_V_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or tmp_432_fu_646_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3))) begin
        tx_table_not_ackd_V_we0 = ap_const_logic_1;
    end else begin
        tx_table_not_ackd_V_we0 = ap_const_logic_0;
    end
end

/// tx_table_recv_window_V_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tx_table_recv_window_V_ce0 = ap_const_logic_1;
    end else begin
        tx_table_recv_window_V_ce0 = ap_const_logic_0;
    end
end

/// tx_table_recv_window_V_ce1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tx_table_recv_window_V_ce1 = ap_const_logic_1;
    end else begin
        tx_table_recv_window_V_ce1 = ap_const_logic_0;
    end
end

/// tx_table_recv_window_V_we1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_435_fu_743_p3)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3))) begin
        tx_table_recv_window_V_we1 = ap_const_logic_1;
    end else begin
        tx_table_recv_window_V_we1 = ap_const_logic_0;
    end
end

/// tx_table_slowstart_threshold_V_address0 assign process. ///
always @ (tmp_432_fu_646_p3 or tmp_s_fu_654_p1 or tx_table_slowstart_threshold_V_1_gep_fu_421_p3 or ap_sig_bdd_634 or ap_sig_bdd_633)
begin
    if (ap_sig_bdd_633) begin
        if (~(ap_const_lv1_0 == tmp_432_fu_646_p3)) begin
            tx_table_slowstart_threshold_V_address0 = tx_table_slowstart_threshold_V_1_gep_fu_421_p3;
        end else if (ap_sig_bdd_634) begin
            tx_table_slowstart_threshold_V_address0 = tmp_s_fu_654_p1;
        end else begin
            tx_table_slowstart_threshold_V_address0 = 'bx;
        end
    end else begin
        tx_table_slowstart_threshold_V_address0 = 'bx;
    end
end

/// tx_table_slowstart_threshold_V_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & ~(ap_const_lv1_0 == tmp_432_fu_646_p3)))) begin
        tx_table_slowstart_threshold_V_ce0 = ap_const_logic_1;
    end else begin
        tx_table_slowstart_threshold_V_ce0 = ap_const_logic_0;
    end
end

/// tx_table_slowstart_threshold_V_ce1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tx_table_slowstart_threshold_V_ce1 = ap_const_logic_1;
    end else begin
        tx_table_slowstart_threshold_V_ce1 = ap_const_logic_0;
    end
end

/// tx_table_slowstart_threshold_V_d0 assign process. ///
always @ (txEng2txSar_upd_req_V_dout or tmp_432_fu_646_p3 or ap_sig_bdd_634 or ap_sig_bdd_633)
begin
    if (ap_sig_bdd_633) begin
        if (~(ap_const_lv1_0 == tmp_432_fu_646_p3)) begin
            tx_table_slowstart_threshold_V_d0 = {{txEng2txSar_upd_req_V_dout[ap_const_lv32_1F : ap_const_lv32_10]}};
        end else if (ap_sig_bdd_634) begin
            tx_table_slowstart_threshold_V_d0 = ap_const_lv16_FFFF;
        end else begin
            tx_table_slowstart_threshold_V_d0 = 'bx;
        end
    end else begin
        tx_table_slowstart_threshold_V_d0 = 'bx;
    end
end

/// tx_table_slowstart_threshold_V_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_244_p3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3) & ~(ap_const_lv1_0 == tmp_432_fu_646_p3)))) begin
        tx_table_slowstart_threshold_V_we0 = ap_const_logic_1;
    end else begin
        tx_table_slowstart_threshold_V_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_117 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_828_pp0_it2 or ap_reg_ppstg_tmp_137_reg_896_pp0_it2 or tmp_138_reg_931 or tmp_435_reg_935)
begin
    ap_sig_bdd_117 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_137_reg_896_pp0_it2) & ~(ap_const_lv1_0 == tmp_138_reg_931) & ~(ap_const_lv1_0 == tmp_435_reg_935));
end

/// ap_sig_bdd_140 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_828_pp0_it2 or ap_reg_ppstg_tmp_428_reg_837_pp0_it2 or ap_reg_ppstg_tmp_432_reg_853_pp0_it2 or ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it2)
begin
    ap_sig_bdd_140 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_432_reg_853_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it2));
end

/// ap_sig_bdd_144 assign process. ///
always @ (txSar2rxEng_upd_rsp_V_full_n or ap_reg_ppstg_tmp_reg_828_pp0_it2 or ap_reg_ppstg_tmp_137_reg_896_pp0_it2 or tmp_138_reg_931 or tmp_435_reg_935 or txSar2txApp_ack_push_V_full_n or txSar2txEng_upd_rsp_V_full_n or ap_reg_ppstg_tmp_428_reg_837_pp0_it2 or ap_reg_ppstg_tmp_432_reg_853_pp0_it2 or ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it2)
begin
    ap_sig_bdd_144 = (((txSar2rxEng_upd_rsp_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_137_reg_896_pp0_it2) & ~(ap_const_lv1_0 == tmp_138_reg_931) & (ap_const_lv1_0 == tmp_435_reg_935)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_137_reg_896_pp0_it2) & ~(ap_const_lv1_0 == tmp_138_reg_931) & (txSar2txApp_ack_push_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_435_reg_935)) | ((txSar2txEng_upd_rsp_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it2)) | ((txSar2txApp_ack_push_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_432_reg_853_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it2)));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_361 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3 or tmp_435_fu_743_p3)
begin
    ap_sig_bdd_361 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & ~(ap_const_lv1_0 == tmp_435_fu_743_p3));
end

/// ap_sig_bdd_405 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3)
begin
    ap_sig_bdd_405 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end

/// ap_sig_bdd_419 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_828_pp0_it1 or ap_reg_ppstg_tmp_428_reg_837_pp0_it1 or ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1 or ap_reg_ppstg_tmp_432_reg_853_pp0_it1)
begin
    ap_sig_bdd_419 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_428_reg_837_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_432_reg_853_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_txEngRtUpdate_init_V_reg_841_pp0_it1));
end

/// ap_sig_bdd_433 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_69 or ap_sig_bdd_88 or ap_sig_bdd_144)
begin
    ap_sig_bdd_433 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_69 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_88 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_144 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))));
end

/// ap_sig_bdd_55 assign process. ///
always @ (ap_start or ap_done_reg or txEng2txSar_upd_req_V_empty_n or tmp_nbreadreq_fu_244_p3)
begin
    ap_sig_bdd_55 = (((txEng2txSar_upd_req_V_empty_n == ap_const_logic_0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_624 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_244_p3)
begin
    ap_sig_bdd_624 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0));
end

/// ap_sig_bdd_625 assign process. ///
always @ (tmp_428_fu_612_p3 or tmp_432_fu_646_p3)
begin
    ap_sig_bdd_625 = (~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3));
end

/// ap_sig_bdd_626 assign process. ///
always @ (tmp_428_fu_612_p3 or txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    ap_sig_bdd_626 = (~(ap_const_lv1_0 == tmp_428_fu_612_p3) & (ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3));
end

/// ap_sig_bdd_629 assign process. ///
always @ (tmp_428_fu_612_p3 or tmp_432_fu_646_p3)
begin
    ap_sig_bdd_629 = (~(ap_const_lv1_0 == tmp_428_fu_612_p3) & ~(ap_const_lv1_0 == tmp_432_fu_646_p3));
end

/// ap_sig_bdd_633 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_244_p3 or tmp_428_fu_612_p3)
begin
    ap_sig_bdd_633 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_244_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_428_fu_612_p3));
end

/// ap_sig_bdd_634 assign process. ///
always @ (txEngRtUpdate_init_V_fu_620_p3 or tmp_432_fu_646_p3)
begin
    ap_sig_bdd_634 = ((ap_const_lv1_0 == tmp_432_fu_646_p3) & ~(ap_const_lv1_0 == txEngRtUpdate_init_V_fu_620_p3));
end

/// ap_sig_bdd_69 assign process. ///
always @ (txApp2txSar_push_V_empty_n or tmp_reg_828 or tmp_137_nbreadreq_fu_258_p3)
begin
    ap_sig_bdd_69 = ((txApp2txSar_push_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_reg_828) & ~(ap_const_lv1_0 == tmp_137_nbreadreq_fu_258_p3));
end

/// ap_sig_bdd_88 assign process. ///
always @ (rxEng2txSar_upd_req_V_empty_n or ap_reg_ppstg_tmp_reg_828_pp0_it1 or tmp_137_reg_896 or tmp_138_nbreadreq_fu_272_p3)
begin
    ap_sig_bdd_88 = ((rxEng2txSar_upd_req_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_828_pp0_it1) & (ap_const_lv1_0 == tmp_137_reg_896) & ~(ap_const_lv1_0 == tmp_138_nbreadreq_fu_272_p3));
end
assign minWindow_V_3_fu_772_p3 = ((tmp_162_fu_767_p2[0:0]===1'b1)? minWindow_V_reg_900: tx_table_recv_window_V_q0);
assign tmp_137_nbreadreq_fu_258_p3 = txApp2txSar_push_V_empty_n;
assign tmp_138_nbreadreq_fu_272_p3 = rxEng2txSar_upd_req_V_empty_n;
assign tmp_162_fu_767_p2 = (minWindow_V_reg_900 < tx_table_recv_window_V_q0? 1'b1: 1'b0);
assign tmp_163_fu_690_p1 = tmp_433_fu_675_p1;
assign tmp_164_fu_751_p1 = tmp_sessionID_V_15_fu_695_p1;
assign tmp_165_fu_779_p2 = ($signed(ap_const_lv32_FFFFFFFF) + $signed(ap_reg_ppstg_txEngRtUpdate_not_ackd_V_reg_832_pp0_it1));
assign tmp_1_fu_820_p3 = {{ap_const_lv1_1}, {ap_reg_ppstg_tmp_436_reg_891_pp0_it2}};
assign tmp_428_fu_612_p3 = txEng2txSar_upd_req_V_dout[ap_const_lv32_30];
assign tmp_432_fu_646_p3 = txEng2txSar_upd_req_V_dout[ap_const_lv32_34];
assign tmp_433_fu_675_p1 = txApp2txSar_push_V_dout[15:0];
assign tmp_435_fu_743_p3 = rxEng2txSar_upd_req_V_dout[ap_const_lv32_52];
assign tmp_436_fu_671_p1 = txEng2txSar_upd_req_V_dout[31:0];
assign tmp_437_fu_763_p1 = rxEng2txSar_upd_req_V_dout[31:0];
assign tmp_5_fu_800_p3 = {{ap_const_lv1_0}, {tmp_437_reg_964}};
assign tmp_nbreadreq_fu_244_p3 = txEng2txSar_upd_req_V_empty_n;
assign tmp_s_fu_654_p1 = tmp_sessionID_V_fu_597_p1;
assign tmp_sessionID_V_15_fu_695_p1 = rxEng2txSar_upd_req_V_dout[15:0];
assign tmp_sessionID_V_fu_597_p1 = txEng2txSar_upd_req_V_dout[15:0];
assign txEngRtUpdate_init_V_fu_620_p3 = txEng2txSar_upd_req_V_dout[ap_const_lv32_31];
assign txSar2rxEng_upd_rsp_V_din = {{{{{tx_table_count_V_q0}, {tx_table_slowstart_threshold_V_q1}}, {tx_table_cong_window_V_q1}}, {tx_table_not_ackd_V_q1}}, {tx_table_ackd_V_q0}};
assign txSar2txEng_upd_rsp_V_din = {{{{{{ap_reg_ppstg_tmp_finSent_reg_926_pp0_it2}, {ap_reg_ppstg_tmp_finReady_reg_921_pp0_it2}}, {ap_reg_ppstg_tmp_app_V_reg_916_pp0_it2}}, {minWindow_V_3_reg_969}}, {ap_reg_ppstg_tmp_not_ackd_V_reg_911_pp0_it2}}, {tx_table_ackd_V_q0}};
assign tx_table_ackd_V_addr_gep_fu_576_p3 = ap_reg_ppstg_tmp_s_reg_857_pp0_it1;
assign tx_table_app_V_addr_1_gep_fu_375_p3 = tmp_s_fu_654_p1;
assign tx_table_app_V_address1 = tmp_163_fu_690_p1;
assign tx_table_app_V_d0 = {{txEng2txSar_upd_req_V_dout[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tx_table_app_V_d1 = {{txApp2txSar_push_V_dout[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tx_table_cong_window_V_addr_1_gep_fu_429_p3 = tmp_s_fu_654_p1;
assign tx_table_cong_window_V_addr_2_gep_fu_383_p3 = tmp_s_fu_654_p1;
assign tx_table_cong_window_V_addr_3_gep_fu_552_p3 = tmp_164_fu_751_p1;
assign tx_table_cong_window_V_d0 = ap_const_lv16_3908;
assign tx_table_cong_window_V_d1 = {{rxEng2txSar_upd_req_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
assign tx_table_count_V_addr_gep_fu_560_p3 = tmp_164_fu_751_p1;
assign tx_table_count_V_d0 = {{rxEng2txSar_upd_req_V_dout[ap_const_lv32_51 : ap_const_lv32_50]}};
assign tx_table_finReady_addr_gep_fu_405_p3 = tmp_s_fu_654_p1;
assign tx_table_finReady_address1 = tmp_s_reg_857;
assign tx_table_finReady_d0 = txEng2txSar_upd_req_V_dout[ap_const_lv32_32];
assign tx_table_finReady_d1 = ap_const_lv1_1;
assign tx_table_finSent_addr_gep_fu_413_p3 = tmp_s_fu_654_p1;
assign tx_table_finSent_address1 = tmp_s_reg_857;
assign tx_table_finSent_d0 = txEng2txSar_upd_req_V_dout[ap_const_lv32_33];
assign tx_table_finSent_d1 = ap_const_lv1_1;
assign tx_table_not_ackd_V_addr_gep_fu_367_p3 = tmp_s_fu_654_p1;
assign tx_table_not_ackd_V_address1 = tmp_164_fu_751_p1;
assign tx_table_not_ackd_V_d0 = {{txEng2txSar_upd_req_V_dout[ap_const_lv32_2F : ap_const_lv32_10]}};
assign tx_table_recv_window_V_address0 = tmp_s_reg_857;
assign tx_table_recv_window_V_address1 = tmp_164_fu_751_p1;
assign tx_table_recv_window_V_d1 = {{rxEng2txSar_upd_req_V_dout[ap_const_lv32_3F : ap_const_lv32_30]}};
assign tx_table_slowstart_threshold_V_1_gep_fu_421_p3 = tmp_s_fu_654_p1;
assign tx_table_slowstart_threshold_V_address1 = tmp_164_fu_751_p1;
always @ (posedge ap_clk)
begin
    tmp_s_reg_857[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_s_reg_857_pp0_it1[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end



endmodule //toe_tx_sar_table

