
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000717                       # Number of seconds simulated
sim_ticks                                   717269500                       # Number of ticks simulated
final_tick                                  717269500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  20008                       # Simulator instruction rate (inst/s)
host_op_rate                                    37470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10091901                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652044                       # Number of bytes of host memory used
host_seconds                                    71.07                       # Real time elapsed on the host
sim_insts                                     1422039                       # Number of instructions simulated
sim_ops                                       2663161                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            50880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            84672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              135552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        50880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          50880                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               795                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1323                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2118                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            70935680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           118047679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              188983360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       70935680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          70935680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           70935680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          118047679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             188983360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2118                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  135552                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   135552                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                233                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               174                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               180                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               168                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      717115000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2118                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1646                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      313                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      120                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       28                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          401                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     334.044888                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    194.043420                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    338.000722                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           159     39.65%     39.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           64     15.96%     55.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           43     10.72%     66.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           30      7.48%     73.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           19      4.74%     78.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      3.74%     82.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      3.24%     85.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      2.74%     88.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           47     11.72%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           401                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      31130000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 70842500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10590000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14697.83                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33447.83                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        188.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     188.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.48                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.48                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1709                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.69                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      338581.21                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.69                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    565455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6168960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          31346640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16097940                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1192800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        115724820                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         27425760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          87639000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               287253795                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             400.482378                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             678788250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1643500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13290000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     353655500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     71415250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       23457000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    253808250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1827840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    956340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8953560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              28454400                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1530720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        206465970                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         68136000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           6617520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               379489230                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             529.074818                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             650785750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1387500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       23938000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      20670250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    177423250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       41027250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    452823250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  508736                       # Number of BP lookups
system.cpu.branchPred.condPredicted            508736                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             23569                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               272176                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19628                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                541                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          272176                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             208058                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            64118                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         9187                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      423025                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      230246                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2881                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           203                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      254848                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           958                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  1350                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       717269500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1434540                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             467202                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2082765                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      508736                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             227686                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        883389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   47366                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        440                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5872                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    253941                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5758                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1380971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.864839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.431689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   717654     51.97%     51.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    43315      3.14%     55.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34699      2.51%     57.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78111      5.66%     63.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    55343      4.01%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    38944      2.82%     70.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    39346      2.85%     72.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31427      2.28%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   342132     24.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1380971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.354634                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.451870                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   450413                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                323816                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    527077                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 55982                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  23683                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3770744                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  23683                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   478643                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  138112                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          37690                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    549114                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                153729                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3665943                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   105                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  65265                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   7343                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  79380                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4053447                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9566912                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5475896                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             16348                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2936644                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1116803                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2007                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2001                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    232985                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               483547                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              250304                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             23732                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13294                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3438377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6579                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3151375                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4731                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          781794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1324299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5199                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1380971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.281999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.400781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              551483     39.93%     39.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              110514      8.00%     47.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              140819     10.20%     58.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              149275     10.81%     68.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              133148      9.64%     78.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              117296      8.49%     87.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               89246      6.46%     93.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               56670      4.10%     97.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               32520      2.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1380971                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   32926     89.94%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   293      0.80%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1953      5.33%     96.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1158      3.16%     99.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               254      0.69%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               24      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6923      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2470093     78.38%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1436      0.05%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    81      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4402      0.14%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               432167     13.71%     92.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              233724      7.42%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2343      0.07%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            206      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3151375                       # Type of FU issued
system.cpu.iq.rate                           2.196784                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       36608                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011617                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7710547                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4212362                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3070867                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               14513                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14428                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5410                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3173526                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7534                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28676                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       112753                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        37239                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1158                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  23683                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   92714                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 28400                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3444956                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1159                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                483547                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               250304                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3536                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     89                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 28291                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             42                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5361                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        24729                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                30090                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3099992                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                422858                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             51383                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       653093                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   365062                       # Number of branches executed
system.cpu.iew.exec_stores                     230235                       # Number of stores executed
system.cpu.iew.exec_rate                     2.160966                       # Inst execution rate
system.cpu.iew.wb_sent                        3085802                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3076277                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2195612                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3486661                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.144434                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629718                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          781804                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             23651                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1266200                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.103270                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.672502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       570224     45.03%     45.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       151245     11.94%     56.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       109515      8.65%     65.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       158930     12.55%     78.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        39863      3.15%     81.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55136      4.35%     85.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        23304      1.84%     87.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        22724      1.79%     89.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       135259     10.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1266200                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1422039                       # Number of instructions committed
system.cpu.commit.committedOps                2663161                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         583859                       # Number of memory references committed
system.cpu.commit.loads                        370794                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                     331842                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5210                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2657617                       # Number of committed integer instructions.
system.cpu.commit.function_calls                15241                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2096      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2071617     77.79%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.05%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4238      0.16%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          369986     13.89%     91.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         212913      7.99%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.03%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2663161                       # Class of committed instruction
system.cpu.commit.bw_lim_events                135259                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4575906                       # The number of ROB reads
system.cpu.rob.rob_writes                     7006531                       # The number of ROB writes
system.cpu.timesIdled                            3840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           53569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1422039                       # Number of Instructions Simulated
system.cpu.committedOps                       2663161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.008791                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.008791                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.991286                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.991286                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4464682                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2477725                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8965                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4396                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1805175                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   897079                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1442514                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               546                       # number of replacements
system.cpu.dcache.tags.tagsinuse           731.998066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              600503                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1552                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            386.922036                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   731.998066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.714842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.714842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          787                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1208322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1208322                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       388571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          388571                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       211932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211932                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        600503                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           600503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       600503                       # number of overall hits
system.cpu.dcache.overall_hits::total          600503                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1749                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1133                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2882                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2882                       # number of overall misses
system.cpu.dcache.overall_misses::total          2882                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     86889500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     86889500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     90005500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     90005500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    176895000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    176895000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    176895000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    176895000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       390320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       390320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       213065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       603385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       603385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       603385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       603385                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004481                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005318                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004776                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004776                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49679.531161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49679.531161                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79439.982348                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79439.982348                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61379.250520                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61379.250520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61379.250520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61379.250520                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          435                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   108.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          392                       # number of writebacks
system.cpu.dcache.writebacks::total               392                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1327                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1330                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1130                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1552                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     21208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     88699500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     88699500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    109907500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    109907500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    109907500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    109907500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002572                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50255.924171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50255.924171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78495.132743                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78495.132743                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70816.688144                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70816.688144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70816.688144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70816.688144                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              8886                       # number of replacements
system.cpu.icache.tags.tagsinuse           252.203548                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              244370                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9142                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.730475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   252.203548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.985170                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985170                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            517020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           517020                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       244370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          244370                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        244370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           244370                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       244370                       # number of overall hits
system.cpu.icache.overall_hits::total          244370                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9569                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9569                       # number of overall misses
system.cpu.icache.overall_misses::total          9569                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    192085494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192085494                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    192085494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192085494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    192085494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192085494                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       253939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       253939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       253939                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       253939                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       253939                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       253939                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.037682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037682                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.037682                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.037682                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037682                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20073.727035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20073.727035                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20073.727035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20073.727035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20073.727035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20073.727035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1509                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.156250                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          426                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          426                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          426                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          426                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          426                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          426                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         9143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9143                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         9143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         9143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9143                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    163929997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163929997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    163929997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163929997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    163929997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163929997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.036005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.036005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.036005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.036005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.036005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.036005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17929.563272                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17929.563272                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17929.563272                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17929.563272                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17929.563272                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17929.563272                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          20127                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         9434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9564                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           392                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              9043                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1130                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1130                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9565                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        27171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3650                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   30821                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       585088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       124416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   709504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 3                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              10698                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001028                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.032051                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    10687     99.90%     99.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                       11      0.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                10698                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             10455500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            13713000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2328499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    3                       # number of replacements
system.l2cache.tags.tagsinuse             1433.822299                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17998                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2119                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.493629                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.153845                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   602.277590                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   831.390864                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000038                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.147040                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.202976                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.350054                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1841                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.516602                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               163071                       # Number of tag accesses
system.l2cache.tags.data_accesses              163071                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          392                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          392                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            16                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               16                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         8347                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          212                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8559                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             8347                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              228                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8575                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            8347                       # number of overall hits
system.l2cache.overall_hits::cpu.data             228                       # number of overall hits
system.l2cache.overall_hits::total               8575                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1114                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1114                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          796                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          210                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1006                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            796                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1324                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2120                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           796                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1324                       # number of overall misses
system.l2cache.overall_misses::total             2120                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     86836000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     86836000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     62548500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     18336000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     80884500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     62548500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    105172000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    167720500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     62548500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    105172000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    167720500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          392                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          392                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1130                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1130                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         9143                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          422                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9565                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         9143                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         1552                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           10695                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         9143                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         1552                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          10695                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.985841                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.985841                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.087061                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.497630                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.105175                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.087061                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.853093                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.198223                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.087061                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.853093                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.198223                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 77949.730700                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77949.730700                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 78578.517588                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87314.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 80402.087475                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 78578.517588                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79435.045317                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 79113.443396                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 78578.517588                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79435.045317                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 79113.443396                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data         1114                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1114                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          796                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1005                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          796                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1323                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2119                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          796                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1323                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2119                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     75696000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     75696000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     54598500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     16186000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     70784500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     54598500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     91882000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    146480500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     54598500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     91882000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    146480500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.985841                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.985841                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.087061                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.495261                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.105071                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.087061                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.852448                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.198130                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.087061                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.852448                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.198130                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67949.730700                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67949.730700                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 68591.080402                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77444.976077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70432.338308                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68591.080402                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69449.735450                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69127.182633                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68591.080402                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69449.735450                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69127.182633                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    717269500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1004                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1114                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1004                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       135552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       135552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  135552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2118                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1060000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5744000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
