
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6.v
# synth_design -part xc7z020clg484-3 -top f32m_mux6 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f32m_mux6 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 226596 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.992 ; gain = 69.895 ; free physical = 252622 ; free virtual = 314042
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f32m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6.v:26]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux6' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6.v:26]
INFO: [Synth 8-6155] done synthesizing module 'f32m_mux6' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.758 ; gain = 128.660 ; free physical = 252480 ; free virtual = 313900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.758 ; gain = 128.660 ; free physical = 252564 ; free virtual = 313984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.754 ; gain = 136.656 ; free physical = 252563 ; free virtual = 313983
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1595.887 ; gain = 164.789 ; free physical = 252455 ; free virtual = 313875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251705 ; free virtual = 313139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251636 ; free virtual = 313070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251585 ; free virtual = 313019
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251510 ; free virtual = 312943
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251522 ; free virtual = 312956
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251540 ; free virtual = 312974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251542 ; free virtual = 312976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251549 ; free virtual = 312983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251528 ; free virtual = 312962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   776|
|2     |LUT6 |   388|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1164|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251522 ; free virtual = 312956
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251521 ; free virtual = 312955
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.207 ; gain = 365.109 ; free physical = 251548 ; free virtual = 312982
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'f32m_mux6' is not ideal for floorplanning, since the cellview 'f32m_mux6' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1802.441 ; gain = 0.000 ; free physical = 251383 ; free virtual = 312817
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1802.441 ; gain = 371.441 ; free physical = 251423 ; free virtual = 312857
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2422.020 ; gain = 619.578 ; free physical = 250189 ; free virtual = 311626
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.020 ; gain = 0.000 ; free physical = 250183 ; free virtual = 311620
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.027 ; gain = 0.000 ; free physical = 250168 ; free virtual = 311606
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248997 ; free virtual = 310434

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c7d72be8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248994 ; free virtual = 310432

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c7d72be8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248883 ; free virtual = 310320
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c7d72be8

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248879 ; free virtual = 310317
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c7d72be8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248876 ; free virtual = 310314
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c7d72be8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248876 ; free virtual = 310314
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c7d72be8

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248864 ; free virtual = 310302
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c7d72be8

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248863 ; free virtual = 310301
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248871 ; free virtual = 310308
Ending Logic Optimization Task | Checksum: c7d72be8

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248874 ; free virtual = 310312

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c7d72be8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248868 ; free virtual = 310306

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c7d72be8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248868 ; free virtual = 310306

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248868 ; free virtual = 310306
Ending Netlist Obfuscation Task | Checksum: c7d72be8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248868 ; free virtual = 310306
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 248867 ; free virtual = 310305
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: c7d72be8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f32m_mux6 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.074 ; gain = 0.000 ; free physical = 248786 ; free virtual = 310224
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.074 ; gain = 0.000 ; free physical = 248785 ; free virtual = 310223
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.074 ; gain = 0.000 ; free physical = 248784 ; free virtual = 310222
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.074 ; gain = 0.000 ; free physical = 248783 ; free virtual = 310221
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2535.074 ; gain = 0.000 ; free physical = 248747 ; free virtual = 310185
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248553 ; free virtual = 309990


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f32m_mux6 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c7d72be8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248550 ; free virtual = 309988
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: c7d72be8
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2663.137 ; gain = 144.043 ; free physical = 248552 ; free virtual = 309990
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26971984 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c7d72be8

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248591 ; free virtual = 310028
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: c7d72be8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248590 ; free virtual = 310028
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: c7d72be8

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248584 ; free virtual = 310021
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: c7d72be8

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248583 ; free virtual = 310021
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c7d72be8

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248583 ; free virtual = 310021

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248583 ; free virtual = 310021
Ending Netlist Obfuscation Task | Checksum: c7d72be8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 248583 ; free virtual = 310021
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249346 ; free virtual = 310782
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249345 ; free virtual = 310782
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249346 ; free virtual = 310782

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249330 ; free virtual = 310768

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 69c84165

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249332 ; free virtual = 310769

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 69c84165

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249332 ; free virtual = 310769
Phase 1 Placer Initialization | Checksum: 69c84165

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249332 ; free virtual = 310769

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 69c84165

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249330 ; free virtual = 310766
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: e28b908f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249285 ; free virtual = 310722

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e28b908f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249285 ; free virtual = 310722

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24bdb4fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249286 ; free virtual = 310722

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 4380738d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249287 ; free virtual = 310724

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 4380738d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249289 ; free virtual = 310726

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249305 ; free virtual = 310741

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249299 ; free virtual = 310735

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249298 ; free virtual = 310735
Phase 3 Detail Placement | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249300 ; free virtual = 310737

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249290 ; free virtual = 310727

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249275 ; free virtual = 310712

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249275 ; free virtual = 310711

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249275 ; free virtual = 310711
Phase 4.4 Final Placement Cleanup | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249274 ; free virtual = 310711
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c984c35d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249273 ; free virtual = 310710
Ending Placer Task | Checksum: f9a5682b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249286 ; free virtual = 310723
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249286 ; free virtual = 310723
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249262 ; free virtual = 310698
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249265 ; free virtual = 310701
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 249171 ; free virtual = 310610
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f9a5682b ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "v5[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1ac3b1de2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250909 ; free virtual = 312350
Post Restoration Checksum: NetGraph: f7ca4950 NumContArr: b470d492 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ac3b1de2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250908 ; free virtual = 312348

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ac3b1de2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250871 ; free virtual = 312311

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ac3b1de2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250870 ; free virtual = 312311

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ac3b1de2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250855 ; free virtual = 312296
Phase 2 Router Initialization | Checksum: 1ac3b1de2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250855 ; free virtual = 312295

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 614bde7e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250852 ; free virtual = 312292

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 614bde7e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250852 ; free virtual = 312292
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 614bde7e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250849 ; free virtual = 312289

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250825 ; free virtual = 312266
Phase 4 Rip-up And Reroute | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250830 ; free virtual = 312271

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250830 ; free virtual = 312270

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250828 ; free virtual = 312269
Phase 5 Delay and Skew Optimization | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250828 ; free virtual = 312269

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250824 ; free virtual = 312264
Phase 6.1 Hold Fix Iter | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250823 ; free virtual = 312263
Phase 6 Post Hold Fix | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250822 ; free virtual = 312263

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250816 ; free virtual = 312257

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250813 ; free virtual = 312254

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250802 ; free virtual = 312242

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: a4b02cbf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250801 ; free virtual = 312241
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250831 ; free virtual = 312272

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250831 ; free virtual = 312272
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250829 ; free virtual = 312270
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250829 ; free virtual = 312270
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2663.137 ; gain = 0.000 ; free physical = 250818 ; free virtual = 312261
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2831.293 ; gain = 0.000 ; free physical = 250226 ; free virtual = 311669
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:45:25 2022...
