

================================================================
== Vitis HLS Report for 'read_y_FT1'
================================================================
* Date:           Thu Dec  5 15:42:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.432 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      202|      202|  0.918 us|  0.918 us|  202|  202|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1152_1  |      200|      200|         9|          8|          1|    25|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      173|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      308|    -|
|Register             |        -|     -|      478|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      478|      481|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1152_fu_467_p2              |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1152_fu_283_p2             |      icmp|   0|  0|  16|           9|           8|
    |or_ln1156_fu_457_p2               |        or|   0|  0|   9|           9|           1|
    |or_ln1157_fu_485_p2               |        or|   0|  0|   9|           9|           2|
    |or_ln1158_fu_495_p2               |        or|   0|  0|   9|           9|           2|
    |or_ln1159_fu_513_p2               |        or|   0|  0|   9|           9|           3|
    |or_ln1160_fu_523_p2               |        or|   0|  0|   9|           9|           3|
    |or_ln1161_fu_541_p2               |        or|   0|  0|   9|           9|           3|
    |or_ln1162_fu_551_p2               |        or|   0|  0|   9|           9|           3|
    |or_ln1163_fu_569_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln1164_fu_579_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln1165_fu_597_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln1166_fu_607_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln1167_fu_625_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln1168_fu_635_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln1169_fu_653_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln1170_fu_663_p2               |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 173|         156|          66|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_d0_8             |   9|          2|    9|         18|
    |d0_fu_128                         |   9|          2|    9|         18|
    |fifo_y_from_off_chip_to_S1_blk_n  |   9|          2|    1|          2|
    |y_address0                        |  49|          9|    9|         81|
    |y_address1                        |  49|          9|    9|         81|
    |y_d0                              |  49|          9|   32|        288|
    |y_d1                              |  49|          9|   32|        288|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 308|         59|  106|        793|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |d0_8_reg_680                 |   9|   0|    9|          0|
    |d0_fu_128                    |   9|   0|    9|          0|
    |icmp_ln1152_reg_701          |   1|   0|    1|          0|
    |trunc_ln1154_10_reg_750      |  32|   0|   32|          0|
    |trunc_ln1154_11_reg_755      |  32|   0|   32|          0|
    |trunc_ln1154_12_reg_760      |  32|   0|   32|          0|
    |trunc_ln1154_13_reg_765      |  32|   0|   32|          0|
    |trunc_ln1154_14_reg_770      |  32|   0|   32|          0|
    |trunc_ln1154_2_reg_705       |  32|   0|   32|          0|
    |trunc_ln1154_3_reg_710       |  32|   0|   32|          0|
    |trunc_ln1154_4_reg_715       |  32|   0|   32|          0|
    |trunc_ln1154_5_reg_720       |  32|   0|   32|          0|
    |trunc_ln1154_6_reg_725       |  32|   0|   32|          0|
    |trunc_ln1154_7_reg_730       |  32|   0|   32|          0|
    |trunc_ln1154_8_reg_735       |  32|   0|   32|          0|
    |trunc_ln1154_9_reg_740       |  32|   0|   32|          0|
    |trunc_ln1154_s_reg_745       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 478|   0|  478|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                  read_y_FT1|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                  read_y_FT1|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                  read_y_FT1|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                  read_y_FT1|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                  read_y_FT1|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                  read_y_FT1|  return value|
|y_address0                                 |  out|    9|   ap_memory|                           y|         array|
|y_ce0                                      |  out|    1|   ap_memory|                           y|         array|
|y_we0                                      |  out|    1|   ap_memory|                           y|         array|
|y_d0                                       |  out|   32|   ap_memory|                           y|         array|
|y_address1                                 |  out|    9|   ap_memory|                           y|         array|
|y_ce1                                      |  out|    1|   ap_memory|                           y|         array|
|y_we1                                      |  out|    1|   ap_memory|                           y|         array|
|y_d1                                       |  out|   32|   ap_memory|                           y|         array|
|fifo_y_from_off_chip_to_S1_dout            |   in|  512|     ap_fifo|  fifo_y_from_off_chip_to_S1|       pointer|
|fifo_y_from_off_chip_to_S1_num_data_valid  |   in|   11|     ap_fifo|  fifo_y_from_off_chip_to_S1|       pointer|
|fifo_y_from_off_chip_to_S1_fifo_cap        |   in|   11|     ap_fifo|  fifo_y_from_off_chip_to_S1|       pointer|
|fifo_y_from_off_chip_to_S1_empty_n         |   in|    1|     ap_fifo|  fifo_y_from_off_chip_to_S1|       pointer|
|fifo_y_from_off_chip_to_S1_read            |  out|    1|     ap_fifo|  fifo_y_from_off_chip_to_S1|       pointer|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

