MemoryHierarchy
numberOfCacheLevels:2
Cache1
S:128
L:2
M:1
writePolicyHit:writeThrough
writePolicyMiss:writeAllocate
cacheCycles:1
Cache2
S:256
L:4
M:4
writePolicyHit:writeThrough
writePolicyMiss:writeAllocate
cacheCycles:2
mainMemoryCycles:3
HardwareOrganization
simultaneousIssuesOfInstructions:4
sizeInstructionBuffer:10
sizeOfROB:10
ADDRS:2
ADDCycles:1
MULRS:2
MULCycles:3
LWRS:1
LWCycles:10
JALRRS:2
JALRCycles:4
AssemblyProgram
.org 30
ADDI reg1,reg1,36
JALR reg2,reg1
BEQ reg0,reg0,6
ADDI reg5,reg0,5
ADD reg6,reg1,reg1
RET reg2
LW reg7,reg0,10
endofAssembly
ProgramData
10;7
endofData

