Info: Starting: Create testbench Qsys system
Info: C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system.ipx
Info: ip-generate --project-directory=C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project --output-directory=C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project --report-file=sopcinfo:C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system.sopcinfo --report-file=html:C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system\testbench\nios_system.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system.qsys
Progress: Loading Final_Project/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding sdram_pll [altpll 14.0]
Progress: Parameterizing module sdram_pll
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Keycode [altera_avalon_pio 14.0]
Progress: Parameterizing module Keycode
Progress: Adding otg_hpi_cs [altera_avalon_pio 14.0]
Progress: Parameterizing module otg_hpi_cs
Progress: Adding otg_hpi_address [altera_avalon_pio 14.0]
Progress: Parameterizing module otg_hpi_address
Progress: Adding otg_hpi_data [altera_avalon_pio 14.0]
Progress: Parameterizing module otg_hpi_data
Progress: Adding otg_hpi_r [altera_avalon_pio 14.0]
Progress: Parameterizing module otg_hpi_r
Progress: Adding otg_hpi_w [altera_avalon_pio 14.0]
Progress: Parameterizing module otg_hpi_w
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/14.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\altera\14.0\quartus\sopc_builder\bin\root_components.ipx
Info: C:\altera\14.0\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\altera\14.0\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\altera\14.0\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/14.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system\testbench\nios_system.ipx
Progress: Loading Final_Project/nios_system.qsys
Info: C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/* matched 54 files in 0.02 seconds
Info: C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/*/* matched 460 files in 0.09 seconds
Info: C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system\testbench\nios_system.ipx described 0 plugins, 3 paths, in 0.11 seconds
Info: C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/* matched 4 files in 0.11 seconds
Info: C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/Duncan/.altera.quartus/ip/14.0/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\altera\14.0\ip\altera\altera_components.ipx
Info: C:\altera\14.0\ip\altera\altera_components.ipx described 1244 plugins, 0 paths, in 0.22 seconds
Info: C:/altera/14.0/ip/**/* matched 124 files in 0.24 seconds
Info: Reading index C:\altera\14.0\quartus\sopc_builder\builtin.ipx
Info: C:\altera\14.0\quartus\sopc_builder\builtin.ipx described 81 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/14.0/quartus/sopc_builder/**/* matched 8 files in 0.02 seconds
Info: Reading index C:\altera\14.0\quartus\common\librarian\factories\index.ipx
Info: C:\altera\14.0\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.04 seconds
Info: C:/altera/14.0/quartus/common/librarian/factories/**/* matched 4 files in 0.04 seconds
Info: C:/altera/14.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\altera\14.0\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0.43 seconds
Info: C:/altera/14.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.43 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/14.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #3 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #3 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: nios_system
Info: TB_Gen: System design is: nios_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_instance_property sdram CLASS_NAME
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property sdram_clk EXPORT_OF
Info: get_instance_property sdram_pll CLASS_NAME
Info: get_instance_assignment sdram_pll testbench.partner.map.c1
Info: get_interface_property keycode EXPORT_OF
Info: get_instance_property Keycode CLASS_NAME
Info: get_instance_assignment Keycode testbench.partner.map.external_connection
Info: get_interface_property otg_hpi_cs EXPORT_OF
Info: get_instance_property otg_hpi_cs CLASS_NAME
Info: get_instance_assignment otg_hpi_cs testbench.partner.map.external_connection
Info: get_interface_property otg_hpi_address EXPORT_OF
Info: get_instance_property otg_hpi_address CLASS_NAME
Info: get_instance_assignment otg_hpi_address testbench.partner.map.external_connection
Info: get_interface_property otg_hpi_data EXPORT_OF
Info: get_instance_property otg_hpi_data CLASS_NAME
Info: get_instance_assignment otg_hpi_data testbench.partner.map.external_connection
Info: get_interface_property otg_hpi_r EXPORT_OF
Info: get_instance_property otg_hpi_r CLASS_NAME
Info: get_instance_assignment otg_hpi_r testbench.partner.map.external_connection
Info: get_interface_property otg_hpi_w EXPORT_OF
Info: get_instance_property otg_hpi_w CLASS_NAME
Info: get_instance_assignment otg_hpi_w testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : nios_system_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : nios_system_tb with all standard BFMs
Info: create_system nios_system_tb
Info: add_instance nios_system_inst nios_system 
Info: set_use_testbench_naming_pattern true nios_system
Info: get_instance_interfaces nios_system_inst
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: get_instance_interface_property nios_system_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property nios_system_inst reset CLASS_NAME
Info: get_instance_interface_property nios_system_inst sdram_clk CLASS_NAME
Info: get_instance_interface_property nios_system_inst keycode CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_cs CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_address CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_data CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_r CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_w CLASS_NAME
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: add_instance nios_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property nios_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst clk clockRate
Info: set_instance_parameter_value nios_system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value nios_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property nios_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst clk CLASS_NAME
Info: get_instance_interfaces nios_system_inst_clk_bfm
Info: get_instance_interface_property nios_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_system_inst_clk_bfm.clk nios_system_inst.clk
Info: get_instance_interface_property nios_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property nios_system_inst reset CLASS_NAME
Info: add_instance nios_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property nios_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports nios_system_inst reset
Info: get_instance_interface_port_property nios_system_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property nios_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value nios_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value nios_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property nios_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces nios_system_inst_reset_bfm
Info: get_instance_interface_property nios_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property nios_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst reset associatedClock
Info: get_instance_interfaces nios_system_inst_clk_bfm
Info: get_instance_interface_property nios_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: nios_system_inst_reset_bfm is not associated to any clock; connecting nios_system_inst_reset_bfm to 'nios_system_inst_clk_bfm.clk'
Warning: TB_Gen: nios_system_inst_reset_bfm is not associated to any clock; connecting nios_system_inst_reset_bfm to 'nios_system_inst_clk_bfm.clk'
Info: add_connection nios_system_inst_clk_bfm.clk nios_system_inst_reset_bfm.clk
Info: get_instance_interface_property nios_system_inst reset CLASS_NAME
Info: get_instance_interfaces nios_system_inst_reset_bfm
Info: get_instance_interface_property nios_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection nios_system_inst_reset_bfm.reset nios_system_inst.reset
Info: get_instance_interface_property nios_system_inst sdram_wire CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sdram_wire
Info: TB_Gen: conduit_end found: sdram_wire
Info: get_instance_interface_property nios_system_inst sdram_wire CLASS_NAME
Info: add_instance nios_system_inst_sdram_wire_bfm altera_conduit_bfm 
Info: get_instance_property nios_system_inst_sdram_wire_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst sdram_wire associatedClock
Info: get_instance_interface_parameter_value nios_system_inst sdram_wire associatedReset
Info: get_instance_interface_ports nios_system_inst sdram_wire
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_addr ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_addr WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_addr DIRECTION
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_ba ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_ba WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_ba DIRECTION
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cas_n ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cas_n WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cas_n DIRECTION
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cke ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cke WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cke DIRECTION
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cs_n ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cs_n WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_cs_n DIRECTION
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_dq ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_dq WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_dq DIRECTION
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_dqm ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_dqm WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_dqm DIRECTION
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_ras_n ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_ras_n WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_ras_n DIRECTION
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_we_n ROLE
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_we_n WIDTH
Info: get_instance_interface_port_property nios_system_inst sdram_wire sdram_wire_we_n DIRECTION
Info: set_instance_parameter_value nios_system_inst_sdram_wire_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_system_inst_sdram_wire_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_system_inst_sdram_wire_bfm SIGNAL_ROLES addr ba cas_n cke cs_n dq dqm ras_n we_n
Info: set_instance_parameter_value nios_system_inst_sdram_wire_bfm SIGNAL_WIDTHS 13 2 1 1 1 32 4 1 1
Info: set_instance_parameter_value nios_system_inst_sdram_wire_bfm SIGNAL_DIRECTIONS input input input input input bidir input input input
Info: get_instance_property nios_system_inst_sdram_wire_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst sdram_wire CLASS_NAME
Info: get_instance_interfaces nios_system_inst_sdram_wire_bfm
Info: get_instance_interface_property nios_system_inst_sdram_wire_bfm conduit CLASS_NAME
Info: add_connection nios_system_inst_sdram_wire_bfm.conduit nios_system_inst.sdram_wire
Info: get_instance_interface_property nios_system_inst keycode CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: keycode
Info: TB_Gen: conduit_end found: keycode
Info: get_instance_interface_property nios_system_inst keycode CLASS_NAME
Info: add_instance nios_system_inst_keycode_bfm altera_conduit_bfm 
Info: get_instance_property nios_system_inst_keycode_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst keycode associatedClock
Info: get_instance_interface_parameter_value nios_system_inst keycode associatedReset
Info: get_instance_interface_ports nios_system_inst keycode
Info: get_instance_interface_port_property nios_system_inst keycode keycode_export ROLE
Info: get_instance_interface_port_property nios_system_inst keycode keycode_export WIDTH
Info: get_instance_interface_port_property nios_system_inst keycode keycode_export DIRECTION
Info: set_instance_parameter_value nios_system_inst_keycode_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_system_inst_keycode_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_system_inst_keycode_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_system_inst_keycode_bfm SIGNAL_WIDTHS 16
Info: set_instance_parameter_value nios_system_inst_keycode_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_system_inst_keycode_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst keycode CLASS_NAME
Info: get_instance_interfaces nios_system_inst_keycode_bfm
Info: get_instance_interface_property nios_system_inst_keycode_bfm conduit CLASS_NAME
Info: add_connection nios_system_inst_keycode_bfm.conduit nios_system_inst.keycode
Info: get_instance_interface_property nios_system_inst otg_hpi_cs CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: otg_hpi_cs
Info: TB_Gen: conduit_end found: otg_hpi_cs
Info: get_instance_interface_property nios_system_inst otg_hpi_cs CLASS_NAME
Info: add_instance nios_system_inst_otg_hpi_cs_bfm altera_conduit_bfm 
Info: get_instance_property nios_system_inst_otg_hpi_cs_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_cs associatedClock
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_cs associatedReset
Info: get_instance_interface_ports nios_system_inst otg_hpi_cs
Info: get_instance_interface_port_property nios_system_inst otg_hpi_cs otg_hpi_cs_export ROLE
Info: get_instance_interface_port_property nios_system_inst otg_hpi_cs otg_hpi_cs_export WIDTH
Info: get_instance_interface_port_property nios_system_inst otg_hpi_cs otg_hpi_cs_export DIRECTION
Info: set_instance_parameter_value nios_system_inst_otg_hpi_cs_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_cs_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_cs_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_system_inst_otg_hpi_cs_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_system_inst_otg_hpi_cs_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_system_inst_otg_hpi_cs_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_cs CLASS_NAME
Info: get_instance_interfaces nios_system_inst_otg_hpi_cs_bfm
Info: get_instance_interface_property nios_system_inst_otg_hpi_cs_bfm conduit CLASS_NAME
Info: add_connection nios_system_inst_otg_hpi_cs_bfm.conduit nios_system_inst.otg_hpi_cs
Info: get_instance_interface_property nios_system_inst otg_hpi_address CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: otg_hpi_address
Info: TB_Gen: conduit_end found: otg_hpi_address
Info: get_instance_interface_property nios_system_inst otg_hpi_address CLASS_NAME
Info: add_instance nios_system_inst_otg_hpi_address_bfm altera_conduit_bfm 
Info: get_instance_property nios_system_inst_otg_hpi_address_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_address associatedClock
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_address associatedReset
Info: get_instance_interface_ports nios_system_inst otg_hpi_address
Info: get_instance_interface_port_property nios_system_inst otg_hpi_address otg_hpi_address_export ROLE
Info: get_instance_interface_port_property nios_system_inst otg_hpi_address otg_hpi_address_export WIDTH
Info: get_instance_interface_port_property nios_system_inst otg_hpi_address otg_hpi_address_export DIRECTION
Info: set_instance_parameter_value nios_system_inst_otg_hpi_address_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_address_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_address_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_system_inst_otg_hpi_address_bfm SIGNAL_WIDTHS 2
Info: set_instance_parameter_value nios_system_inst_otg_hpi_address_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_system_inst_otg_hpi_address_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_address CLASS_NAME
Info: get_instance_interfaces nios_system_inst_otg_hpi_address_bfm
Info: get_instance_interface_property nios_system_inst_otg_hpi_address_bfm conduit CLASS_NAME
Info: add_connection nios_system_inst_otg_hpi_address_bfm.conduit nios_system_inst.otg_hpi_address
Info: get_instance_interface_property nios_system_inst otg_hpi_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: otg_hpi_data
Info: TB_Gen: conduit_end found: otg_hpi_data
Info: get_instance_interface_property nios_system_inst otg_hpi_data CLASS_NAME
Info: add_instance nios_system_inst_otg_hpi_data_bfm altera_conduit_bfm 
Info: get_instance_property nios_system_inst_otg_hpi_data_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_data associatedClock
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_data associatedReset
Info: get_instance_interface_ports nios_system_inst otg_hpi_data
Info: get_instance_interface_port_property nios_system_inst otg_hpi_data otg_hpi_data_in_port ROLE
Info: get_instance_interface_port_property nios_system_inst otg_hpi_data otg_hpi_data_in_port WIDTH
Info: get_instance_interface_port_property nios_system_inst otg_hpi_data otg_hpi_data_in_port DIRECTION
Info: get_instance_interface_port_property nios_system_inst otg_hpi_data otg_hpi_data_out_port ROLE
Info: get_instance_interface_port_property nios_system_inst otg_hpi_data otg_hpi_data_out_port WIDTH
Info: get_instance_interface_port_property nios_system_inst otg_hpi_data otg_hpi_data_out_port DIRECTION
Info: set_instance_parameter_value nios_system_inst_otg_hpi_data_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_data_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_data_bfm SIGNAL_ROLES in_port out_port
Info: set_instance_parameter_value nios_system_inst_otg_hpi_data_bfm SIGNAL_WIDTHS 16 16
Info: set_instance_parameter_value nios_system_inst_otg_hpi_data_bfm SIGNAL_DIRECTIONS output input
Info: get_instance_property nios_system_inst_otg_hpi_data_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_data CLASS_NAME
Info: get_instance_interfaces nios_system_inst_otg_hpi_data_bfm
Info: get_instance_interface_property nios_system_inst_otg_hpi_data_bfm conduit CLASS_NAME
Info: add_connection nios_system_inst_otg_hpi_data_bfm.conduit nios_system_inst.otg_hpi_data
Info: get_instance_interface_property nios_system_inst otg_hpi_r CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: otg_hpi_r
Info: TB_Gen: conduit_end found: otg_hpi_r
Info: get_instance_interface_property nios_system_inst otg_hpi_r CLASS_NAME
Info: add_instance nios_system_inst_otg_hpi_r_bfm altera_conduit_bfm 
Info: get_instance_property nios_system_inst_otg_hpi_r_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_r associatedClock
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_r associatedReset
Info: get_instance_interface_ports nios_system_inst otg_hpi_r
Info: get_instance_interface_port_property nios_system_inst otg_hpi_r otg_hpi_r_export ROLE
Info: get_instance_interface_port_property nios_system_inst otg_hpi_r otg_hpi_r_export WIDTH
Info: get_instance_interface_port_property nios_system_inst otg_hpi_r otg_hpi_r_export DIRECTION
Info: set_instance_parameter_value nios_system_inst_otg_hpi_r_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_r_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_r_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_system_inst_otg_hpi_r_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_system_inst_otg_hpi_r_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_system_inst_otg_hpi_r_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_r CLASS_NAME
Info: get_instance_interfaces nios_system_inst_otg_hpi_r_bfm
Info: get_instance_interface_property nios_system_inst_otg_hpi_r_bfm conduit CLASS_NAME
Info: add_connection nios_system_inst_otg_hpi_r_bfm.conduit nios_system_inst.otg_hpi_r
Info: get_instance_interface_property nios_system_inst otg_hpi_w CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: otg_hpi_w
Info: TB_Gen: conduit_end found: otg_hpi_w
Info: get_instance_interface_property nios_system_inst otg_hpi_w CLASS_NAME
Info: add_instance nios_system_inst_otg_hpi_w_bfm altera_conduit_bfm 
Info: get_instance_property nios_system_inst_otg_hpi_w_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_w associatedClock
Info: get_instance_interface_parameter_value nios_system_inst otg_hpi_w associatedReset
Info: get_instance_interface_ports nios_system_inst otg_hpi_w
Info: get_instance_interface_port_property nios_system_inst otg_hpi_w otg_hpi_w_export ROLE
Info: get_instance_interface_port_property nios_system_inst otg_hpi_w otg_hpi_w_export WIDTH
Info: get_instance_interface_port_property nios_system_inst otg_hpi_w otg_hpi_w_export DIRECTION
Info: set_instance_parameter_value nios_system_inst_otg_hpi_w_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_w_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_system_inst_otg_hpi_w_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_system_inst_otg_hpi_w_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_system_inst_otg_hpi_w_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_system_inst_otg_hpi_w_bfm CLASS_NAME
Info: get_instance_interface_property nios_system_inst otg_hpi_w CLASS_NAME
Info: get_instance_interfaces nios_system_inst_otg_hpi_w_bfm
Info: get_instance_interface_property nios_system_inst_otg_hpi_w_bfm conduit CLASS_NAME
Info: add_connection nios_system_inst_otg_hpi_w_bfm.conduit nios_system_inst.otg_hpi_w
Info: send_message Info TB_Gen: Saving testbench system: nios_system_tb.qsys
Info: TB_Gen: Saving testbench system: nios_system_tb.qsys
Info: save_system nios_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system\testbench --output-directory=C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system\testbench\nios_system_tb\simulation --file-set=SIM_VERILOG --report-file=html:C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system\testbench\nios_system_tb.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system\testbench\nios_system_tb.qsys --report-file=csv:C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system_tb.csv --report-file=spd:C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system_tb.spd
Progress: Loading testbench/nios_system_tb.qsys
Progress: Reading input file
Progress: Adding nios_system_inst [nios_system 1.0]
Progress: Parameterizing module nios_system_inst
Progress: Adding nios_system_inst_clk_bfm [altera_avalon_clock_source 14.0]
Progress: Parameterizing module nios_system_inst_clk_bfm
Progress: Adding nios_system_inst_reset_bfm [altera_avalon_reset_source 14.0]
Progress: Parameterizing module nios_system_inst_reset_bfm
Progress: Adding nios_system_inst_sdram_wire_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module nios_system_inst_sdram_wire_bfm
Progress: Adding nios_system_inst_keycode_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module nios_system_inst_keycode_bfm
Progress: Adding nios_system_inst_otg_hpi_cs_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module nios_system_inst_otg_hpi_cs_bfm
Progress: Adding nios_system_inst_otg_hpi_address_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module nios_system_inst_otg_hpi_address_bfm
Progress: Adding nios_system_inst_otg_hpi_data_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module nios_system_inst_otg_hpi_data_bfm
Progress: Adding nios_system_inst_otg_hpi_r_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module nios_system_inst_otg_hpi_r_bfm
Progress: Adding nios_system_inst_otg_hpi_w_bfm [altera_conduit_bfm 14.0]
Progress: Parameterizing module nios_system_inst_otg_hpi_w_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system_tb.nios_system_inst.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: nios_system_tb.nios_system_inst.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system_tb.nios_system_inst.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system_tb.nios_system_inst.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system_tb.nios_system_inst.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system_tb.nios_system_inst.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system_tb.nios_system_inst.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: nios_system_tb.nios_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: nios_system_tb.nios_system_inst_clk_bfm:            $Revision: #1 $
Info: nios_system_tb.nios_system_inst_clk_bfm:            $Date: 2014/02/16 $
Info: nios_system_tb.nios_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: nios_system_tb.nios_system_inst_reset_bfm:            $Revision: #1 $
Info: nios_system_tb.nios_system_inst_reset_bfm:            $Date: 2014/02/16 $
Info: nios_system_tb.nios_system_inst_reset_bfm: Reset is negatively asserted.
Info: nios_system_tb: Generating nios_system_tb "nios_system_tb" for SIM_VERILOG
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2
Info: nios_system_inst: "nios_system_tb" instantiated nios_system "nios_system_inst"
Info: nios_system_inst_clk_bfm: "nios_system_tb" instantiated altera_avalon_clock_source "nios_system_inst_clk_bfm"
Info: nios_system_inst_reset_bfm: "nios_system_tb" instantiated altera_avalon_reset_source "nios_system_inst_reset_bfm"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/verbosity_pkg.sv
Info: nios_system_inst_sdram_wire_bfm: "nios_system_tb" instantiated altera_conduit_bfm "nios_system_inst_sdram_wire_bfm"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/verbosity_pkg.sv
Info: nios_system_inst_keycode_bfm: "nios_system_tb" instantiated altera_conduit_bfm "nios_system_inst_keycode_bfm"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/verbosity_pkg.sv
Info: nios_system_inst_otg_hpi_cs_bfm: "nios_system_tb" instantiated altera_conduit_bfm "nios_system_inst_otg_hpi_cs_bfm"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/verbosity_pkg.sv
Info: nios_system_inst_otg_hpi_address_bfm: "nios_system_tb" instantiated altera_conduit_bfm "nios_system_inst_otg_hpi_address_bfm"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/verbosity_pkg.sv
Info: nios_system_inst_otg_hpi_data_bfm: "nios_system_tb" instantiated altera_conduit_bfm "nios_system_inst_otg_hpi_data_bfm"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/verbosity_pkg.sv
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0008_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0008_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0008_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2015.11.15 16:03:50 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.11.15 16:03:50 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.11.15 16:03:52 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_qsys_0: # 2015.11.15 16:03:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.11.15 16:03:52 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2015.11.15 16:03:52 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.11.15 16:03:52 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.11.15 16:03:52 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.11.15 16:03:52 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.11.15 16:03:54 (*)   Creating 'C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0008_nios2_qsys_0_gen//nios_system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2015.11.15 16:03:54 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.11.15 16:03:54 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.11.15 16:03:56 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0009_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0009_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0009_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0010_sdram_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0010_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0010_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system_inst" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid_qsys_0: Generating Verilog simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: sysid_qsys_0: Generated simulation model nios_system_sysid_qsys_0.vo
Info: sysid_qsys_0: "nios_system_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: sdram_pll: Generating Verilog simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: sdram_pll: Generated simulation model nios_system_sdram_pll.vo
Info: sdram_pll: "nios_system_inst" instantiated altpll "sdram_pll"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0018_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0018_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0018_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: Keycode: Starting RTL generation for module 'nios_system_Keycode'
Info: Keycode:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_Keycode --dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0019_Keycode_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0019_Keycode_gen//nios_system_Keycode_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0019_Keycode_gen/  ]
Info: Keycode: Done RTL generation for module 'nios_system_Keycode'
Info: Keycode: "nios_system_inst" instantiated altera_avalon_pio "Keycode"
Info: otg_hpi_cs: Starting RTL generation for module 'nios_system_otg_hpi_cs'
Info: otg_hpi_cs:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_cs --dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0020_otg_hpi_cs_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0020_otg_hpi_cs_gen//nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0020_otg_hpi_cs_gen/  ]
Info: otg_hpi_cs: Done RTL generation for module 'nios_system_otg_hpi_cs'
Info: otg_hpi_cs: "nios_system_inst" instantiated altera_avalon_pio "otg_hpi_cs"
Info: otg_hpi_address: Starting RTL generation for module 'nios_system_otg_hpi_address'
Info: otg_hpi_address:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_address --dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0021_otg_hpi_address_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0021_otg_hpi_address_gen//nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0021_otg_hpi_address_gen/  ]
Info: otg_hpi_address: Done RTL generation for module 'nios_system_otg_hpi_address'
Info: otg_hpi_address: "nios_system_inst" instantiated altera_avalon_pio "otg_hpi_address"
Info: otg_hpi_data: Starting RTL generation for module 'nios_system_otg_hpi_data'
Info: otg_hpi_data:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_data --dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0022_otg_hpi_data_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0022_otg_hpi_data_gen//nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Duncan/AppData/Local/Temp/alt6754_8671739855738850266.dir/0022_otg_hpi_data_gen/  ]
Info: otg_hpi_data: Done RTL generation for module 'nios_system_otg_hpi_data'
Info: otg_hpi_data: "nios_system_inst" instantiated altera_avalon_pio "otg_hpi_data"
Info: mm_interconnect_0: "nios_system_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system_inst" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_agent"
Info: nios2_qsys_0_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_agent"
Info: nios2_qsys_0_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/nios_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: nios_system_tb: Done "nios_system_tb" with 40 modules, 63 files
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system_tb.spd --output-directory=C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/
Info: Doing: ip-make-simscript --spd=C:\Users\Duncan\Desktop\Desktop\Classes\ECE_385\FPGA_Labs\Final_Project\nios_system_tb.spd --output-directory=C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	40 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/nios_system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
