{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_up.v@226:236@HdlStmAssign", "  // control signals\n\n  assign up_ch_lpm_dfe_n = up_lpm_dfe_n;\n  assign up_ch_rate = up_rate;\n  assign up_ch_sys_clk_sel = up_sys_clk_sel;\n  assign up_ch_out_clk_sel = up_out_clk_sel;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_lpm_dfe_n <= LPM_OR_DFE_N;\n      up_rate <= RATE;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_up.v@225:235", "\n  // control signals\n\n  assign up_ch_lpm_dfe_n = up_lpm_dfe_n;\n  assign up_ch_rate = up_rate;\n  assign up_ch_sys_clk_sel = up_sys_clk_sel;\n  assign up_ch_out_clk_sel = up_out_clk_sel;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_lpm_dfe_n <= LPM_OR_DFE_N;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_up.v@224:234", "  end\n\n  // control signals\n\n  assign up_ch_lpm_dfe_n = up_lpm_dfe_n;\n  assign up_ch_rate = up_rate;\n  assign up_ch_sys_clk_sel = up_sys_clk_sel;\n  assign up_ch_out_clk_sel = up_out_clk_sel;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_up.v@223:233", "    end\n  end\n\n  // control signals\n\n  assign up_ch_lpm_dfe_n = up_lpm_dfe_n;\n  assign up_ch_rate = up_rate;\n  assign up_ch_sys_clk_sel = up_sys_clk_sel;\n  assign up_ch_out_clk_sel = up_out_clk_sel;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"]], "Diff Content": {"Delete": [], "Add": [[231, "  assign up_ch_tx_diffctrl = up_tx_diffctrl;\n"], [231, "  assign up_ch_tx_postcursor = up_tx_postcursor;\n"], [231, "  assign up_ch_tx_precursor = up_tx_precursor;\n"]]}}