<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1530737146">
  <File Type="PWROPT-DCP" Name="top_level_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="top_level_power_routed.rpt"/>
  <File Type="PA-TCL" Name="top_level.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="top_level_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="top_level_reports.tcl"/>
  <File Type="BG-DRC" Name="top_level.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="top_level_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="top_level_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="top_level.hwdef"/>
  <File Type="OPT-DCP" Name="top_level_opt.dcp"/>
  <File Type="OPT-DRC" Name="top_level_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="top_level_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="top_level_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="top_level_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="top_level_placed.dcp"/>
  <File Type="PLACE-IO" Name="top_level_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="top_level_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="top_level_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_level_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="top_level_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="top_level_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_level_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="top_level_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_level_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="top_level_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="top_level_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="top_level_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="top_level.bit"/>
  <File Type="PHYSOPT-TIMING" Name="top_level_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_level_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="top_level_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_level_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="top_level_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="top_level_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="top_level.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="top_level_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="top_level.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_level_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="top_level.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_level_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="top_level.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_level_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="top_level_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="top_level_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_level_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_level_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="top_level_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_level_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="top_level_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="top_level.vdi"/>
  <File Type="ROUTE-CLK" Name="top_level_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_level_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_level_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="top_level_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="top_level_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="top_level_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="top_level.nky"/>
  <File Type="BITSTR-BMM" Name="top_level_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="top_level.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="top_level.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="top_level.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/BRAMRW/BRAMRW.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/bd/BRAMRW/BRAMRW.bd"/>
        <Attr Name="ImportTime" Val="1528960770"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/clk25M/clk25M.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/bd/clk25M/clk25M.bd"/>
        <Attr Name="ImportTime" Val="1527067698"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ADXL362Ctrl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/new/ADXL362Ctrl.vhd"/>
        <Attr Name="ImportTime" Val="1526433276"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AccelArithmetics.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/new/AccelArithmetics.vhd"/>
        <Attr Name="ImportTime" Val="1530736857"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AccelerometerCtl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/new/AccelerometerCtl.vhd"/>
        <Attr Name="ImportTime" Val="1530736817"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/BRAMRW/hdl/BRAMRW_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/bd/BRAMRW/hdl/BRAMRW_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1528961716"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SPI_If.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/new/SPI_If.vhd"/>
        <Attr Name="ImportTime" Val="1526433278"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/VGA_Sync.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/new/VGA_Sync.vhd"/>
        <Attr Name="ImportTime" Val="1527091510"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/clk25M_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/bd/clk25M/hdl/clk25M_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1527089297"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/top_level.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/new/top_level.vhd"/>
        <Attr Name="ImportTime" Val="1530736731"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/BRAMtoVGA/my_coe.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/my_coe.coe"/>
        <Attr Name="ImportTime" Val="1527142872"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/BRAMtoVGA/blank.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/blank.coe"/>
        <Attr Name="ImportTime" Val="1528960453"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/BRAMtoVGA/newlogo.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/newlogo.coe"/>
        <Attr Name="ImportTime" Val="1528962276"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top_level"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/BRAMtoVGA/Nexys-4-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../computer_artchitecture_final/BRAMtoVGA/Nexys-4-Master.xdc"/>
        <Attr Name="ImportTime" Val="1528962752"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="logo_rom"/>
  <BlockFileSet Type="BlockSrcs" Name="BRAMRW_blk_mem_gen_0_0"/>
</GenRun>
