
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002578  08007fe0  08007fe0  00008fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a558  0800a558  0000c108  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a558  0800a558  0000b558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a560  0800a560  0000c108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a560  0800a560  0000b560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a564  0800a564  0000b564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000108  20000000  0800a568  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  20000108  0800a670  0000c108  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000818  0800a670  0000c818  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c108  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e4b  00000000  00000000  0000c138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003184  00000000  00000000  00020f83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00024108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dbe  00000000  00000000  000252f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028573  00000000  00000000  000260ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c15  00000000  00000000  0004e621  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0fe3  00000000  00000000  00065236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156219  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000568c  00000000  00000000  0015625c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0015b8e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000108 	.word	0x20000108
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007fc8 	.word	0x08007fc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000010c 	.word	0x2000010c
 80001cc:	08007fc8 	.word	0x08007fc8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__io_putchar>:
void DisplayTerminalPrompt(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005d4:	1d39      	adds	r1, r7, #4
 80005d6:	f04f 33ff 	mov.w	r3, #4294967295
 80005da:	2201      	movs	r2, #1
 80005dc:	4803      	ldr	r0, [pc, #12]	@ (80005ec <__io_putchar+0x20>)
 80005de:	f004 fd8d 	bl	80050fc <HAL_UART_Transmit>
    return ch;
 80005e2:	687b      	ldr	r3, [r7, #4]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200001dc 	.word	0x200001dc

080005f0 <Flash_WriteBalance>:
    {0, 1, 0, 88}  // Bƒôben 3
};

//Obs≈Çuga pamiƒôci flash
bool Flash_WriteBalance(uint32_t balance)
{
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b08a      	sub	sp, #40	@ 0x28
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 80005f8:	f002 f960 	bl	80028bc <HAL_FLASH_Unlock>

    // Wyma≈º stronƒô
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60fb      	str	r3, [r7, #12]

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Banks     = FLASH_BANK_2;
 8000604:	2302      	movs	r3, #2
 8000606:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Page      = FLASH_USER_START_PAGE;
 8000608:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800060c:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbPages   = FLASH_USER_NBPAGES;
 800060e:	2301      	movs	r3, #1
 8000610:	61fb      	str	r3, [r7, #28]

    if(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK)
 8000612:	f107 020c 	add.w	r2, r7, #12
 8000616:	f107 0310 	add.w	r3, r7, #16
 800061a:	4611      	mov	r1, r2
 800061c:	4618      	mov	r0, r3
 800061e:	f002 fa31 	bl	8002a84 <HAL_FLASHEx_Erase>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d003      	beq.n	8000630 <Flash_WriteBalance+0x40>
    {
        HAL_FLASH_Lock();
 8000628:	f002 f96a 	bl	8002900 <HAL_FLASH_Lock>
        return false;
 800062c:	2300      	movs	r3, #0
 800062e:	e015      	b.n	800065c <Flash_WriteBalance+0x6c>
    }

    // Flash wymaga zapisu double word = 64-bit
    uint64_t data64 = (uint64_t)balance; // dolne 32-bit = saldo, g√≥rne 32-bit = 0
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2200      	movs	r2, #0
 8000634:	461c      	mov	r4, r3
 8000636:	4615      	mov	r5, r2
 8000638:	e9c7 4508 	strd	r4, r5, [r7, #32]

    if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_USER_START_ADDR, data64) != HAL_OK)
 800063c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000640:	4908      	ldr	r1, [pc, #32]	@ (8000664 <Flash_WriteBalance+0x74>)
 8000642:	2000      	movs	r0, #0
 8000644:	f002 f8ce 	bl	80027e4 <HAL_FLASH_Program>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d003      	beq.n	8000656 <Flash_WriteBalance+0x66>
    {
        HAL_FLASH_Lock();
 800064e:	f002 f957 	bl	8002900 <HAL_FLASH_Lock>
        return false;
 8000652:	2300      	movs	r3, #0
 8000654:	e002      	b.n	800065c <Flash_WriteBalance+0x6c>
    }

    HAL_FLASH_Lock();
 8000656:	f002 f953 	bl	8002900 <HAL_FLASH_Lock>
    return true;
 800065a:	2301      	movs	r3, #1
}
 800065c:	4618      	mov	r0, r3
 800065e:	3728      	adds	r7, #40	@ 0x28
 8000660:	46bd      	mov	sp, r7
 8000662:	bdb0      	pop	{r4, r5, r7, pc}
 8000664:	080ff800 	.word	0x080ff800

08000668 <Flash_ReadBalance>:

uint32_t Flash_ReadBalance(void)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
    uint64_t value = *(uint64_t*)FLASH_USER_START_ADDR;
 800066e:	4b0b      	ldr	r3, [pc, #44]	@ (800069c <Flash_ReadBalance+0x34>)
 8000670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000674:	e9c7 2300 	strd	r2, r3, [r7]
    if(value == 0xFFFFFFFFFFFFFFFF) return 0;
 8000678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800067c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000680:	bf08      	it	eq
 8000682:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8000686:	d101      	bne.n	800068c <Flash_ReadBalance+0x24>
 8000688:	2300      	movs	r3, #0
 800068a:	e000      	b.n	800068e <Flash_ReadBalance+0x26>
    return (uint32_t)(value & 0xFFFFFFFF);
 800068c:	683b      	ldr	r3, [r7, #0]
}
 800068e:	4618      	mov	r0, r3
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	080ff800 	.word	0x080ff800

080006a0 <DisplayTerminalPrompt>:

void DisplayTerminalPrompt(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
    printf("ùì¨ùì™ùìºùì≤ùì∑ùì∏@ùìíùì™ùìºùì≤ùì∑ùì∏ùìûùì¢:~$ ");
 80006a4:	4805      	ldr	r0, [pc, #20]	@ (80006bc <DisplayTerminalPrompt+0x1c>)
 80006a6:	f006 fb3b 	bl	8006d20 <iprintf>
    fflush(stdout);
 80006aa:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <DisplayTerminalPrompt+0x20>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f006 fa5f 	bl	8006b74 <fflush>
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	08007fe0 	.word	0x08007fe0
 80006c0:	200000b8 	.word	0x200000b8

080006c4 <CheckCommand>:



//Parser komend
bool CheckCommand(const char* cmd)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
    if(strcmp(cmd, "help") == 0 || strcmp(cmd, "help") == 0)
 80006cc:	4968      	ldr	r1, [pc, #416]	@ (8000870 <CheckCommand+0x1ac>)
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff fd7e 	bl	80001d0 <strcmp>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d006      	beq.n	80006e8 <CheckCommand+0x24>
 80006da:	4965      	ldr	r1, [pc, #404]	@ (8000870 <CheckCommand+0x1ac>)
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f7ff fd77 	bl	80001d0 <strcmp>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d119      	bne.n	800071c <CheckCommand+0x58>
    {
        printf("Usefull commands:\r\n");
 80006e8:	4862      	ldr	r0, [pc, #392]	@ (8000874 <CheckCommand+0x1b0>)
 80006ea:	f006 fb81 	bl	8006df0 <puts>
        printf("\r\n");
 80006ee:	4862      	ldr	r0, [pc, #392]	@ (8000878 <CheckCommand+0x1b4>)
 80006f0:	f006 fb7e 	bl	8006df0 <puts>
        printf("help - print a list of commands used on software\r\n");
 80006f4:	4861      	ldr	r0, [pc, #388]	@ (800087c <CheckCommand+0x1b8>)
 80006f6:	f006 fb7b 	bl	8006df0 <puts>
        printf("balance - prints an actual cash stored in Flash memory\r\n");
 80006fa:	4861      	ldr	r0, [pc, #388]	@ (8000880 <CheckCommand+0x1bc>)
 80006fc:	f006 fb78 	bl	8006df0 <puts>
        printf("deposit <num> - deposits an number of cash to user\r\n");
 8000700:	4860      	ldr	r0, [pc, #384]	@ (8000884 <CheckCommand+0x1c0>)
 8000702:	f006 fb75 	bl	8006df0 <puts>
        printf("withdraw <num> - withdraw an number of cash from user\r\n");
 8000706:	4860      	ldr	r0, [pc, #384]	@ (8000888 <CheckCommand+0x1c4>)
 8000708:	f006 fb72 	bl	8006df0 <puts>
        printf("whoami - prints an user name\r\n");
 800070c:	485f      	ldr	r0, [pc, #380]	@ (800088c <CheckCommand+0x1c8>)
 800070e:	f006 fb6f 	bl	8006df0 <puts>
        printf("setuser <name> - change and save username\r\n");
 8000712:	485f      	ldr	r0, [pc, #380]	@ (8000890 <CheckCommand+0x1cc>)
 8000714:	f006 fb6c 	bl	8006df0 <puts>
        return true;
 8000718:	2301      	movs	r3, #1
 800071a:	e0a5      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strcmp(cmd, "balance") == 0)
 800071c:	495d      	ldr	r1, [pc, #372]	@ (8000894 <CheckCommand+0x1d0>)
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff fd56 	bl	80001d0 <strcmp>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d107      	bne.n	800073a <CheckCommand+0x76>
    {
        printf("User cash balance: %d\r\n", credits);
 800072a:	4b5b      	ldr	r3, [pc, #364]	@ (8000898 <CheckCommand+0x1d4>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4619      	mov	r1, r3
 8000730:	485a      	ldr	r0, [pc, #360]	@ (800089c <CheckCommand+0x1d8>)
 8000732:	f006 faf5 	bl	8006d20 <iprintf>
        return true;
 8000736:	2301      	movs	r3, #1
 8000738:	e096      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strncmp(cmd, "deposit ", 8) == 0)
 800073a:	2208      	movs	r2, #8
 800073c:	4958      	ldr	r1, [pc, #352]	@ (80008a0 <CheckCommand+0x1dc>)
 800073e:	6878      	ldr	r0, [r7, #4]
 8000740:	f006 fd2e 	bl	80071a0 <strncmp>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d126      	bne.n	8000798 <CheckCommand+0xd4>
    {
        const char* num_str = cmd + 8;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3308      	adds	r3, #8
 800074e:	613b      	str	r3, [r7, #16]
        int amount = atoi(num_str);
 8000750:	6938      	ldr	r0, [r7, #16]
 8000752:	f006 f86f 	bl	8006834 <atoi>
 8000756:	60f8      	str	r0, [r7, #12]
        if(amount > 0)
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	2b00      	cmp	r3, #0
 800075c:	dd16      	ble.n	800078c <CheckCommand+0xc8>
        {
            credits += amount;
 800075e:	4b4e      	ldr	r3, [pc, #312]	@ (8000898 <CheckCommand+0x1d4>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	4413      	add	r3, r2
 8000766:	4a4c      	ldr	r2, [pc, #304]	@ (8000898 <CheckCommand+0x1d4>)
 8000768:	6013      	str	r3, [r2, #0]
            if (Flash_WriteBalance(credits))
 800076a:	4b4b      	ldr	r3, [pc, #300]	@ (8000898 <CheckCommand+0x1d4>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ff3e 	bl	80005f0 <Flash_WriteBalance>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d004      	beq.n	8000784 <CheckCommand+0xc0>
            {
                printf("Deposited: %d\r\n", amount);
 800077a:	68f9      	ldr	r1, [r7, #12]
 800077c:	4849      	ldr	r0, [pc, #292]	@ (80008a4 <CheckCommand+0x1e0>)
 800077e:	f006 facf 	bl	8006d20 <iprintf>
 8000782:	e007      	b.n	8000794 <CheckCommand+0xd0>
            }
            else
            {
                printf("Flash write error!\r\n");
 8000784:	4848      	ldr	r0, [pc, #288]	@ (80008a8 <CheckCommand+0x1e4>)
 8000786:	f006 fb33 	bl	8006df0 <puts>
 800078a:	e003      	b.n	8000794 <CheckCommand+0xd0>
            }
        }
        else
        {
            printf("Invalid value: '%s'\r\n", num_str);
 800078c:	6939      	ldr	r1, [r7, #16]
 800078e:	4847      	ldr	r0, [pc, #284]	@ (80008ac <CheckCommand+0x1e8>)
 8000790:	f006 fac6 	bl	8006d20 <iprintf>
        }
        return true;
 8000794:	2301      	movs	r3, #1
 8000796:	e067      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strncmp(cmd, "withdraw", 8) == 0)
 8000798:	2208      	movs	r2, #8
 800079a:	4945      	ldr	r1, [pc, #276]	@ (80008b0 <CheckCommand+0x1ec>)
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f006 fcff 	bl	80071a0 <strncmp>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d126      	bne.n	80007f6 <CheckCommand+0x132>
        {
            const char* num_str = cmd + 8;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	3308      	adds	r3, #8
 80007ac:	61bb      	str	r3, [r7, #24]
            int amount = atoi(num_str);
 80007ae:	69b8      	ldr	r0, [r7, #24]
 80007b0:	f006 f840 	bl	8006834 <atoi>
 80007b4:	6178      	str	r0, [r7, #20]
            if(amount > 0)
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	dd16      	ble.n	80007ea <CheckCommand+0x126>
            {
                credits -= amount;
 80007bc:	4b36      	ldr	r3, [pc, #216]	@ (8000898 <CheckCommand+0x1d4>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	4a34      	ldr	r2, [pc, #208]	@ (8000898 <CheckCommand+0x1d4>)
 80007c6:	6013      	str	r3, [r2, #0]
                if (Flash_WriteBalance(credits))
 80007c8:	4b33      	ldr	r3, [pc, #204]	@ (8000898 <CheckCommand+0x1d4>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff ff0f 	bl	80005f0 <Flash_WriteBalance>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d004      	beq.n	80007e2 <CheckCommand+0x11e>
                {
                    printf("Withdrawed: %d\r\n", amount);
 80007d8:	6979      	ldr	r1, [r7, #20]
 80007da:	4836      	ldr	r0, [pc, #216]	@ (80008b4 <CheckCommand+0x1f0>)
 80007dc:	f006 faa0 	bl	8006d20 <iprintf>
 80007e0:	e007      	b.n	80007f2 <CheckCommand+0x12e>
                }
                else
                {
                    printf("Flash write error!\r\n");
 80007e2:	4831      	ldr	r0, [pc, #196]	@ (80008a8 <CheckCommand+0x1e4>)
 80007e4:	f006 fb04 	bl	8006df0 <puts>
 80007e8:	e003      	b.n	80007f2 <CheckCommand+0x12e>
                }
            }
            else
            {
                printf("Invalid value: '%s'\r\n", num_str);
 80007ea:	69b9      	ldr	r1, [r7, #24]
 80007ec:	482f      	ldr	r0, [pc, #188]	@ (80008ac <CheckCommand+0x1e8>)
 80007ee:	f006 fa97 	bl	8006d20 <iprintf>
            }
            return true;
 80007f2:	2301      	movs	r3, #1
 80007f4:	e038      	b.n	8000868 <CheckCommand+0x1a4>
        }

    if(strcmp(cmd, "whoami") == 0)
 80007f6:	4930      	ldr	r1, [pc, #192]	@ (80008b8 <CheckCommand+0x1f4>)
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f7ff fce9 	bl	80001d0 <strcmp>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d105      	bne.n	8000810 <CheckCommand+0x14c>
    {
        printf("%s\r\n", user_name);
 8000804:	492d      	ldr	r1, [pc, #180]	@ (80008bc <CheckCommand+0x1f8>)
 8000806:	482e      	ldr	r0, [pc, #184]	@ (80008c0 <CheckCommand+0x1fc>)
 8000808:	f006 fa8a 	bl	8006d20 <iprintf>
        return true;
 800080c:	2301      	movs	r3, #1
 800080e:	e02b      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if (strncmp(cmd, "setuser ", 8) == 0)
 8000810:	2208      	movs	r2, #8
 8000812:	492c      	ldr	r1, [pc, #176]	@ (80008c4 <CheckCommand+0x200>)
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f006 fcc3 	bl	80071a0 <strncmp>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d11e      	bne.n	800085e <CheckCommand+0x19a>
    {
        const char* name_ptr = cmd + 8;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3308      	adds	r3, #8
 8000824:	61fb      	str	r3, [r7, #28]
        if(strlen(name_ptr) > 0 && strlen(name_ptr) < 15) {
 8000826:	69fb      	ldr	r3, [r7, #28]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d012      	beq.n	8000854 <CheckCommand+0x190>
 800082e:	69f8      	ldr	r0, [r7, #28]
 8000830:	f7ff fcd8 	bl	80001e4 <strlen>
 8000834:	4603      	mov	r3, r0
 8000836:	2b0e      	cmp	r3, #14
 8000838:	d80c      	bhi.n	8000854 <CheckCommand+0x190>

        	strncpy(user_name, name_ptr, USERNAME_LEN - 1);
 800083a:	220f      	movs	r2, #15
 800083c:	69f9      	ldr	r1, [r7, #28]
 800083e:	481f      	ldr	r0, [pc, #124]	@ (80008bc <CheckCommand+0x1f8>)
 8000840:	f006 fcc0 	bl	80071c4 <strncpy>

        	user_name[USERNAME_LEN - 1] = '\0';
 8000844:	4b1d      	ldr	r3, [pc, #116]	@ (80008bc <CheckCommand+0x1f8>)
 8000846:	2200      	movs	r2, #0
 8000848:	73da      	strb	r2, [r3, #15]
            // Tutaj symulujemy zapis nazwy (sukces)
            printf("Username saved: %s\r\n", user_name);
 800084a:	491c      	ldr	r1, [pc, #112]	@ (80008bc <CheckCommand+0x1f8>)
 800084c:	481e      	ldr	r0, [pc, #120]	@ (80008c8 <CheckCommand+0x204>)
 800084e:	f006 fa67 	bl	8006d20 <iprintf>
 8000852:	e002      	b.n	800085a <CheckCommand+0x196>
        } else {
            printf("Invalid username!\r\n");
 8000854:	481d      	ldr	r0, [pc, #116]	@ (80008cc <CheckCommand+0x208>)
 8000856:	f006 facb 	bl	8006df0 <puts>
        }
        return true;
 800085a:	2301      	movs	r3, #1
 800085c:	e004      	b.n	8000868 <CheckCommand+0x1a4>
    }

    printf("command not found : '%s'\r\n", cmd);
 800085e:	6879      	ldr	r1, [r7, #4]
 8000860:	481b      	ldr	r0, [pc, #108]	@ (80008d0 <CheckCommand+0x20c>)
 8000862:	f006 fa5d 	bl	8006d20 <iprintf>
    return false;
 8000866:	2300      	movs	r3, #0
}
 8000868:	4618      	mov	r0, r3
 800086a:	3720      	adds	r7, #32
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	08008020 	.word	0x08008020
 8000874:	08008028 	.word	0x08008028
 8000878:	0800803c 	.word	0x0800803c
 800087c:	08008040 	.word	0x08008040
 8000880:	08008074 	.word	0x08008074
 8000884:	080080ac 	.word	0x080080ac
 8000888:	080080e0 	.word	0x080080e0
 800088c:	08008118 	.word	0x08008118
 8000890:	08008138 	.word	0x08008138
 8000894:	08008164 	.word	0x08008164
 8000898:	20000000 	.word	0x20000000
 800089c:	0800816c 	.word	0x0800816c
 80008a0:	08008184 	.word	0x08008184
 80008a4:	08008190 	.word	0x08008190
 80008a8:	080081a0 	.word	0x080081a0
 80008ac:	080081b4 	.word	0x080081b4
 80008b0:	080081cc 	.word	0x080081cc
 80008b4:	080081d8 	.word	0x080081d8
 80008b8:	080081ec 	.word	0x080081ec
 80008bc:	20000004 	.word	0x20000004
 80008c0:	080081f4 	.word	0x080081f4
 80008c4:	080081fc 	.word	0x080081fc
 80008c8:	08008208 	.word	0x08008208
 80008cc:	08008220 	.word	0x08008220
 80008d0:	08008234 	.word	0x08008234

080008d4 <DrawMenuLine>:

// Funkcja do zaznaczenia wybranej opcji w menu
void DrawMenuLine(int y, int index, char* text){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b086      	sub	sp, #24
 80008d8:	af02      	add	r7, sp, #8
 80008da:	60f8      	str	r0, [r7, #12]
 80008dc:	60b9      	str	r1, [r7, #8]
 80008de:	607a      	str	r2, [r7, #4]
	if(menu_position == index){
 80008e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000950 <DrawMenuLine+0x7c>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	68ba      	ldr	r2, [r7, #8]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d120      	bne.n	800092c <DrawMenuLine+0x58>
		ssd1306_FillRectangle(0, 1, 128, 10, White);
 80008ea:	2301      	movs	r3, #1
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	230a      	movs	r3, #10
 80008f0:	2280      	movs	r2, #128	@ 0x80
 80008f2:	2101      	movs	r1, #1
 80008f4:	2000      	movs	r0, #0
 80008f6:	f001 f9fe 	bl	8001cf6 <ssd1306_FillRectangle>
		ssd1306_SetCursor(20, 2);
 80008fa:	2102      	movs	r1, #2
 80008fc:	2014      	movs	r0, #20
 80008fe:	f001 f93f 	bl	8001b80 <ssd1306_SetCursor>
		ssd1306_WriteString("MALE LAS VEGAS", Font_6x8, Black);
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <DrawMenuLine+0x80>)
 8000904:	2200      	movs	r2, #0
 8000906:	9200      	str	r2, [sp, #0]
 8000908:	cb0e      	ldmia	r3, {r1, r2, r3}
 800090a:	4813      	ldr	r0, [pc, #76]	@ (8000958 <DrawMenuLine+0x84>)
 800090c:	f001 f912 	bl	8001b34 <ssd1306_WriteString>

		ssd1306_SetCursor(10, y);
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	b2db      	uxtb	r3, r3
 8000914:	4619      	mov	r1, r3
 8000916:	200a      	movs	r0, #10
 8000918:	f001 f932 	bl	8001b80 <ssd1306_SetCursor>

		ssd1306_WriteString(text, Font_6x8, Black);
 800091c:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <DrawMenuLine+0x80>)
 800091e:	2200      	movs	r2, #0
 8000920:	9200      	str	r2, [sp, #0]
 8000922:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000924:	6878      	ldr	r0, [r7, #4]
 8000926:	f001 f905 	bl	8001b34 <ssd1306_WriteString>
	}else{
		ssd1306_SetCursor(10, y);

		ssd1306_WriteString(text, Font_6x8, White);
	}
}
 800092a:	e00c      	b.n	8000946 <DrawMenuLine+0x72>
		ssd1306_SetCursor(10, y);
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	4619      	mov	r1, r3
 8000932:	200a      	movs	r0, #10
 8000934:	f001 f924 	bl	8001b80 <ssd1306_SetCursor>
		ssd1306_WriteString(text, Font_6x8, White);
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <DrawMenuLine+0x80>)
 800093a:	2201      	movs	r2, #1
 800093c:	9200      	str	r2, [sp, #0]
 800093e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f001 f8f7 	bl	8001b34 <ssd1306_WriteString>
}
 8000946:	bf00      	nop
 8000948:	3710      	adds	r7, #16
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	20000280 	.word	0x20000280
 8000954:	08009f8c 	.word	0x08009f8c
 8000958:	08008250 	.word	0x08008250

0800095c <HAL_GPIO_EXTI_Callback>:

//Obs≈Çuga przerwa≈Ñ
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == B1_Pin)
 8000966:	88fb      	ldrh	r3, [r7, #6]
 8000968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800096c:	d164      	bne.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
    {
        static uint32_t last_click = 0;

        static uint8_t rng_initialized = 0;

        if(HAL_GetTick() - last_click < 500) return;
 800096e:	f001 fd79 	bl	8002464 <HAL_GetTick>
 8000972:	4602      	mov	r2, r0
 8000974:	4b32      	ldr	r3, [pc, #200]	@ (8000a40 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800097e:	d35a      	bcc.n	8000a36 <HAL_GPIO_EXTI_Callback+0xda>
        last_click = HAL_GetTick();
 8000980:	f001 fd70 	bl	8002464 <HAL_GetTick>
 8000984:	4603      	mov	r3, r0
 8000986:	4a2e      	ldr	r2, [pc, #184]	@ (8000a40 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000988:	6013      	str	r3, [r2, #0]

        if(rng_initialized == 0) {
 800098a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a44 <HAL_GPIO_EXTI_Callback+0xe8>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d108      	bne.n	80009a4 <HAL_GPIO_EXTI_Callback+0x48>
            srand(HAL_GetTick());
 8000992:	f001 fd67 	bl	8002464 <HAL_GetTick>
 8000996:	4603      	mov	r3, r0
 8000998:	4618      	mov	r0, r3
 800099a:	f005 ff4f 	bl	800683c <srand>
            rng_initialized = 1;
 800099e:	4b29      	ldr	r3, [pc, #164]	@ (8000a44 <HAL_GPIO_EXTI_Callback+0xe8>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	701a      	strb	r2, [r3, #0]
        }

        if(currentState == STATE_GAME && game_active == 0){
 80009a4:	4b28      	ldr	r3, [pc, #160]	@ (8000a48 <HAL_GPIO_EXTI_Callback+0xec>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d144      	bne.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
 80009ae:	4b27      	ldr	r3, [pc, #156]	@ (8000a4c <HAL_GPIO_EXTI_Callback+0xf0>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d13f      	bne.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
            if(credits > 0){
 80009b8:	4b25      	ldr	r3, [pc, #148]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	dd36      	ble.n	8000a2e <HAL_GPIO_EXTI_Callback+0xd2>
                credits--;
 80009c0:	4b23      	ldr	r3, [pc, #140]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	3b01      	subs	r3, #1
 80009c6:	4a22      	ldr	r2, [pc, #136]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009c8:	6013      	str	r3, [r2, #0]

                Flash_WriteBalance(credits);
 80009ca:	4b21      	ldr	r3, [pc, #132]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4618      	mov	r0, r3
 80009d0:	f7ff fe0e 	bl	80005f0 <Flash_WriteBalance>

                no_money = 0;
 80009d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a54 <HAL_GPIO_EXTI_Callback+0xf8>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]
                game_active = 1;
 80009da:	4b1c      	ldr	r3, [pc, #112]	@ (8000a4c <HAL_GPIO_EXTI_Callback+0xf0>)
 80009dc:	2201      	movs	r2, #1
 80009de:	701a      	strb	r2, [r3, #0]

                for(int i=0; i<3; i++){
 80009e0:	2300      	movs	r3, #0
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	e007      	b.n	80009f6 <HAL_GPIO_EXTI_Callback+0x9a>
                    reel_state[i] = 1;
 80009e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a58 <HAL_GPIO_EXTI_Callback+0xfc>)
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2101      	movs	r1, #1
 80009ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for(int i=0; i<3; i++){
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	3301      	adds	r3, #1
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	ddf4      	ble.n	80009e6 <HAL_GPIO_EXTI_Callback+0x8a>
                }

                start_time = HAL_GetTick();
 80009fc:	f001 fd32 	bl	8002464 <HAL_GetTick>
 8000a00:	4603      	mov	r3, r0
 8000a02:	4a16      	ldr	r2, [pc, #88]	@ (8000a5c <HAL_GPIO_EXTI_Callback+0x100>)
 8000a04:	6013      	str	r3, [r2, #0]

                duration = (rand() % 4000) + 3000;
 8000a06:	f005 ff47 	bl	8006898 <rand>
 8000a0a:	4602      	mov	r2, r0
 8000a0c:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <HAL_GPIO_EXTI_Callback+0x104>)
 8000a0e:	fb83 1302 	smull	r1, r3, r3, r2
 8000a12:	1219      	asrs	r1, r3, #8
 8000a14:	17d3      	asrs	r3, r2, #31
 8000a16:	1acb      	subs	r3, r1, r3
 8000a18:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000a1c:	fb01 f303 	mul.w	r3, r1, r3
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8000a26:	461a      	mov	r2, r3
 8000a28:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <HAL_GPIO_EXTI_Callback+0x108>)
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	e004      	b.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
            } else {
                no_money = 1;
 8000a2e:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	701a      	strb	r2, [r3, #0]
 8000a34:	e000      	b.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
        if(HAL_GetTick() - last_click < 500) return;
 8000a36:	bf00      	nop
            }
        }
    }
}
 8000a38:	3710      	adds	r7, #16
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	200002b4 	.word	0x200002b4
 8000a44:	200002b8 	.word	0x200002b8
 8000a48:	2000027d 	.word	0x2000027d
 8000a4c:	20000270 	.word	0x20000270
 8000a50:	20000000 	.word	0x20000000
 8000a54:	2000027c 	.word	0x2000027c
 8000a58:	20000264 	.word	0x20000264
 8000a5c:	20000274 	.word	0x20000274
 8000a60:	10624dd3 	.word	0x10624dd3
 8000a64:	20000278 	.word	0x20000278

08000a68 <HAL_UART_RxCpltCallback>:

//PRZERWANIE OD UART (Sterowanie)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a5e      	ldr	r2, [pc, #376]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x188>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	f040 80b6 	bne.w	8000be8 <HAL_UART_RxCpltCallback+0x180>
    {
        char c = (char)rx_data[0];
 8000a7c:	4b5d      	ldr	r3, [pc, #372]	@ (8000bf4 <HAL_UART_RxCpltCallback+0x18c>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	73bb      	strb	r3, [r7, #14]
        uint8_t is_nav_command = 0; // Flaga: czy to by≈Ç klawisz sterujƒÖcy?
 8000a82:	2300      	movs	r3, #0
 8000a84:	73fb      	strb	r3, [r7, #15]

        // 1. STEROWANIE MENU (tylko gdy nie wpisujemy ju≈º komendy)
        if (cmd_index == 0) {
 8000a86:	4b5c      	ldr	r3, [pc, #368]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d159      	bne.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
            if (c == 'q') {
 8000a90:	7bbb      	ldrb	r3, [r7, #14]
 8000a92:	2b71      	cmp	r3, #113	@ 0x71
 8000a94:	d108      	bne.n	8000aa8 <HAL_UART_RxCpltCallback+0x40>
                currentState = STATE_MENU;
 8000a96:	4b59      	ldr	r3, [pc, #356]	@ (8000bfc <HAL_UART_RxCpltCallback+0x194>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
                game_active = 0;
 8000a9c:	4b58      	ldr	r3, [pc, #352]	@ (8000c00 <HAL_UART_RxCpltCallback+0x198>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]
                is_nav_command = 1; // Zaznaczamy, ≈ºe obs≈Çu≈ºono jako nawigacjƒô
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	73fb      	strb	r3, [r7, #15]
 8000aa6:	e04d      	b.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
            }
            else if (currentState == STATE_MENU) {
 8000aa8:	4b54      	ldr	r3, [pc, #336]	@ (8000bfc <HAL_UART_RxCpltCallback+0x194>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d148      	bne.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
                if (c == 'a') {
 8000ab2:	7bbb      	ldrb	r3, [r7, #14]
 8000ab4:	2b61      	cmp	r3, #97	@ 0x61
 8000ab6:	d10e      	bne.n	8000ad6 <HAL_UART_RxCpltCallback+0x6e>
                    menu_position--;
 8000ab8:	4b52      	ldr	r3, [pc, #328]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	3b01      	subs	r3, #1
 8000abe:	4a51      	ldr	r2, [pc, #324]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000ac0:	6013      	str	r3, [r2, #0]
                    if(menu_position < 0) menu_position = 3;
 8000ac2:	4b50      	ldr	r3, [pc, #320]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	da02      	bge.n	8000ad0 <HAL_UART_RxCpltCallback+0x68>
 8000aca:	4b4e      	ldr	r3, [pc, #312]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000acc:	2203      	movs	r2, #3
 8000ace:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	73fb      	strb	r3, [r7, #15]
 8000ad4:	e036      	b.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
                }
                else if (c == 'd') {
 8000ad6:	7bbb      	ldrb	r3, [r7, #14]
 8000ad8:	2b64      	cmp	r3, #100	@ 0x64
 8000ada:	d10e      	bne.n	8000afa <HAL_UART_RxCpltCallback+0x92>
                    menu_position++;
 8000adc:	4b49      	ldr	r3, [pc, #292]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	4a48      	ldr	r2, [pc, #288]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000ae4:	6013      	str	r3, [r2, #0]
                    if(menu_position > 3) menu_position = 0;
 8000ae6:	4b47      	ldr	r3, [pc, #284]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b03      	cmp	r3, #3
 8000aec:	dd02      	ble.n	8000af4 <HAL_UART_RxCpltCallback+0x8c>
 8000aee:	4b45      	ldr	r3, [pc, #276]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000af4:	2301      	movs	r3, #1
 8000af6:	73fb      	strb	r3, [r7, #15]
 8000af8:	e024      	b.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
                }
                else if (c == 'e') {
 8000afa:	7bbb      	ldrb	r3, [r7, #14]
 8000afc:	2b65      	cmp	r3, #101	@ 0x65
 8000afe:	d121      	bne.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
                    switch(menu_position) {
 8000b00:	4b40      	ldr	r3, [pc, #256]	@ (8000c04 <HAL_UART_RxCpltCallback+0x19c>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b03      	cmp	r3, #3
 8000b06:	d81b      	bhi.n	8000b40 <HAL_UART_RxCpltCallback+0xd8>
 8000b08:	a201      	add	r2, pc, #4	@ (adr r2, 8000b10 <HAL_UART_RxCpltCallback+0xa8>)
 8000b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b0e:	bf00      	nop
 8000b10:	08000b21 	.word	0x08000b21
 8000b14:	08000b29 	.word	0x08000b29
 8000b18:	08000b31 	.word	0x08000b31
 8000b1c:	08000b39 	.word	0x08000b39
                        case 0: currentState = STATE_GAME; break;
 8000b20:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <HAL_UART_RxCpltCallback+0x194>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	701a      	strb	r2, [r3, #0]
 8000b26:	e00b      	b.n	8000b40 <HAL_UART_RxCpltCallback+0xd8>
                        case 1: currentState = STATE_AUTHORS; break;
 8000b28:	4b34      	ldr	r3, [pc, #208]	@ (8000bfc <HAL_UART_RxCpltCallback+0x194>)
 8000b2a:	2202      	movs	r2, #2
 8000b2c:	701a      	strb	r2, [r3, #0]
 8000b2e:	e007      	b.n	8000b40 <HAL_UART_RxCpltCallback+0xd8>
                        case 2: currentState = STATE_DESC; break;
 8000b30:	4b32      	ldr	r3, [pc, #200]	@ (8000bfc <HAL_UART_RxCpltCallback+0x194>)
 8000b32:	2203      	movs	r2, #3
 8000b34:	701a      	strb	r2, [r3, #0]
 8000b36:	e003      	b.n	8000b40 <HAL_UART_RxCpltCallback+0xd8>
                        case 3: currentState = STATE_HIGHSCORES; break;
 8000b38:	4b30      	ldr	r3, [pc, #192]	@ (8000bfc <HAL_UART_RxCpltCallback+0x194>)
 8000b3a:	2204      	movs	r2, #4
 8000b3c:	701a      	strb	r2, [r3, #0]
 8000b3e:	bf00      	nop
                    }
                    is_nav_command = 1;
 8000b40:	2301      	movs	r3, #1
 8000b42:	73fb      	strb	r3, [r7, #15]
                }
            }
        }

        // 2. TERMINAL (Wykonujemy TYLKO je≈õli to nie by≈Ça nawigacja)
        if (is_nav_command == 0)
 8000b44:	7bfb      	ldrb	r3, [r7, #15]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d149      	bne.n	8000bde <HAL_UART_RxCpltCallback+0x176>
        {
            HAL_UART_Transmit(&huart2, &rx_data[0], 1, 10); // Echo znaku
 8000b4a:	230a      	movs	r3, #10
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	4929      	ldr	r1, [pc, #164]	@ (8000bf4 <HAL_UART_RxCpltCallback+0x18c>)
 8000b50:	482d      	ldr	r0, [pc, #180]	@ (8000c08 <HAL_UART_RxCpltCallback+0x1a0>)
 8000b52:	f004 fad3 	bl	80050fc <HAL_UART_Transmit>

            if (c == '\r' || c == '\n') {
 8000b56:	7bbb      	ldrb	r3, [r7, #14]
 8000b58:	2b0d      	cmp	r3, #13
 8000b5a:	d002      	beq.n	8000b62 <HAL_UART_RxCpltCallback+0xfa>
 8000b5c:	7bbb      	ldrb	r3, [r7, #14]
 8000b5e:	2b0a      	cmp	r3, #10
 8000b60:	d11a      	bne.n	8000b98 <HAL_UART_RxCpltCallback+0x130>
                printf("\r\n"); // Nowa linia
 8000b62:	482a      	ldr	r0, [pc, #168]	@ (8000c0c <HAL_UART_RxCpltCallback+0x1a4>)
 8000b64:	f006 f944 	bl	8006df0 <puts>
                cmd_buffer[cmd_index] = '\0';
 8000b68:	4b23      	ldr	r3, [pc, #140]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	461a      	mov	r2, r3
 8000b70:	4b27      	ldr	r3, [pc, #156]	@ (8000c10 <HAL_UART_RxCpltCallback+0x1a8>)
 8000b72:	2100      	movs	r1, #0
 8000b74:	5499      	strb	r1, [r3, r2]
                if (cmd_index > 0) {
 8000b76:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d005      	beq.n	8000b8c <HAL_UART_RxCpltCallback+0x124>
                    CheckCommand(cmd_buffer);
 8000b80:	4823      	ldr	r0, [pc, #140]	@ (8000c10 <HAL_UART_RxCpltCallback+0x1a8>)
 8000b82:	f7ff fd9f 	bl	80006c4 <CheckCommand>
                    DisplayTerminalPrompt();
 8000b86:	f7ff fd8b 	bl	80006a0 <DisplayTerminalPrompt>
 8000b8a:	e001      	b.n	8000b90 <HAL_UART_RxCpltCallback+0x128>
                } else {
                    DisplayTerminalPrompt();
 8000b8c:	f7ff fd88 	bl	80006a0 <DisplayTerminalPrompt>
                }
                cmd_index = 0; // Reset bufora po Enterze
 8000b90:	4b19      	ldr	r3, [pc, #100]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
 8000b96:	e022      	b.n	8000bde <HAL_UART_RxCpltCallback+0x176>
            }
            else if (c == 0x08 || c == 127) { // Backspace
 8000b98:	7bbb      	ldrb	r3, [r7, #14]
 8000b9a:	2b08      	cmp	r3, #8
 8000b9c:	d002      	beq.n	8000ba4 <HAL_UART_RxCpltCallback+0x13c>
 8000b9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ba0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ba2:	d10c      	bne.n	8000bbe <HAL_UART_RxCpltCallback+0x156>
                if (cmd_index > 0) cmd_index--;
 8000ba4:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d017      	beq.n	8000bde <HAL_UART_RxCpltCallback+0x176>
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000bba:	701a      	strb	r2, [r3, #0]
 8000bbc:	e00f      	b.n	8000bde <HAL_UART_RxCpltCallback+0x176>
            }
            else {
                if (cmd_index < CMD_BUF_SIZE) cmd_buffer[cmd_index++] = c;
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	2b27      	cmp	r3, #39	@ 0x27
 8000bc6:	d80a      	bhi.n	8000bde <HAL_UART_RxCpltCallback+0x176>
 8000bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	b2d1      	uxtb	r1, r2
 8000bd2:	4a09      	ldr	r2, [pc, #36]	@ (8000bf8 <HAL_UART_RxCpltCallback+0x190>)
 8000bd4:	7011      	strb	r1, [r2, #0]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c10 <HAL_UART_RxCpltCallback+0x1a8>)
 8000bda:	7bbb      	ldrb	r3, [r7, #14]
 8000bdc:	5453      	strb	r3, [r2, r1]
            }
        }

        // Wa≈ºne: wznawiamy nas≈Çuchiwanie
        HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000bde:	2201      	movs	r2, #1
 8000be0:	4904      	ldr	r1, [pc, #16]	@ (8000bf4 <HAL_UART_RxCpltCallback+0x18c>)
 8000be2:	4809      	ldr	r0, [pc, #36]	@ (8000c08 <HAL_UART_RxCpltCallback+0x1a0>)
 8000be4:	f004 fb14 	bl	8005210 <HAL_UART_Receive_IT>
    }
}
 8000be8:	bf00      	nop
 8000bea:	3710      	adds	r7, #16
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40004400 	.word	0x40004400
 8000bf4:	20000284 	.word	0x20000284
 8000bf8:	200002b1 	.word	0x200002b1
 8000bfc:	2000027d 	.word	0x2000027d
 8000c00:	20000270 	.word	0x20000270
 8000c04:	20000280 	.word	0x20000280
 8000c08:	200001dc 	.word	0x200001dc
 8000c0c:	0800803c 	.word	0x0800803c
 8000c10:	20000288 	.word	0x20000288

08000c14 <SetDisplayInverse>:

// Funkcja do odwracania kolor√≥w (Inwersja)
void SetDisplayInverse(uint8_t inverse) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	71fb      	strb	r3, [r7, #7]
    if (inverse) {
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d003      	beq.n	8000c2c <SetDisplayInverse+0x18>
        ssd1306_WriteCommand(0xA7);
 8000c24:	20a7      	movs	r0, #167	@ 0xa7
 8000c26:	f000 fdab 	bl	8001780 <ssd1306_WriteCommand>
    } else {
        ssd1306_WriteCommand(0xA6);
    }
}
 8000c2a:	e002      	b.n	8000c32 <SetDisplayInverse+0x1e>
        ssd1306_WriteCommand(0xA6);
 8000c2c:	20a6      	movs	r0, #166	@ 0xa6
 8000c2e:	f000 fda7 	bl	8001780 <ssd1306_WriteCommand>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b09a      	sub	sp, #104	@ 0x68
 8000c40:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c42:	f001 fb9f 	bl	8002384 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c46:	f000 fb99 	bl	800137c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c4a:	f000 fcdb 	bl	8001604 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c4e:	f000 fca9 	bl	80015a4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000c52:	f000 fbe5 	bl	8001420 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c56:	f000 fc67 	bl	8001528 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000c5a:	4b69      	ldr	r3, [pc, #420]	@ (8000e00 <main+0x1c4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	6898      	ldr	r0, [r3, #8]
 8000c60:	2300      	movs	r3, #0
 8000c62:	2202      	movs	r2, #2
 8000c64:	2100      	movs	r1, #0
 8000c66:	f006 f8cb 	bl	8006e00 <setvbuf>

    char buffor[40];

    ssd1306_Init();
 8000c6a:	f000 fdd5 	bl	8001818 <ssd1306_Init>
    ssd1306_Fill(Black);
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f000 fe3c 	bl	80018ec <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8000c74:	f000 fe52 	bl	800191c <ssd1306_UpdateScreen>

    // Wczytanie stanu konta
    credits = Flash_ReadBalance();
 8000c78:	f7ff fcf6 	bl	8000668 <Flash_ReadBalance>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	461a      	mov	r2, r3
 8000c80:	4b60      	ldr	r3, [pc, #384]	@ (8000e04 <main+0x1c8>)
 8000c82:	601a      	str	r2, [r3, #0]

    // 2. WYMUSZENIE PRIORYTETU PRZERWANIA
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2102      	movs	r1, #2
 8000c88:	2026      	movs	r0, #38	@ 0x26
 8000c8a:	f001 fcf6 	bl	800267a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c8e:	2026      	movs	r0, #38	@ 0x26
 8000c90:	f001 fd0f 	bl	80026b2 <HAL_NVIC_EnableIRQ>

    // 3. Test bezpo≈õredni
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\nSYSTEM START\r\n", 14, 100);
 8000c94:	2364      	movs	r3, #100	@ 0x64
 8000c96:	220e      	movs	r2, #14
 8000c98:	495b      	ldr	r1, [pc, #364]	@ (8000e08 <main+0x1cc>)
 8000c9a:	485c      	ldr	r0, [pc, #368]	@ (8000e0c <main+0x1d0>)
 8000c9c:	f004 fa2e 	bl	80050fc <HAL_UART_Transmit>

    // POWITANIE W TERMINALU
    printf("\033[2J\033[H"); // Clear screen
 8000ca0:	485b      	ldr	r0, [pc, #364]	@ (8000e10 <main+0x1d4>)
 8000ca2:	f006 f83d 	bl	8006d20 <iprintf>
    printf("                     CasinoOS Terminal v1.0.7 \r\n");
 8000ca6:	485b      	ldr	r0, [pc, #364]	@ (8000e14 <main+0x1d8>)
 8000ca8:	f006 f8a2 	bl	8006df0 <puts>
    printf("            In luck we trust, in probability we pray \r\n");
 8000cac:	485a      	ldr	r0, [pc, #360]	@ (8000e18 <main+0x1dc>)
 8000cae:	f006 f89f 	bl	8006df0 <puts>
    printf("------------------------------------------------------- \r\n");
 8000cb2:	485a      	ldr	r0, [pc, #360]	@ (8000e1c <main+0x1e0>)
 8000cb4:	f006 f89c 	bl	8006df0 <puts>
    printf("System status  : ONLINE \r\n");
 8000cb8:	4859      	ldr	r0, [pc, #356]	@ (8000e20 <main+0x1e4>)
 8000cba:	f006 f899 	bl	8006df0 <puts>
    printf("RNG engine     : SEEDED \r\n");
 8000cbe:	4859      	ldr	r0, [pc, #356]	@ (8000e24 <main+0x1e8>)
 8000cc0:	f006 f896 	bl	8006df0 <puts>
    printf("Credit balance : %06d \r\n", credits);
 8000cc4:	4b4f      	ldr	r3, [pc, #316]	@ (8000e04 <main+0x1c8>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4857      	ldr	r0, [pc, #348]	@ (8000e28 <main+0x1ec>)
 8000ccc:	f006 f828 	bl	8006d20 <iprintf>
    printf("User access    : %s \r\n", user_name);
 8000cd0:	4956      	ldr	r1, [pc, #344]	@ (8000e2c <main+0x1f0>)
 8000cd2:	4857      	ldr	r0, [pc, #348]	@ (8000e30 <main+0x1f4>)
 8000cd4:	f006 f824 	bl	8006d20 <iprintf>
    printf("------------------------------------------------------- \r\n");
 8000cd8:	4850      	ldr	r0, [pc, #320]	@ (8000e1c <main+0x1e0>)
 8000cda:	f006 f889 	bl	8006df0 <puts>
    DisplayTerminalPrompt();
 8000cde:	f7ff fcdf 	bl	80006a0 <DisplayTerminalPrompt>

    HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	4953      	ldr	r1, [pc, #332]	@ (8000e34 <main+0x1f8>)
 8000ce6:	4849      	ldr	r0, [pc, #292]	@ (8000e0c <main+0x1d0>)
 8000ce8:	f004 fa92 	bl	8005210 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ssd1306_Fill(Black);
 8000cec:	2000      	movs	r0, #0
 8000cee:	f000 fdfd 	bl	80018ec <ssd1306_Fill>

	  	  	  	        switch (currentState)
 8000cf2:	4b51      	ldr	r3, [pc, #324]	@ (8000e38 <main+0x1fc>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	2b04      	cmp	r3, #4
 8000cfa:	f200 830f 	bhi.w	800131c <main+0x6e0>
 8000cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8000d04 <main+0xc8>)
 8000d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d04:	08000d19 	.word	0x08000d19
 8000d08:	08000d53 	.word	0x08000d53
 8000d0c:	080011f5 	.word	0x080011f5
 8000d10:	08001239 	.word	0x08001239
 8000d14:	080012c9 	.word	0x080012c9
	  	  	  	            case STATE_MENU:
//	  	  	  	            	ssd1306_FillRectangle(0, 0, 128, 10, White);
//	  	  	  	                ssd1306_SetCursor(20, 2);
//	  	  	  	                ssd1306_WriteString("MALE LAS VEGAS", Font_6x8, Black);

	  	  	  	                DrawMenuLine(16,0,"1. Game");
 8000d18:	4a48      	ldr	r2, [pc, #288]	@ (8000e3c <main+0x200>)
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	2010      	movs	r0, #16
 8000d1e:	f7ff fdd9 	bl	80008d4 <DrawMenuLine>
	  	  	  	                DrawMenuLine(27,1,"2. Authors");
 8000d22:	4a47      	ldr	r2, [pc, #284]	@ (8000e40 <main+0x204>)
 8000d24:	2101      	movs	r1, #1
 8000d26:	201b      	movs	r0, #27
 8000d28:	f7ff fdd4 	bl	80008d4 <DrawMenuLine>
	  	  	  	                DrawMenuLine(38, 2,"3. About game");
 8000d2c:	4a45      	ldr	r2, [pc, #276]	@ (8000e44 <main+0x208>)
 8000d2e:	2102      	movs	r1, #2
 8000d30:	2026      	movs	r0, #38	@ 0x26
 8000d32:	f7ff fdcf 	bl	80008d4 <DrawMenuLine>
	  	  	  	                DrawMenuLine(49,3,"4. Accounts");
 8000d36:	4a44      	ldr	r2, [pc, #272]	@ (8000e48 <main+0x20c>)
 8000d38:	2103      	movs	r1, #3
 8000d3a:	2031      	movs	r0, #49	@ 0x31
 8000d3c:	f7ff fdca 	bl	80008d4 <DrawMenuLine>

	  	  	  	                ssd1306_DrawRectangle(0, 13, 127, 63, White);
 8000d40:	2301      	movs	r3, #1
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	233f      	movs	r3, #63	@ 0x3f
 8000d46:	227f      	movs	r2, #127	@ 0x7f
 8000d48:	210d      	movs	r1, #13
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f000 ff9c 	bl	8001c88 <ssd1306_DrawRectangle>
	  	  	  	                break;
 8000d50:	e2e4      	b.n	800131c <main+0x6e0>

	  	  	  	            case STATE_GAME:
	  	  	  	                ssd1306_SetCursor(0, 0);
 8000d52:	2100      	movs	r1, #0
 8000d54:	2000      	movs	r0, #0
 8000d56:	f000 ff13 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	                sprintf(buffor, "Credits: %d", credits);
 8000d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e04 <main+0x1c8>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	1d3b      	adds	r3, r7, #4
 8000d60:	493a      	ldr	r1, [pc, #232]	@ (8000e4c <main+0x210>)
 8000d62:	4618      	mov	r0, r3
 8000d64:	f006 f900 	bl	8006f68 <siprintf>
	  	  	  	                ssd1306_WriteString(buffor, Font_6x8, White);
 8000d68:	4b39      	ldr	r3, [pc, #228]	@ (8000e50 <main+0x214>)
 8000d6a:	1d38      	adds	r0, r7, #4
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	9200      	str	r2, [sp, #0]
 8000d70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d72:	f000 fedf 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(80, 0);
 8000d76:	2100      	movs	r1, #0
 8000d78:	2050      	movs	r0, #80	@ 0x50
 8000d7a:	f000 ff01 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString("[q]Exit", Font_6x8, White);
 8000d7e:	4b34      	ldr	r3, [pc, #208]	@ (8000e50 <main+0x214>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	9200      	str	r2, [sp, #0]
 8000d84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d86:	4833      	ldr	r0, [pc, #204]	@ (8000e54 <main+0x218>)
 8000d88:	f000 fed4 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 15, White); }
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000d90:	e009      	b.n	8000da6 <main+0x16a>
 8000d92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	2201      	movs	r2, #1
 8000d98:	210f      	movs	r1, #15
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f000 fde6 	bl	800196c <ssd1306_DrawPixel>
 8000da0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000da2:	3301      	adds	r3, #1
 8000da4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000da6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000da8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000daa:	ddf2      	ble.n	8000d92 <main+0x156>
	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 48, White); }
 8000dac:	2300      	movs	r3, #0
 8000dae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000db0:	e009      	b.n	8000dc6 <main+0x18a>
 8000db2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	2201      	movs	r2, #1
 8000db8:	2130      	movs	r1, #48	@ 0x30
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 fdd6 	bl	800196c <ssd1306_DrawPixel>
 8000dc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000dc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000dc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000dca:	ddf2      	ble.n	8000db2 <main+0x176>
	  	  	  	                ssd1306_SetCursor(0, 27);   ssd1306_WriteString(">", Font_7x10, White);
 8000dcc:	211b      	movs	r1, #27
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f000 fed6 	bl	8001b80 <ssd1306_SetCursor>
 8000dd4:	4b20      	ldr	r3, [pc, #128]	@ (8000e58 <main+0x21c>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	9200      	str	r2, [sp, #0]
 8000dda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ddc:	481f      	ldr	r0, [pc, #124]	@ (8000e5c <main+0x220>)
 8000dde:	f000 fea9 	bl	8001b34 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(120, 27); ssd1306_WriteString("<", Font_7x10, White);
 8000de2:	211b      	movs	r1, #27
 8000de4:	2078      	movs	r0, #120	@ 0x78
 8000de6:	f000 fecb 	bl	8001b80 <ssd1306_SetCursor>
 8000dea:	4b1b      	ldr	r3, [pc, #108]	@ (8000e58 <main+0x21c>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	9200      	str	r2, [sp, #0]
 8000df0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000df2:	481b      	ldr	r0, [pc, #108]	@ (8000e60 <main+0x224>)
 8000df4:	f000 fe9e 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	                for(int i=0; i < 3; i++){
 8000df8:	2300      	movs	r3, #0
 8000dfa:	657b      	str	r3, [r7, #84]	@ 0x54
 8000dfc:	e0d9      	b.n	8000fb2 <main+0x376>
 8000dfe:	bf00      	nop
 8000e00:	200000b8 	.word	0x200000b8
 8000e04:	20000000 	.word	0x20000000
 8000e08:	08008260 	.word	0x08008260
 8000e0c:	200001dc 	.word	0x200001dc
 8000e10:	08008274 	.word	0x08008274
 8000e14:	0800827c 	.word	0x0800827c
 8000e18:	080082ac 	.word	0x080082ac
 8000e1c:	080082e4 	.word	0x080082e4
 8000e20:	08008320 	.word	0x08008320
 8000e24:	0800833c 	.word	0x0800833c
 8000e28:	08008358 	.word	0x08008358
 8000e2c:	20000004 	.word	0x20000004
 8000e30:	08008374 	.word	0x08008374
 8000e34:	20000284 	.word	0x20000284
 8000e38:	2000027d 	.word	0x2000027d
 8000e3c:	0800838c 	.word	0x0800838c
 8000e40:	08008394 	.word	0x08008394
 8000e44:	080083a0 	.word	0x080083a0
 8000e48:	080083b0 	.word	0x080083b0
 8000e4c:	080083bc 	.word	0x080083bc
 8000e50:	08009f8c 	.word	0x08009f8c
 8000e54:	080083c8 	.word	0x080083c8
 8000e58:	08009f98 	.word	0x08009f98
 8000e5c:	080083d0 	.word	0x080083d0
 8000e60:	080083d4 	.word	0x080083d4
	  	  	  	                    if(reel_state[i] == 1){
 8000e64:	4a8e      	ldr	r2, [pc, #568]	@ (80010a0 <main+0x464>)
 8000e66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d161      	bne.n	8000f34 <main+0x2f8>
	  	  	  	                        uint32_t extra_delay = i * 1000;
 8000e70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e76:	fb02 f303 	mul.w	r3, r2, r3
 8000e7a:	637b      	str	r3, [r7, #52]	@ 0x34
	  	  	  	                        if(HAL_GetTick() - start_time > (duration + extra_delay)){
 8000e7c:	f001 faf2 	bl	8002464 <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	4b88      	ldr	r3, [pc, #544]	@ (80010a4 <main+0x468>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	1ad2      	subs	r2, r2, r3
 8000e88:	4b87      	ldr	r3, [pc, #540]	@ (80010a8 <main+0x46c>)
 8000e8a:	6819      	ldr	r1, [r3, #0]
 8000e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e8e:	440b      	add	r3, r1
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d90c      	bls.n	8000eae <main+0x272>
	  	  	  	                            if(reel[i].pixel_offset == 0){
 8000e94:	4a85      	ldr	r2, [pc, #532]	@ (80010ac <main+0x470>)
 8000e96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e98:	011b      	lsls	r3, r3, #4
 8000e9a:	4413      	add	r3, r2
 8000e9c:	3308      	adds	r3, #8
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d104      	bne.n	8000eae <main+0x272>
	  	  	  	                                reel_state[i] = 0;
 8000ea4:	4a7e      	ldr	r2, [pc, #504]	@ (80010a0 <main+0x464>)
 8000ea6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                        if(reel_state[i] == 1) {
 8000eae:	4a7c      	ldr	r2, [pc, #496]	@ (80010a0 <main+0x464>)
 8000eb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d13c      	bne.n	8000f34 <main+0x2f8>
	  	  	  	                            reel[i].pixel_offset += speed;
 8000eba:	4a7c      	ldr	r2, [pc, #496]	@ (80010ac <main+0x470>)
 8000ebc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ebe:	011b      	lsls	r3, r3, #4
 8000ec0:	4413      	add	r3, r2
 8000ec2:	3308      	adds	r3, #8
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	4b7a      	ldr	r3, [pc, #488]	@ (80010b0 <main+0x474>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	441a      	add	r2, r3
 8000ecc:	4977      	ldr	r1, [pc, #476]	@ (80010ac <main+0x470>)
 8000ece:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ed0:	011b      	lsls	r3, r3, #4
 8000ed2:	440b      	add	r3, r1
 8000ed4:	3308      	adds	r3, #8
 8000ed6:	601a      	str	r2, [r3, #0]
	  	  	  	                            if(reel[i].pixel_offset >= 32){
 8000ed8:	4a74      	ldr	r2, [pc, #464]	@ (80010ac <main+0x470>)
 8000eda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000edc:	011b      	lsls	r3, r3, #4
 8000ede:	4413      	add	r3, r2
 8000ee0:	3308      	adds	r3, #8
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b1f      	cmp	r3, #31
 8000ee6:	dd25      	ble.n	8000f34 <main+0x2f8>
	  	  	  	                                reel[i].pixel_offset = 0;
 8000ee8:	4a70      	ldr	r2, [pc, #448]	@ (80010ac <main+0x470>)
 8000eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000eec:	011b      	lsls	r3, r3, #4
 8000eee:	4413      	add	r3, r2
 8000ef0:	3308      	adds	r3, #8
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].current_symbol = reel[i].next_symbol;
 8000ef6:	4a6d      	ldr	r2, [pc, #436]	@ (80010ac <main+0x470>)
 8000ef8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000efa:	011b      	lsls	r3, r3, #4
 8000efc:	4413      	add	r3, r2
 8000efe:	3304      	adds	r3, #4
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	496a      	ldr	r1, [pc, #424]	@ (80010ac <main+0x470>)
 8000f04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f06:	011b      	lsls	r3, r3, #4
 8000f08:	440b      	add	r3, r1
 8000f0a:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].next_symbol = rand() % 7;
 8000f0c:	f005 fcc4 	bl	8006898 <rand>
 8000f10:	4602      	mov	r2, r0
 8000f12:	4b68      	ldr	r3, [pc, #416]	@ (80010b4 <main+0x478>)
 8000f14:	fb83 1302 	smull	r1, r3, r3, r2
 8000f18:	4413      	add	r3, r2
 8000f1a:	1099      	asrs	r1, r3, #2
 8000f1c:	17d3      	asrs	r3, r2, #31
 8000f1e:	1ac9      	subs	r1, r1, r3
 8000f20:	460b      	mov	r3, r1
 8000f22:	00db      	lsls	r3, r3, #3
 8000f24:	1a5b      	subs	r3, r3, r1
 8000f26:	1ad1      	subs	r1, r2, r3
 8000f28:	4a60      	ldr	r2, [pc, #384]	@ (80010ac <main+0x470>)
 8000f2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f2c:	011b      	lsls	r3, r3, #4
 8000f2e:	4413      	add	r3, r2
 8000f30:	3304      	adds	r3, #4
 8000f32:	6019      	str	r1, [r3, #0]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                    }
	  	  	  	                    int current_symbol_y = reel[i].pixel_offset + 16;
 8000f34:	4a5d      	ldr	r2, [pc, #372]	@ (80010ac <main+0x470>)
 8000f36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f38:	011b      	lsls	r3, r3, #4
 8000f3a:	4413      	add	r3, r2
 8000f3c:	3308      	adds	r3, #8
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	3310      	adds	r3, #16
 8000f42:	633b      	str	r3, [r7, #48]	@ 0x30
	  	  	  	                    int next_symbol_y = current_symbol_y - 32;
 8000f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f46:	3b20      	subs	r3, #32
 8000f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, current_symbol_y, epd_bitmap_allArray[reel[i].current_symbol], 32, 32, White);
 8000f4a:	4a58      	ldr	r2, [pc, #352]	@ (80010ac <main+0x470>)
 8000f4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f4e:	011b      	lsls	r3, r3, #4
 8000f50:	4413      	add	r3, r2
 8000f52:	330c      	adds	r3, #12
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	b2d8      	uxtb	r0, r3
 8000f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f5a:	b2d9      	uxtb	r1, r3
 8000f5c:	4a53      	ldr	r2, [pc, #332]	@ (80010ac <main+0x470>)
 8000f5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f60:	011b      	lsls	r3, r3, #4
 8000f62:	4413      	add	r3, r2
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a54      	ldr	r2, [pc, #336]	@ (80010b8 <main+0x47c>)
 8000f68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	9301      	str	r3, [sp, #4]
 8000f70:	2320      	movs	r3, #32
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2320      	movs	r3, #32
 8000f76:	f000 ff0c 	bl	8001d92 <ssd1306_DrawBitmap>
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, next_symbol_y, epd_bitmap_allArray[reel[i].next_symbol], 32, 32, White);
 8000f7a:	4a4c      	ldr	r2, [pc, #304]	@ (80010ac <main+0x470>)
 8000f7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f7e:	011b      	lsls	r3, r3, #4
 8000f80:	4413      	add	r3, r2
 8000f82:	330c      	adds	r3, #12
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	b2d8      	uxtb	r0, r3
 8000f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f8a:	b2d9      	uxtb	r1, r3
 8000f8c:	4a47      	ldr	r2, [pc, #284]	@ (80010ac <main+0x470>)
 8000f8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f90:	011b      	lsls	r3, r3, #4
 8000f92:	4413      	add	r3, r2
 8000f94:	3304      	adds	r3, #4
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a47      	ldr	r2, [pc, #284]	@ (80010b8 <main+0x47c>)
 8000f9a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	2320      	movs	r3, #32
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2320      	movs	r3, #32
 8000fa8:	f000 fef3 	bl	8001d92 <ssd1306_DrawBitmap>
	  	  	  	                for(int i=0; i < 3; i++){
 8000fac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000fae:	3301      	adds	r3, #1
 8000fb0:	657b      	str	r3, [r7, #84]	@ 0x54
 8000fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000fb4:	2b02      	cmp	r3, #2
 8000fb6:	f77f af55 	ble.w	8000e64 <main+0x228>
	  	  	  	                }

	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 8000fba:	4b40      	ldr	r3, [pc, #256]	@ (80010bc <main+0x480>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	f040 80e9 	bne.w	8001198 <main+0x55c>
 8000fc6:	4b36      	ldr	r3, [pc, #216]	@ (80010a0 <main+0x464>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f040 80e4 	bne.w	8001198 <main+0x55c>
 8000fd0:	4b33      	ldr	r3, [pc, #204]	@ (80010a0 <main+0x464>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	f040 80df 	bne.w	8001198 <main+0x55c>
 8000fda:	4b31      	ldr	r3, [pc, #196]	@ (80010a0 <main+0x464>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f040 80da 	bne.w	8001198 <main+0x55c>
 8000fe4:	4b36      	ldr	r3, [pc, #216]	@ (80010c0 <main+0x484>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	f040 80d4 	bne.w	8001198 <main+0x55c>
	  	  	  	                    int s0 = reel[0].current_symbol;
 8000ff0:	4b2e      	ldr	r3, [pc, #184]	@ (80010ac <main+0x470>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	64bb      	str	r3, [r7, #72]	@ 0x48
	  	  	  	                    int s1 = reel[1].current_symbol;
 8000ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80010ac <main+0x470>)
 8000ff8:	691b      	ldr	r3, [r3, #16]
 8000ffa:	647b      	str	r3, [r7, #68]	@ 0x44
	  	  	  	                    int s2 = reel[2].current_symbol;
 8000ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80010ac <main+0x470>)
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	643b      	str	r3, [r7, #64]	@ 0x40
	  	  	  	                    int win = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	653b      	str	r3, [r7, #80]	@ 0x50

	  	  	  	                    if(s0 == s1 && s1 == s2) win = symbols_credits[s0];
 8001006:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001008:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800100a:	429a      	cmp	r2, r3
 800100c:	d109      	bne.n	8001022 <main+0x3e6>
 800100e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001010:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001012:	429a      	cmp	r2, r3
 8001014:	d105      	bne.n	8001022 <main+0x3e6>
 8001016:	4a2b      	ldr	r2, [pc, #172]	@ (80010c4 <main+0x488>)
 8001018:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800101a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800101e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001020:	e02b      	b.n	800107a <main+0x43e>
	  	  	  	                    else if(s0 == s1) win = (symbols_credits[s0])/3;
 8001022:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001026:	429a      	cmp	r2, r3
 8001028:	d10a      	bne.n	8001040 <main+0x404>
 800102a:	4a26      	ldr	r2, [pc, #152]	@ (80010c4 <main+0x488>)
 800102c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800102e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001032:	4a25      	ldr	r2, [pc, #148]	@ (80010c8 <main+0x48c>)
 8001034:	fb82 1203 	smull	r1, r2, r2, r3
 8001038:	17db      	asrs	r3, r3, #31
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	653b      	str	r3, [r7, #80]	@ 0x50
 800103e:	e01c      	b.n	800107a <main+0x43e>
	  	  	  	                    else if(s1 == s2) win = (symbols_credits[s1])/3;
 8001040:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001044:	429a      	cmp	r2, r3
 8001046:	d10a      	bne.n	800105e <main+0x422>
 8001048:	4a1e      	ldr	r2, [pc, #120]	@ (80010c4 <main+0x488>)
 800104a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800104c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001050:	4a1d      	ldr	r2, [pc, #116]	@ (80010c8 <main+0x48c>)
 8001052:	fb82 1203 	smull	r1, r2, r2, r3
 8001056:	17db      	asrs	r3, r3, #31
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	653b      	str	r3, [r7, #80]	@ 0x50
 800105c:	e00d      	b.n	800107a <main+0x43e>
	  	  	  	                    else if(s0 == s2) win = (symbols_credits[s0])/3;
 800105e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001060:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001062:	429a      	cmp	r2, r3
 8001064:	d109      	bne.n	800107a <main+0x43e>
 8001066:	4a17      	ldr	r2, [pc, #92]	@ (80010c4 <main+0x488>)
 8001068:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800106a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106e:	4a16      	ldr	r2, [pc, #88]	@ (80010c8 <main+0x48c>)
 8001070:	fb82 1203 	smull	r1, r2, r2, r3
 8001074:	17db      	asrs	r3, r3, #31
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	653b      	str	r3, [r7, #80]	@ 0x50

	  	  	  	                    if(win > 0){
 800107a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800107c:	2b00      	cmp	r3, #0
 800107e:	f340 8082 	ble.w	8001186 <main+0x54a>
	  	  	  	                    	credits += win;
 8001082:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <main+0x490>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001088:	4413      	add	r3, r2
 800108a:	4a10      	ldr	r2, [pc, #64]	@ (80010cc <main+0x490>)
 800108c:	6013      	str	r3, [r2, #0]
	  	  	  	                        Flash_WriteBalance(credits);
 800108e:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <main+0x490>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff faac 	bl	80005f0 <Flash_WriteBalance>

	  	  	  	                        for(int k=0; k<3; k++){
 8001098:	2300      	movs	r3, #0
 800109a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800109c:	e027      	b.n	80010ee <main+0x4b2>
 800109e:	bf00      	nop
 80010a0:	20000264 	.word	0x20000264
 80010a4:	20000274 	.word	0x20000274
 80010a8:	20000278 	.word	0x20000278
 80010ac:	20000034 	.word	0x20000034
 80010b0:	20000030 	.word	0x20000030
 80010b4:	92492493 	.word	0x92492493
 80010b8:	20000064 	.word	0x20000064
 80010bc:	20000270 	.word	0x20000270
 80010c0:	2000027c 	.word	0x2000027c
 80010c4:	20000014 	.word	0x20000014
 80010c8:	55555556 	.word	0x55555556
 80010cc:	20000000 	.word	0x20000000
	  	  	  	                            SetDisplayInverse(1);
 80010d0:	2001      	movs	r0, #1
 80010d2:	f7ff fd9f 	bl	8000c14 <SetDisplayInverse>
	  	  	  	                            HAL_Delay(100);
 80010d6:	2064      	movs	r0, #100	@ 0x64
 80010d8:	f001 f9d0 	bl	800247c <HAL_Delay>
	  	  	  	                            SetDisplayInverse(0);
 80010dc:	2000      	movs	r0, #0
 80010de:	f7ff fd99 	bl	8000c14 <SetDisplayInverse>
	  	  	  	                            HAL_Delay(100);
 80010e2:	2064      	movs	r0, #100	@ 0x64
 80010e4:	f001 f9ca 	bl	800247c <HAL_Delay>
	  	  	  	                        for(int k=0; k<3; k++){
 80010e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010ea:	3301      	adds	r3, #1
 80010ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	dded      	ble.n	80010d0 <main+0x494>
	  	  	  	                        }

	  	  	  	                        ssd1306_FillRectangle(14, 15, 100, 40, White);
 80010f4:	2301      	movs	r3, #1
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2328      	movs	r3, #40	@ 0x28
 80010fa:	2264      	movs	r2, #100	@ 0x64
 80010fc:	210f      	movs	r1, #15
 80010fe:	200e      	movs	r0, #14
 8001100:	f000 fdf9 	bl	8001cf6 <ssd1306_FillRectangle>


	  	  	  	                        ssd1306_DrawRectangle(16, 17, 96, 36, Black);
 8001104:	2300      	movs	r3, #0
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2324      	movs	r3, #36	@ 0x24
 800110a:	2260      	movs	r2, #96	@ 0x60
 800110c:	2111      	movs	r1, #17
 800110e:	2010      	movs	r0, #16
 8001110:	f000 fdba 	bl	8001c88 <ssd1306_DrawRectangle>

	  	  	  	                        ssd1306_SetCursor(38, 20);
 8001114:	2114      	movs	r1, #20
 8001116:	2026      	movs	r0, #38	@ 0x26
 8001118:	f000 fd32 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString("BIG WIN!", Font_6x8, Black);
 800111c:	4b81      	ldr	r3, [pc, #516]	@ (8001324 <main+0x6e8>)
 800111e:	2200      	movs	r2, #0
 8001120:	9200      	str	r2, [sp, #0]
 8001122:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001124:	4880      	ldr	r0, [pc, #512]	@ (8001328 <main+0x6ec>)
 8001126:	f000 fd05 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	                        sprintf(buffor, "%d", win);
 800112a:	1d3b      	adds	r3, r7, #4
 800112c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800112e:	497f      	ldr	r1, [pc, #508]	@ (800132c <main+0x6f0>)
 8001130:	4618      	mov	r0, r3
 8001132:	f005 ff19 	bl	8006f68 <siprintf>

	  	  	  	                        int text_width = (win > 999) ? 44 : (win > 99) ? 33 : 22;
 8001136:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001138:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800113c:	da06      	bge.n	800114c <main+0x510>
 800113e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001140:	2b63      	cmp	r3, #99	@ 0x63
 8001142:	dd01      	ble.n	8001148 <main+0x50c>
 8001144:	2321      	movs	r3, #33	@ 0x21
 8001146:	e002      	b.n	800114e <main+0x512>
 8001148:	2316      	movs	r3, #22
 800114a:	e000      	b.n	800114e <main+0x512>
 800114c:	232c      	movs	r3, #44	@ 0x2c
 800114e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  	  	  	                        int x_pos = 64 - (text_width / 2);
 8001150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001152:	0fda      	lsrs	r2, r3, #31
 8001154:	4413      	add	r3, r2
 8001156:	105b      	asrs	r3, r3, #1
 8001158:	425b      	negs	r3, r3
 800115a:	3340      	adds	r3, #64	@ 0x40
 800115c:	63bb      	str	r3, [r7, #56]	@ 0x38

	  	  	  	                        ssd1306_SetCursor(x_pos, 32);
 800115e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2120      	movs	r1, #32
 8001164:	4618      	mov	r0, r3
 8001166:	f000 fd0b 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString(buffor, Font_11x18, Black);
 800116a:	4b71      	ldr	r3, [pc, #452]	@ (8001330 <main+0x6f4>)
 800116c:	1d38      	adds	r0, r7, #4
 800116e:	2200      	movs	r2, #0
 8001170:	9200      	str	r2, [sp, #0]
 8001172:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001174:	f000 fcde 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	                        ssd1306_UpdateScreen();
 8001178:	f000 fbd0 	bl	800191c <ssd1306_UpdateScreen>
	  	  	  	                        HAL_Delay(2500);
 800117c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001180:	f001 f97c 	bl	800247c <HAL_Delay>
 8001184:	e003      	b.n	800118e <main+0x552>
	  	  	  	                    } else {
	  	  	  	                        HAL_Delay(500);
 8001186:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800118a:	f001 f977 	bl	800247c <HAL_Delay>
	  	  	  	                    }
	  	  	  	                    game_active = 0;
 800118e:	4b69      	ldr	r3, [pc, #420]	@ (8001334 <main+0x6f8>)
 8001190:	2200      	movs	r2, #0
 8001192:	701a      	strb	r2, [r3, #0]
	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 8001194:	bf00      	nop
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
	  	  	  	                    ssd1306_UpdateScreen();
	  	  	  	                    HAL_Delay(2500);
	  	  	  	                    no_money = 0;
	  	  	  	                }
	  	  	  	                break;
 8001196:	e0c0      	b.n	800131a <main+0x6de>
	  	  	  	                else if(no_money == 1){
 8001198:	4b67      	ldr	r3, [pc, #412]	@ (8001338 <main+0x6fc>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	2b01      	cmp	r3, #1
 80011a0:	f040 80bb 	bne.w	800131a <main+0x6de>
	  	  	  	                    ssd1306_FillRectangle(10, 18, 108, 32, White);
 80011a4:	2301      	movs	r3, #1
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2320      	movs	r3, #32
 80011aa:	226c      	movs	r2, #108	@ 0x6c
 80011ac:	2112      	movs	r1, #18
 80011ae:	200a      	movs	r0, #10
 80011b0:	f000 fda1 	bl	8001cf6 <ssd1306_FillRectangle>
	  	  	  	                    ssd1306_SetCursor(25, 20);
 80011b4:	2114      	movs	r1, #20
 80011b6:	2019      	movs	r0, #25
 80011b8:	f000 fce2 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("OUT OF MONEY!", Font_7x10, Black);
 80011bc:	4b5f      	ldr	r3, [pc, #380]	@ (800133c <main+0x700>)
 80011be:	2200      	movs	r2, #0
 80011c0:	9200      	str	r2, [sp, #0]
 80011c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011c4:	485e      	ldr	r0, [pc, #376]	@ (8001340 <main+0x704>)
 80011c6:	f000 fcb5 	bl	8001b34 <ssd1306_WriteString>
	  	  	  	                    ssd1306_SetCursor(20, 35);
 80011ca:	2123      	movs	r1, #35	@ 0x23
 80011cc:	2014      	movs	r0, #20
 80011ce:	f000 fcd7 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
 80011d2:	4b54      	ldr	r3, [pc, #336]	@ (8001324 <main+0x6e8>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	9200      	str	r2, [sp, #0]
 80011d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011da:	485a      	ldr	r0, [pc, #360]	@ (8001344 <main+0x708>)
 80011dc:	f000 fcaa 	bl	8001b34 <ssd1306_WriteString>
	  	  	  	                    ssd1306_UpdateScreen();
 80011e0:	f000 fb9c 	bl	800191c <ssd1306_UpdateScreen>
	  	  	  	                    HAL_Delay(2500);
 80011e4:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 80011e8:	f001 f948 	bl	800247c <HAL_Delay>
	  	  	  	                    no_money = 0;
 80011ec:	4b52      	ldr	r3, [pc, #328]	@ (8001338 <main+0x6fc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	701a      	strb	r2, [r3, #0]
	  	  	  	                break;
 80011f2:	e092      	b.n	800131a <main+0x6de>

	  	  	  	            case STATE_AUTHORS:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Authors:", Font_7x10, White);
 80011f4:	2100      	movs	r1, #0
 80011f6:	2000      	movs	r0, #0
 80011f8:	f000 fcc2 	bl	8001b80 <ssd1306_SetCursor>
 80011fc:	4b4f      	ldr	r3, [pc, #316]	@ (800133c <main+0x700>)
 80011fe:	2201      	movs	r2, #1
 8001200:	9200      	str	r2, [sp, #0]
 8001202:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001204:	4850      	ldr	r0, [pc, #320]	@ (8001348 <main+0x70c>)
 8001206:	f000 fc95 	bl	8001b34 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString("- Jakub Matusiewicz", Font_6x8, White);
 800120a:	2114      	movs	r1, #20
 800120c:	2000      	movs	r0, #0
 800120e:	f000 fcb7 	bl	8001b80 <ssd1306_SetCursor>
 8001212:	4b44      	ldr	r3, [pc, #272]	@ (8001324 <main+0x6e8>)
 8001214:	2201      	movs	r2, #1
 8001216:	9200      	str	r2, [sp, #0]
 8001218:	cb0e      	ldmia	r3, {r1, r2, r3}
 800121a:	484c      	ldr	r0, [pc, #304]	@ (800134c <main+0x710>)
 800121c:	f000 fc8a 	bl	8001b34 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("- Mateusz Treda", Font_6x8, White);
 8001220:	211e      	movs	r1, #30
 8001222:	2000      	movs	r0, #0
 8001224:	f000 fcac 	bl	8001b80 <ssd1306_SetCursor>
 8001228:	4b3e      	ldr	r3, [pc, #248]	@ (8001324 <main+0x6e8>)
 800122a:	2201      	movs	r2, #1
 800122c:	9200      	str	r2, [sp, #0]
 800122e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001230:	4847      	ldr	r0, [pc, #284]	@ (8001350 <main+0x714>)
 8001232:	f000 fc7f 	bl	8001b34 <ssd1306_WriteString>
	  	  	  	                break;
 8001236:	e071      	b.n	800131c <main+0x6e0>

	  	  	  	            case STATE_DESC:
	  	  	  	      				ssd1306_FillRectangle(0, 0, 128, 12, White);
 8001238:	2301      	movs	r3, #1
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	230c      	movs	r3, #12
 800123e:	2280      	movs	r2, #128	@ 0x80
 8001240:	2100      	movs	r1, #0
 8001242:	2000      	movs	r0, #0
 8001244:	f000 fd57 	bl	8001cf6 <ssd1306_FillRectangle>
	  	  	  	      				ssd1306_SetCursor(35, 2);
 8001248:	2102      	movs	r1, #2
 800124a:	2023      	movs	r0, #35	@ 0x23
 800124c:	f000 fc98 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("GAME RULES:", Font_6x8, Black);
 8001250:	4b34      	ldr	r3, [pc, #208]	@ (8001324 <main+0x6e8>)
 8001252:	2200      	movs	r2, #0
 8001254:	9200      	str	r2, [sp, #0]
 8001256:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001258:	483e      	ldr	r0, [pc, #248]	@ (8001354 <main+0x718>)
 800125a:	f000 fc6b 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 16);
 800125e:	2110      	movs	r1, #16
 8001260:	2002      	movs	r0, #2
 8001262:	f000 fc8d 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("- Press blue button to SPIN", Font_6x8, White);
 8001266:	4b2f      	ldr	r3, [pc, #188]	@ (8001324 <main+0x6e8>)
 8001268:	2201      	movs	r2, #1
 800126a:	9200      	str	r2, [sp, #0]
 800126c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800126e:	483a      	ldr	r0, [pc, #232]	@ (8001358 <main+0x71c>)
 8001270:	f000 fc60 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 30);
 8001274:	211e      	movs	r1, #30
 8001276:	2002      	movs	r0, #2
 8001278:	f000 fc82 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("- 3 symbols = MAX WIN", Font_6x8, White);
 800127c:	4b29      	ldr	r3, [pc, #164]	@ (8001324 <main+0x6e8>)
 800127e:	2201      	movs	r2, #1
 8001280:	9200      	str	r2, [sp, #0]
 8001282:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001284:	4835      	ldr	r0, [pc, #212]	@ (800135c <main+0x720>)
 8001286:	f000 fc55 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 42);
 800128a:	212a      	movs	r1, #42	@ 0x2a
 800128c:	2002      	movs	r0, #2
 800128e:	f000 fc77 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("- 2 symbols = 33% WIN", Font_6x8, White);
 8001292:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <main+0x6e8>)
 8001294:	2201      	movs	r2, #1
 8001296:	9200      	str	r2, [sp, #0]
 8001298:	cb0e      	ldmia	r3, {r1, r2, r3}
 800129a:	4831      	ldr	r0, [pc, #196]	@ (8001360 <main+0x724>)
 800129c:	f000 fc4a 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	      				ssd1306_FillRectangle(80, 54, 128, 64, Black);
 80012a0:	2300      	movs	r3, #0
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	2340      	movs	r3, #64	@ 0x40
 80012a6:	2280      	movs	r2, #128	@ 0x80
 80012a8:	2136      	movs	r1, #54	@ 0x36
 80012aa:	2050      	movs	r0, #80	@ 0x50
 80012ac:	f000 fd23 	bl	8001cf6 <ssd1306_FillRectangle>
	  	  	  	      				ssd1306_SetCursor(85, 55);
 80012b0:	2137      	movs	r1, #55	@ 0x37
 80012b2:	2055      	movs	r0, #85	@ 0x55
 80012b4:	f000 fc64 	bl	8001b80 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("[q] Back to menu", Font_6x8, White);
 80012b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001324 <main+0x6e8>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	9200      	str	r2, [sp, #0]
 80012be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012c0:	4828      	ldr	r0, [pc, #160]	@ (8001364 <main+0x728>)
 80012c2:	f000 fc37 	bl	8001b34 <ssd1306_WriteString>
	  	  	  	      				break;
 80012c6:	e029      	b.n	800131c <main+0x6e0>

	  	  	  	            case STATE_HIGHSCORES:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Accounts:", Font_7x10, White);
 80012c8:	2100      	movs	r1, #0
 80012ca:	2000      	movs	r0, #0
 80012cc:	f000 fc58 	bl	8001b80 <ssd1306_SetCursor>
 80012d0:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <main+0x700>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	9200      	str	r2, [sp, #0]
 80012d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012d8:	4823      	ldr	r0, [pc, #140]	@ (8001368 <main+0x72c>)
 80012da:	f000 fc2b 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	                sprintf(buffor, "1. %s - %d", user_name, credits);
 80012de:	4b23      	ldr	r3, [pc, #140]	@ (800136c <main+0x730>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	1d38      	adds	r0, r7, #4
 80012e4:	4a22      	ldr	r2, [pc, #136]	@ (8001370 <main+0x734>)
 80012e6:	4923      	ldr	r1, [pc, #140]	@ (8001374 <main+0x738>)
 80012e8:	f005 fe3e 	bl	8006f68 <siprintf>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString(buffor, Font_6x8, White);
 80012ec:	2114      	movs	r1, #20
 80012ee:	2000      	movs	r0, #0
 80012f0:	f000 fc46 	bl	8001b80 <ssd1306_SetCursor>
 80012f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <main+0x6e8>)
 80012f6:	1d38      	adds	r0, r7, #4
 80012f8:	2201      	movs	r2, #1
 80012fa:	9200      	str	r2, [sp, #0]
 80012fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012fe:	f000 fc19 	bl	8001b34 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("2. CASINO - 1 MLN", Font_6x8, White);
 8001302:	211e      	movs	r1, #30
 8001304:	2000      	movs	r0, #0
 8001306:	f000 fc3b 	bl	8001b80 <ssd1306_SetCursor>
 800130a:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <main+0x6e8>)
 800130c:	2201      	movs	r2, #1
 800130e:	9200      	str	r2, [sp, #0]
 8001310:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001312:	4819      	ldr	r0, [pc, #100]	@ (8001378 <main+0x73c>)
 8001314:	f000 fc0e 	bl	8001b34 <ssd1306_WriteString>
	  	  	  	                break;
 8001318:	e000      	b.n	800131c <main+0x6e0>
	  	  	  	                break;
 800131a:	bf00      	nop
	  	  	  	        }

	  	  	  	        ssd1306_UpdateScreen();
 800131c:	f000 fafe 	bl	800191c <ssd1306_UpdateScreen>
	  ssd1306_Fill(Black);
 8001320:	e4e4      	b.n	8000cec <main+0xb0>
 8001322:	bf00      	nop
 8001324:	08009f8c 	.word	0x08009f8c
 8001328:	080083d8 	.word	0x080083d8
 800132c:	080083e4 	.word	0x080083e4
 8001330:	08009fa4 	.word	0x08009fa4
 8001334:	20000270 	.word	0x20000270
 8001338:	2000027c 	.word	0x2000027c
 800133c:	08009f98 	.word	0x08009f98
 8001340:	080083e8 	.word	0x080083e8
 8001344:	080083f8 	.word	0x080083f8
 8001348:	0800840c 	.word	0x0800840c
 800134c:	08008418 	.word	0x08008418
 8001350:	0800842c 	.word	0x0800842c
 8001354:	0800843c 	.word	0x0800843c
 8001358:	08008448 	.word	0x08008448
 800135c:	08008464 	.word	0x08008464
 8001360:	0800847c 	.word	0x0800847c
 8001364:	08008494 	.word	0x08008494
 8001368:	080084a8 	.word	0x080084a8
 800136c:	20000000 	.word	0x20000000
 8001370:	20000004 	.word	0x20000004
 8001374:	080084b4 	.word	0x080084b4
 8001378:	080084c0 	.word	0x080084c0

0800137c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b096      	sub	sp, #88	@ 0x58
 8001380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	2244      	movs	r2, #68	@ 0x44
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f005 ff00 	bl	8007190 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001390:	463b      	mov	r3, r7
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800139e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013a2:	f001 ffcd 	bl	8003340 <HAL_PWREx_ControlVoltageScaling>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013ac:	f000 f9c2 	bl	8001734 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b0:	2302      	movs	r3, #2
 80013b2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013b8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ba:	2310      	movs	r3, #16
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013be:	2302      	movs	r3, #2
 80013c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013c2:	2302      	movs	r3, #2
 80013c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013c6:	2301      	movs	r3, #1
 80013c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013ca:	230a      	movs	r3, #10
 80013cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013ce:	2307      	movs	r3, #7
 80013d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013d2:	2302      	movs	r3, #2
 80013d4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013d6:	2302      	movs	r3, #2
 80013d8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	4618      	mov	r0, r3
 80013e0:	f002 f804 	bl	80033ec <HAL_RCC_OscConfig>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <SystemClock_Config+0x72>
  {
    Error_Handler();
 80013ea:	f000 f9a3 	bl	8001734 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ee:	230f      	movs	r3, #15
 80013f0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f2:	2303      	movs	r3, #3
 80013f4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f6:	2300      	movs	r3, #0
 80013f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013fe:	2300      	movs	r3, #0
 8001400:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001402:	463b      	mov	r3, r7
 8001404:	2104      	movs	r1, #4
 8001406:	4618      	mov	r0, r3
 8001408:	f002 fbcc 	bl	8003ba4 <HAL_RCC_ClockConfig>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001412:	f000 f98f 	bl	8001734 <Error_Handler>
  }
}
 8001416:	bf00      	nop
 8001418:	3758      	adds	r7, #88	@ 0x58
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b0aa      	sub	sp, #168	@ 0xa8
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	2288      	movs	r2, #136	@ 0x88
 800142c:	2100      	movs	r1, #0
 800142e:	4618      	mov	r0, r3
 8001430:	f005 feae 	bl	8007190 <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001434:	2340      	movs	r3, #64	@ 0x40
 8001436:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001438:	2300      	movs	r3, #0
 800143a:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800143c:	f107 030c 	add.w	r3, r7, #12
 8001440:	4618      	mov	r0, r3
 8001442:	f002 fdd3 	bl	8003fec <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8001446:	4b33      	ldr	r3, [pc, #204]	@ (8001514 <MX_I2C1_Init+0xf4>)
 8001448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144a:	4a32      	ldr	r2, [pc, #200]	@ (8001514 <MX_I2C1_Init+0xf4>)
 800144c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001450:	6593      	str	r3, [r2, #88]	@ 0x58
 8001452:	4b30      	ldr	r3, [pc, #192]	@ (8001514 <MX_I2C1_Init+0xf4>)
 8001454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001456:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 800145e:	4b2d      	ldr	r3, [pc, #180]	@ (8001514 <MX_I2C1_Init+0xf4>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001462:	4a2c      	ldr	r2, [pc, #176]	@ (8001514 <MX_I2C1_Init+0xf4>)
 8001464:	f043 0302 	orr.w	r3, r3, #2
 8001468:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800146a:	4b2a      	ldr	r3, [pc, #168]	@ (8001514 <MX_I2C1_Init+0xf4>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001476:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800147a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147e:	2302      	movs	r3, #2
 8001480:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001484:	2301      	movs	r3, #1
 8001486:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148a:	2303      	movs	r3, #3
 800148c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001490:	2304      	movs	r3, #4
 8001492:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001496:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800149a:	4619      	mov	r1, r3
 800149c:	481e      	ldr	r0, [pc, #120]	@ (8001518 <MX_I2C1_Init+0xf8>)
 800149e:	f001 fc35 	bl	8002d0c <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014a2:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001520 <MX_I2C1_Init+0x100>)
 80014a6:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80014a8:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001524 <MX_I2C1_Init+0x104>)
 80014ac:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014ae:	4b1b      	ldr	r3, [pc, #108]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014b4:	4b19      	ldr	r3, [pc, #100]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014ba:	4b18      	ldr	r3, [pc, #96]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014c0:	4b16      	ldr	r3, [pc, #88]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014cc:	4b13      	ldr	r3, [pc, #76]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014d2:	4b12      	ldr	r3, [pc, #72]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014d8:	4810      	ldr	r0, [pc, #64]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014da:	f001 fdf1 	bl	80030c0 <HAL_I2C_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 80014e4:	f000 f926 	bl	8001734 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014e8:	2100      	movs	r1, #0
 80014ea:	480c      	ldr	r0, [pc, #48]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014ec:	f001 fe83 	bl	80031f6 <HAL_I2CEx_ConfigAnalogFilter>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 80014f6:	f000 f91d 	bl	8001734 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014fa:	2100      	movs	r1, #0
 80014fc:	4807      	ldr	r0, [pc, #28]	@ (800151c <MX_I2C1_Init+0xfc>)
 80014fe:	f001 fec5 	bl	800328c <HAL_I2CEx_ConfigDigitalFilter>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 8001508:	f000 f914 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800150c:	bf00      	nop
 800150e:	37a8      	adds	r7, #168	@ 0xa8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40021000 	.word	0x40021000
 8001518:	48000400 	.word	0x48000400
 800151c:	20000124 	.word	0x20000124
 8001520:	40005400 	.word	0x40005400
 8001524:	10d19ce4 	.word	0x10d19ce4

08001528 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800152c:	4b1b      	ldr	r3, [pc, #108]	@ (800159c <MX_SPI1_Init+0x74>)
 800152e:	4a1c      	ldr	r2, [pc, #112]	@ (80015a0 <MX_SPI1_Init+0x78>)
 8001530:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001532:	4b1a      	ldr	r3, [pc, #104]	@ (800159c <MX_SPI1_Init+0x74>)
 8001534:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001538:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800153a:	4b18      	ldr	r3, [pc, #96]	@ (800159c <MX_SPI1_Init+0x74>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001540:	4b16      	ldr	r3, [pc, #88]	@ (800159c <MX_SPI1_Init+0x74>)
 8001542:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001546:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001548:	4b14      	ldr	r3, [pc, #80]	@ (800159c <MX_SPI1_Init+0x74>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800154e:	4b13      	ldr	r3, [pc, #76]	@ (800159c <MX_SPI1_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001554:	4b11      	ldr	r3, [pc, #68]	@ (800159c <MX_SPI1_Init+0x74>)
 8001556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800155a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <MX_SPI1_Init+0x74>)
 800155e:	2210      	movs	r2, #16
 8001560:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001562:	4b0e      	ldr	r3, [pc, #56]	@ (800159c <MX_SPI1_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001568:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <MX_SPI1_Init+0x74>)
 800156a:	2200      	movs	r2, #0
 800156c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800156e:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <MX_SPI1_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001574:	4b09      	ldr	r3, [pc, #36]	@ (800159c <MX_SPI1_Init+0x74>)
 8001576:	2207      	movs	r2, #7
 8001578:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <MX_SPI1_Init+0x74>)
 800157c:	2200      	movs	r2, #0
 800157e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <MX_SPI1_Init+0x74>)
 8001582:	2208      	movs	r2, #8
 8001584:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001586:	4805      	ldr	r0, [pc, #20]	@ (800159c <MX_SPI1_Init+0x74>)
 8001588:	f003 f9ec 	bl	8004964 <HAL_SPI_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001592:	f000 f8cf 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000178 	.word	0x20000178
 80015a0:	40013000 	.word	0x40013000

080015a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015a8:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015aa:	4a15      	ldr	r2, [pc, #84]	@ (8001600 <MX_USART2_UART_Init+0x5c>)
 80015ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ae:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015b6:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015bc:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015ca:	220c      	movs	r2, #12
 80015cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ce:	4b0b      	ldr	r3, [pc, #44]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d4:	4b09      	ldr	r3, [pc, #36]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015da:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015dc:	2200      	movs	r2, #0
 80015de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015e0:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015e6:	4805      	ldr	r0, [pc, #20]	@ (80015fc <MX_USART2_UART_Init+0x58>)
 80015e8:	f003 fd3a 	bl	8005060 <HAL_UART_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015f2:	f000 f89f 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200001dc 	.word	0x200001dc
 8001600:	40004400 	.word	0x40004400

08001604 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08a      	sub	sp, #40	@ 0x28
 8001608:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
 8001618:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161a:	4b43      	ldr	r3, [pc, #268]	@ (8001728 <MX_GPIO_Init+0x124>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	4a42      	ldr	r2, [pc, #264]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001626:	4b40      	ldr	r3, [pc, #256]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001632:	4b3d      	ldr	r3, [pc, #244]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	4a3c      	ldr	r2, [pc, #240]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001638:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800163c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163e:	4b3a      	ldr	r3, [pc, #232]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164a:	4b37      	ldr	r3, [pc, #220]	@ (8001728 <MX_GPIO_Init+0x124>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	4a36      	ldr	r2, [pc, #216]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001656:	4b34      	ldr	r3, [pc, #208]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	4b31      	ldr	r3, [pc, #196]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001666:	4a30      	ldr	r2, [pc, #192]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001668:	f043 0302 	orr.w	r3, r3, #2
 800166c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800166e:	4b2e      	ldr	r3, [pc, #184]	@ (8001728 <MX_GPIO_Init+0x124>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	2180      	movs	r1, #128	@ 0x80
 800167e:	482b      	ldr	r0, [pc, #172]	@ (800172c <MX_GPIO_Init+0x128>)
 8001680:	f001 fcee 	bl	8003060 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001684:	2200      	movs	r2, #0
 8001686:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800168a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800168e:	f001 fce7 	bl	8003060 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	2140      	movs	r1, #64	@ 0x40
 8001696:	4826      	ldr	r0, [pc, #152]	@ (8001730 <MX_GPIO_Init+0x12c>)
 8001698:	f001 fce2 	bl	8003060 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800169c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016a2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016a8:	2301      	movs	r3, #1
 80016aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	4619      	mov	r1, r3
 80016b2:	481e      	ldr	r0, [pc, #120]	@ (800172c <MX_GPIO_Init+0x128>)
 80016b4:	f001 fb2a 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016b8:	2380      	movs	r3, #128	@ 0x80
 80016ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016bc:	2301      	movs	r3, #1
 80016be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c0:	2300      	movs	r3, #0
 80016c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c4:	2300      	movs	r3, #0
 80016c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4619      	mov	r1, r3
 80016ce:	4817      	ldr	r0, [pc, #92]	@ (800172c <MX_GPIO_Init+0x128>)
 80016d0:	f001 fb1c 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016da:	2301      	movs	r3, #1
 80016dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f0:	f001 fb0c 	bl	8002d0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016f4:	2340      	movs	r3, #64	@ 0x40
 80016f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f8:	2301      	movs	r3, #1
 80016fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2300      	movs	r3, #0
 8001702:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	4619      	mov	r1, r3
 800170a:	4809      	ldr	r0, [pc, #36]	@ (8001730 <MX_GPIO_Init+0x12c>)
 800170c:	f001 fafe 	bl	8002d0c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001710:	2200      	movs	r2, #0
 8001712:	2101      	movs	r1, #1
 8001714:	2028      	movs	r0, #40	@ 0x28
 8001716:	f000 ffb0 	bl	800267a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800171a:	2028      	movs	r0, #40	@ 0x28
 800171c:	f000 ffc9 	bl	80026b2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001720:	bf00      	nop
 8001722:	3728      	adds	r7, #40	@ 0x28
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40021000 	.word	0x40021000
 800172c:	48000800 	.word	0x48000800
 8001730:	48000400 	.word	0x48000400

08001734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001738:	b672      	cpsid	i
}
 800173a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <Error_Handler+0x8>

08001740 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001744:	2201      	movs	r2, #1
 8001746:	2140      	movs	r1, #64	@ 0x40
 8001748:	480c      	ldr	r0, [pc, #48]	@ (800177c <ssd1306_Reset+0x3c>)
 800174a:	f001 fc89 	bl	8003060 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001754:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001758:	f001 fc82 	bl	8003060 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800175c:	200a      	movs	r0, #10
 800175e:	f000 fe8d 	bl	800247c <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001762:	2201      	movs	r2, #1
 8001764:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800176c:	f001 fc78 	bl	8003060 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001770:	200a      	movs	r0, #10
 8001772:	f000 fe83 	bl	800247c <HAL_Delay>
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	48000400 	.word	0x48000400

08001780 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800178a:	2200      	movs	r2, #0
 800178c:	2140      	movs	r1, #64	@ 0x40
 800178e:	480c      	ldr	r0, [pc, #48]	@ (80017c0 <ssd1306_WriteCommand+0x40>)
 8001790:	f001 fc66 	bl	8003060 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001794:	2200      	movs	r2, #0
 8001796:	2180      	movs	r1, #128	@ 0x80
 8001798:	480a      	ldr	r0, [pc, #40]	@ (80017c4 <ssd1306_WriteCommand+0x44>)
 800179a:	f001 fc61 	bl	8003060 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 800179e:	1df9      	adds	r1, r7, #7
 80017a0:	f04f 33ff 	mov.w	r3, #4294967295
 80017a4:	2201      	movs	r2, #1
 80017a6:	4808      	ldr	r0, [pc, #32]	@ (80017c8 <ssd1306_WriteCommand+0x48>)
 80017a8:	f003 f97f 	bl	8004aaa <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80017ac:	2201      	movs	r2, #1
 80017ae:	2140      	movs	r1, #64	@ 0x40
 80017b0:	4803      	ldr	r0, [pc, #12]	@ (80017c0 <ssd1306_WriteCommand+0x40>)
 80017b2:	f001 fc55 	bl	8003060 <HAL_GPIO_WritePin>
}
 80017b6:	bf00      	nop
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	48000400 	.word	0x48000400
 80017c4:	48000800 	.word	0x48000800
 80017c8:	20000178 	.word	0x20000178

080017cc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80017d6:	2200      	movs	r2, #0
 80017d8:	2140      	movs	r1, #64	@ 0x40
 80017da:	480c      	ldr	r0, [pc, #48]	@ (800180c <ssd1306_WriteData+0x40>)
 80017dc:	f001 fc40 	bl	8003060 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 80017e0:	2201      	movs	r2, #1
 80017e2:	2180      	movs	r1, #128	@ 0x80
 80017e4:	480a      	ldr	r0, [pc, #40]	@ (8001810 <ssd1306_WriteData+0x44>)
 80017e6:	f001 fc3b 	bl	8003060 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	f04f 33ff 	mov.w	r3, #4294967295
 80017f2:	6879      	ldr	r1, [r7, #4]
 80017f4:	4807      	ldr	r0, [pc, #28]	@ (8001814 <ssd1306_WriteData+0x48>)
 80017f6:	f003 f958 	bl	8004aaa <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80017fa:	2201      	movs	r2, #1
 80017fc:	2140      	movs	r1, #64	@ 0x40
 80017fe:	4803      	ldr	r0, [pc, #12]	@ (800180c <ssd1306_WriteData+0x40>)
 8001800:	f001 fc2e 	bl	8003060 <HAL_GPIO_WritePin>
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	48000400 	.word	0x48000400
 8001810:	48000800 	.word	0x48000800
 8001814:	20000178 	.word	0x20000178

08001818 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800181c:	f7ff ff90 	bl	8001740 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001820:	2064      	movs	r0, #100	@ 0x64
 8001822:	f000 fe2b 	bl	800247c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001826:	2000      	movs	r0, #0
 8001828:	f000 fb22 	bl	8001e70 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800182c:	2020      	movs	r0, #32
 800182e:	f7ff ffa7 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001832:	2000      	movs	r0, #0
 8001834:	f7ff ffa4 	bl	8001780 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001838:	20b0      	movs	r0, #176	@ 0xb0
 800183a:	f7ff ffa1 	bl	8001780 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800183e:	20c8      	movs	r0, #200	@ 0xc8
 8001840:	f7ff ff9e 	bl	8001780 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001844:	2000      	movs	r0, #0
 8001846:	f7ff ff9b 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800184a:	2010      	movs	r0, #16
 800184c:	f7ff ff98 	bl	8001780 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001850:	2040      	movs	r0, #64	@ 0x40
 8001852:	f7ff ff95 	bl	8001780 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001856:	20ff      	movs	r0, #255	@ 0xff
 8001858:	f000 faf6 	bl	8001e48 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800185c:	20a1      	movs	r0, #161	@ 0xa1
 800185e:	f7ff ff8f 	bl	8001780 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001862:	20a6      	movs	r0, #166	@ 0xa6
 8001864:	f7ff ff8c 	bl	8001780 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001868:	20a8      	movs	r0, #168	@ 0xa8
 800186a:	f7ff ff89 	bl	8001780 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800186e:	203f      	movs	r0, #63	@ 0x3f
 8001870:	f7ff ff86 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001874:	20a4      	movs	r0, #164	@ 0xa4
 8001876:	f7ff ff83 	bl	8001780 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800187a:	20d3      	movs	r0, #211	@ 0xd3
 800187c:	f7ff ff80 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001880:	2000      	movs	r0, #0
 8001882:	f7ff ff7d 	bl	8001780 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001886:	20d5      	movs	r0, #213	@ 0xd5
 8001888:	f7ff ff7a 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800188c:	20f0      	movs	r0, #240	@ 0xf0
 800188e:	f7ff ff77 	bl	8001780 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001892:	20d9      	movs	r0, #217	@ 0xd9
 8001894:	f7ff ff74 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001898:	2022      	movs	r0, #34	@ 0x22
 800189a:	f7ff ff71 	bl	8001780 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800189e:	20da      	movs	r0, #218	@ 0xda
 80018a0:	f7ff ff6e 	bl	8001780 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80018a4:	2012      	movs	r0, #18
 80018a6:	f7ff ff6b 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80018aa:	20db      	movs	r0, #219	@ 0xdb
 80018ac:	f7ff ff68 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80018b0:	2020      	movs	r0, #32
 80018b2:	f7ff ff65 	bl	8001780 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80018b6:	208d      	movs	r0, #141	@ 0x8d
 80018b8:	f7ff ff62 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80018bc:	2014      	movs	r0, #20
 80018be:	f7ff ff5f 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80018c2:	2001      	movs	r0, #1
 80018c4:	f000 fad4 	bl	8001e70 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80018c8:	2000      	movs	r0, #0
 80018ca:	f000 f80f 	bl	80018ec <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80018ce:	f000 f825 	bl	800191c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80018d2:	4b05      	ldr	r3, [pc, #20]	@ (80018e8 <ssd1306_Init+0xd0>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80018d8:	4b03      	ldr	r3, [pc, #12]	@ (80018e8 <ssd1306_Init+0xd0>)
 80018da:	2200      	movs	r2, #0
 80018dc:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80018de:	4b02      	ldr	r3, [pc, #8]	@ (80018e8 <ssd1306_Init+0xd0>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	711a      	strb	r2, [r3, #4]
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	200006bc 	.word	0x200006bc

080018ec <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d101      	bne.n	8001900 <ssd1306_Fill+0x14>
 80018fc:	2300      	movs	r3, #0
 80018fe:	e000      	b.n	8001902 <ssd1306_Fill+0x16>
 8001900:	23ff      	movs	r3, #255	@ 0xff
 8001902:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001906:	4619      	mov	r1, r3
 8001908:	4803      	ldr	r0, [pc, #12]	@ (8001918 <ssd1306_Fill+0x2c>)
 800190a:	f005 fc41 	bl	8007190 <memset>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	200002bc 	.word	0x200002bc

0800191c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001922:	2300      	movs	r3, #0
 8001924:	71fb      	strb	r3, [r7, #7]
 8001926:	e016      	b.n	8001956 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	3b50      	subs	r3, #80	@ 0x50
 800192c:	b2db      	uxtb	r3, r3
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff ff26 	bl	8001780 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff ff23 	bl	8001780 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800193a:	2010      	movs	r0, #16
 800193c:	f7ff ff20 	bl	8001780 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	01db      	lsls	r3, r3, #7
 8001944:	4a08      	ldr	r2, [pc, #32]	@ (8001968 <ssd1306_UpdateScreen+0x4c>)
 8001946:	4413      	add	r3, r2
 8001948:	2180      	movs	r1, #128	@ 0x80
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff ff3e 	bl	80017cc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	3301      	adds	r3, #1
 8001954:	71fb      	strb	r3, [r7, #7]
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	2b07      	cmp	r3, #7
 800195a:	d9e5      	bls.n	8001928 <ssd1306_UpdateScreen+0xc>
    }
}
 800195c:	bf00      	nop
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	200002bc 	.word	0x200002bc

0800196c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
 8001976:	460b      	mov	r3, r1
 8001978:	71bb      	strb	r3, [r7, #6]
 800197a:	4613      	mov	r3, r2
 800197c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800197e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001982:	2b00      	cmp	r3, #0
 8001984:	db3d      	blt.n	8001a02 <ssd1306_DrawPixel+0x96>
 8001986:	79bb      	ldrb	r3, [r7, #6]
 8001988:	2b3f      	cmp	r3, #63	@ 0x3f
 800198a:	d83a      	bhi.n	8001a02 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 800198c:	797b      	ldrb	r3, [r7, #5]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d11a      	bne.n	80019c8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001992:	79fa      	ldrb	r2, [r7, #7]
 8001994:	79bb      	ldrb	r3, [r7, #6]
 8001996:	08db      	lsrs	r3, r3, #3
 8001998:	b2d8      	uxtb	r0, r3
 800199a:	4603      	mov	r3, r0
 800199c:	01db      	lsls	r3, r3, #7
 800199e:	4413      	add	r3, r2
 80019a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a10 <ssd1306_DrawPixel+0xa4>)
 80019a2:	5cd3      	ldrb	r3, [r2, r3]
 80019a4:	b25a      	sxtb	r2, r3
 80019a6:	79bb      	ldrb	r3, [r7, #6]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	2101      	movs	r1, #1
 80019ae:	fa01 f303 	lsl.w	r3, r1, r3
 80019b2:	b25b      	sxtb	r3, r3
 80019b4:	4313      	orrs	r3, r2
 80019b6:	b259      	sxtb	r1, r3
 80019b8:	79fa      	ldrb	r2, [r7, #7]
 80019ba:	4603      	mov	r3, r0
 80019bc:	01db      	lsls	r3, r3, #7
 80019be:	4413      	add	r3, r2
 80019c0:	b2c9      	uxtb	r1, r1
 80019c2:	4a13      	ldr	r2, [pc, #76]	@ (8001a10 <ssd1306_DrawPixel+0xa4>)
 80019c4:	54d1      	strb	r1, [r2, r3]
 80019c6:	e01d      	b.n	8001a04 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80019c8:	79fa      	ldrb	r2, [r7, #7]
 80019ca:	79bb      	ldrb	r3, [r7, #6]
 80019cc:	08db      	lsrs	r3, r3, #3
 80019ce:	b2d8      	uxtb	r0, r3
 80019d0:	4603      	mov	r3, r0
 80019d2:	01db      	lsls	r3, r3, #7
 80019d4:	4413      	add	r3, r2
 80019d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a10 <ssd1306_DrawPixel+0xa4>)
 80019d8:	5cd3      	ldrb	r3, [r2, r3]
 80019da:	b25a      	sxtb	r2, r3
 80019dc:	79bb      	ldrb	r3, [r7, #6]
 80019de:	f003 0307 	and.w	r3, r3, #7
 80019e2:	2101      	movs	r1, #1
 80019e4:	fa01 f303 	lsl.w	r3, r1, r3
 80019e8:	b25b      	sxtb	r3, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	b25b      	sxtb	r3, r3
 80019ee:	4013      	ands	r3, r2
 80019f0:	b259      	sxtb	r1, r3
 80019f2:	79fa      	ldrb	r2, [r7, #7]
 80019f4:	4603      	mov	r3, r0
 80019f6:	01db      	lsls	r3, r3, #7
 80019f8:	4413      	add	r3, r2
 80019fa:	b2c9      	uxtb	r1, r1
 80019fc:	4a04      	ldr	r2, [pc, #16]	@ (8001a10 <ssd1306_DrawPixel+0xa4>)
 80019fe:	54d1      	strb	r1, [r2, r3]
 8001a00:	e000      	b.n	8001a04 <ssd1306_DrawPixel+0x98>
        return;
 8001a02:	bf00      	nop
    }
}
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	200002bc 	.word	0x200002bc

08001a14 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a14:	b590      	push	{r4, r7, lr}
 8001a16:	b089      	sub	sp, #36	@ 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4604      	mov	r4, r0
 8001a1c:	4638      	mov	r0, r7
 8001a1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001a22:	4623      	mov	r3, r4
 8001a24:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
 8001a28:	2b1f      	cmp	r3, #31
 8001a2a:	d902      	bls.n	8001a32 <ssd1306_WriteChar+0x1e>
 8001a2c:	7bfb      	ldrb	r3, [r7, #15]
 8001a2e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001a30:	d901      	bls.n	8001a36 <ssd1306_WriteChar+0x22>
        return 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	e077      	b.n	8001b26 <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001a36:	4b3e      	ldr	r3, [pc, #248]	@ (8001b30 <ssd1306_WriteChar+0x11c>)
 8001a38:	881b      	ldrh	r3, [r3, #0]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	783b      	ldrb	r3, [r7, #0]
 8001a3e:	4413      	add	r3, r2
 8001a40:	2b80      	cmp	r3, #128	@ 0x80
 8001a42:	dc06      	bgt.n	8001a52 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001a44:	4b3a      	ldr	r3, [pc, #232]	@ (8001b30 <ssd1306_WriteChar+0x11c>)
 8001a46:	885b      	ldrh	r3, [r3, #2]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	787b      	ldrb	r3, [r7, #1]
 8001a4c:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001a4e:	2b40      	cmp	r3, #64	@ 0x40
 8001a50:	dd01      	ble.n	8001a56 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	e067      	b.n	8001b26 <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
 8001a5a:	e04e      	b.n	8001afa <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	3b20      	subs	r3, #32
 8001a62:	7879      	ldrb	r1, [r7, #1]
 8001a64:	fb01 f303 	mul.w	r3, r1, r3
 8001a68:	4619      	mov	r1, r3
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	440b      	add	r3, r1
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	4413      	add	r3, r2
 8001a72:	881b      	ldrh	r3, [r3, #0]
 8001a74:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001a76:	2300      	movs	r3, #0
 8001a78:	61bb      	str	r3, [r7, #24]
 8001a7a:	e036      	b.n	8001aea <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d013      	beq.n	8001ab4 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001a8c:	4b28      	ldr	r3, [pc, #160]	@ (8001b30 <ssd1306_WriteChar+0x11c>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	4413      	add	r3, r2
 8001a98:	b2d8      	uxtb	r0, r3
 8001a9a:	4b25      	ldr	r3, [pc, #148]	@ (8001b30 <ssd1306_WriteChar+0x11c>)
 8001a9c:	885b      	ldrh	r3, [r3, #2]
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	4413      	add	r3, r2
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001aac:	4619      	mov	r1, r3
 8001aae:	f7ff ff5d 	bl	800196c <ssd1306_DrawPixel>
 8001ab2:	e017      	b.n	8001ae4 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b30 <ssd1306_WriteChar+0x11c>)
 8001ab6:	881b      	ldrh	r3, [r3, #0]
 8001ab8:	b2da      	uxtb	r2, r3
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	4413      	add	r3, r2
 8001ac0:	b2d8      	uxtb	r0, r3
 8001ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b30 <ssd1306_WriteChar+0x11c>)
 8001ac4:	885b      	ldrh	r3, [r3, #2]
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	4413      	add	r3, r2
 8001ace:	b2d9      	uxtb	r1, r3
 8001ad0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	bf0c      	ite	eq
 8001ad8:	2301      	moveq	r3, #1
 8001ada:	2300      	movne	r3, #0
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	461a      	mov	r2, r3
 8001ae0:	f7ff ff44 	bl	800196c <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	61bb      	str	r3, [r7, #24]
 8001aea:	783b      	ldrb	r3, [r7, #0]
 8001aec:	461a      	mov	r2, r3
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d3c3      	bcc.n	8001a7c <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	3301      	adds	r3, #1
 8001af8:	61fb      	str	r3, [r7, #28]
 8001afa:	787b      	ldrb	r3, [r7, #1]
 8001afc:	461a      	mov	r2, r3
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d3ab      	bcc.n	8001a5c <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001b04:	4b0a      	ldr	r3, [pc, #40]	@ (8001b30 <ssd1306_WriteChar+0x11c>)
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	68ba      	ldr	r2, [r7, #8]
 8001b0a:	2a00      	cmp	r2, #0
 8001b0c:	d005      	beq.n	8001b1a <ssd1306_WriteChar+0x106>
 8001b0e:	68b9      	ldr	r1, [r7, #8]
 8001b10:	7bfa      	ldrb	r2, [r7, #15]
 8001b12:	3a20      	subs	r2, #32
 8001b14:	440a      	add	r2, r1
 8001b16:	7812      	ldrb	r2, [r2, #0]
 8001b18:	e000      	b.n	8001b1c <ssd1306_WriteChar+0x108>
 8001b1a:	783a      	ldrb	r2, [r7, #0]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	4b03      	ldr	r3, [pc, #12]	@ (8001b30 <ssd1306_WriteChar+0x11c>)
 8001b22:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3724      	adds	r7, #36	@ 0x24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd90      	pop	{r4, r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200006bc 	.word	0x200006bc

08001b34 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	4638      	mov	r0, r7
 8001b3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001b42:	e013      	b.n	8001b6c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	7818      	ldrb	r0, [r3, #0]
 8001b48:	7e3b      	ldrb	r3, [r7, #24]
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b50:	f7ff ff60 	bl	8001a14 <ssd1306_WriteChar>
 8001b54:	4603      	mov	r3, r0
 8001b56:	461a      	mov	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d002      	beq.n	8001b66 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	e008      	b.n	8001b78 <ssd1306_WriteString+0x44>
        }
        str++;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1e7      	bne.n	8001b44 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	781b      	ldrb	r3, [r3, #0]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3710      	adds	r7, #16
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	460a      	mov	r2, r1
 8001b8a:	71fb      	strb	r3, [r7, #7]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	4b05      	ldr	r3, [pc, #20]	@ (8001bac <ssd1306_SetCursor+0x2c>)
 8001b96:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001b98:	79bb      	ldrb	r3, [r7, #6]
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	4b03      	ldr	r3, [pc, #12]	@ (8001bac <ssd1306_SetCursor+0x2c>)
 8001b9e:	805a      	strh	r2, [r3, #2]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	200006bc 	.word	0x200006bc

08001bb0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b089      	sub	sp, #36	@ 0x24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	4608      	mov	r0, r1
 8001bba:	4611      	mov	r1, r2
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4623      	mov	r3, r4
 8001bc0:	71fb      	strb	r3, [r7, #7]
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71bb      	strb	r3, [r7, #6]
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	717b      	strb	r3, [r7, #5]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001bce:	797a      	ldrb	r2, [r7, #5]
 8001bd0:	79fb      	ldrb	r3, [r7, #7]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	bfb8      	it	lt
 8001bd8:	425b      	neglt	r3, r3
 8001bda:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001bdc:	793a      	ldrb	r2, [r7, #4]
 8001bde:	79bb      	ldrb	r3, [r7, #6]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	bfb8      	it	lt
 8001be6:	425b      	neglt	r3, r3
 8001be8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001bea:	79fa      	ldrb	r2, [r7, #7]
 8001bec:	797b      	ldrb	r3, [r7, #5]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d201      	bcs.n	8001bf6 <ssd1306_Line+0x46>
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e001      	b.n	8001bfa <ssd1306_Line+0x4a>
 8001bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfa:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001bfc:	79ba      	ldrb	r2, [r7, #6]
 8001bfe:	793b      	ldrb	r3, [r7, #4]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d201      	bcs.n	8001c08 <ssd1306_Line+0x58>
 8001c04:	2301      	movs	r3, #1
 8001c06:	e001      	b.n	8001c0c <ssd1306_Line+0x5c>
 8001c08:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	61fb      	str	r3, [r7, #28]
    int32_t error2;

    ssd1306_DrawPixel(x2, y2, color);
 8001c16:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001c1a:	7939      	ldrb	r1, [r7, #4]
 8001c1c:	797b      	ldrb	r3, [r7, #5]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fea4 	bl	800196c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001c24:	e024      	b.n	8001c70 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001c26:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001c2a:	79b9      	ldrb	r1, [r7, #6]
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff fe9c 	bl	800196c <ssd1306_DrawPixel>
        error2 = error * 2;
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	425b      	negs	r3, r3
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	dd08      	ble.n	8001c56 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001c44:	69fa      	ldr	r2, [r7, #28]
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	4413      	add	r3, r2
 8001c54:	71fb      	strb	r3, [r7, #7]
        }

        if(error2 < deltaX) {
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	da08      	bge.n	8001c70 <ssd1306_Line+0xc0>
            error += deltaX;
 8001c5e:	69fa      	ldr	r2, [r7, #28]
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	4413      	add	r3, r2
 8001c64:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	79bb      	ldrb	r3, [r7, #6]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001c70:	79fa      	ldrb	r2, [r7, #7]
 8001c72:	797b      	ldrb	r3, [r7, #5]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d1d6      	bne.n	8001c26 <ssd1306_Line+0x76>
 8001c78:	79ba      	ldrb	r2, [r7, #6]
 8001c7a:	793b      	ldrb	r3, [r7, #4]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d1d2      	bne.n	8001c26 <ssd1306_Line+0x76>
        }
    }
    return;
 8001c80:	bf00      	nop
}
 8001c82:	3724      	adds	r7, #36	@ 0x24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd90      	pop	{r4, r7, pc}

08001c88 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001c88:	b590      	push	{r4, r7, lr}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af02      	add	r7, sp, #8
 8001c8e:	4604      	mov	r4, r0
 8001c90:	4608      	mov	r0, r1
 8001c92:	4611      	mov	r1, r2
 8001c94:	461a      	mov	r2, r3
 8001c96:	4623      	mov	r3, r4
 8001c98:	71fb      	strb	r3, [r7, #7]
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	71bb      	strb	r3, [r7, #6]
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	717b      	strb	r3, [r7, #5]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001ca6:	79bc      	ldrb	r4, [r7, #6]
 8001ca8:	797a      	ldrb	r2, [r7, #5]
 8001caa:	79b9      	ldrb	r1, [r7, #6]
 8001cac:	79f8      	ldrb	r0, [r7, #7]
 8001cae:	7e3b      	ldrb	r3, [r7, #24]
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	4623      	mov	r3, r4
 8001cb4:	f7ff ff7c 	bl	8001bb0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001cb8:	793c      	ldrb	r4, [r7, #4]
 8001cba:	797a      	ldrb	r2, [r7, #5]
 8001cbc:	79b9      	ldrb	r1, [r7, #6]
 8001cbe:	7978      	ldrb	r0, [r7, #5]
 8001cc0:	7e3b      	ldrb	r3, [r7, #24]
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	4623      	mov	r3, r4
 8001cc6:	f7ff ff73 	bl	8001bb0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001cca:	793c      	ldrb	r4, [r7, #4]
 8001ccc:	79fa      	ldrb	r2, [r7, #7]
 8001cce:	7939      	ldrb	r1, [r7, #4]
 8001cd0:	7978      	ldrb	r0, [r7, #5]
 8001cd2:	7e3b      	ldrb	r3, [r7, #24]
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	4623      	mov	r3, r4
 8001cd8:	f7ff ff6a 	bl	8001bb0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001cdc:	79bc      	ldrb	r4, [r7, #6]
 8001cde:	79fa      	ldrb	r2, [r7, #7]
 8001ce0:	7939      	ldrb	r1, [r7, #4]
 8001ce2:	79f8      	ldrb	r0, [r7, #7]
 8001ce4:	7e3b      	ldrb	r3, [r7, #24]
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	4623      	mov	r3, r4
 8001cea:	f7ff ff61 	bl	8001bb0 <ssd1306_Line>

    return;
 8001cee:	bf00      	nop
}
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd90      	pop	{r4, r7, pc}

08001cf6 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001cf6:	b590      	push	{r4, r7, lr}
 8001cf8:	b085      	sub	sp, #20
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	4604      	mov	r4, r0
 8001cfe:	4608      	mov	r0, r1
 8001d00:	4611      	mov	r1, r2
 8001d02:	461a      	mov	r2, r3
 8001d04:	4623      	mov	r3, r4
 8001d06:	71fb      	strb	r3, [r7, #7]
 8001d08:	4603      	mov	r3, r0
 8001d0a:	71bb      	strb	r3, [r7, #6]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	717b      	strb	r3, [r7, #5]
 8001d10:	4613      	mov	r3, r2
 8001d12:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001d14:	79fa      	ldrb	r2, [r7, #7]
 8001d16:	797b      	ldrb	r3, [r7, #5]
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	bf28      	it	cs
 8001d1c:	4613      	movcs	r3, r2
 8001d1e:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001d20:	797a      	ldrb	r2, [r7, #5]
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	4293      	cmp	r3, r2
 8001d26:	bf38      	it	cc
 8001d28:	4613      	movcc	r3, r2
 8001d2a:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001d2c:	79ba      	ldrb	r2, [r7, #6]
 8001d2e:	793b      	ldrb	r3, [r7, #4]
 8001d30:	4293      	cmp	r3, r2
 8001d32:	bf28      	it	cs
 8001d34:	4613      	movcs	r3, r2
 8001d36:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001d38:	793a      	ldrb	r2, [r7, #4]
 8001d3a:	79bb      	ldrb	r3, [r7, #6]
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	bf38      	it	cc
 8001d40:	4613      	movcc	r3, r2
 8001d42:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001d44:	7afb      	ldrb	r3, [r7, #11]
 8001d46:	73fb      	strb	r3, [r7, #15]
 8001d48:	e017      	b.n	8001d7a <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001d4a:	7b7b      	ldrb	r3, [r7, #13]
 8001d4c:	73bb      	strb	r3, [r7, #14]
 8001d4e:	e009      	b.n	8001d64 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001d50:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001d54:	7bf9      	ldrb	r1, [r7, #15]
 8001d56:	7bbb      	ldrb	r3, [r7, #14]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fe07 	bl	800196c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001d5e:	7bbb      	ldrb	r3, [r7, #14]
 8001d60:	3301      	adds	r3, #1
 8001d62:	73bb      	strb	r3, [r7, #14]
 8001d64:	7bba      	ldrb	r2, [r7, #14]
 8001d66:	7b3b      	ldrb	r3, [r7, #12]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d803      	bhi.n	8001d74 <ssd1306_FillRectangle+0x7e>
 8001d6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	daed      	bge.n	8001d50 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
 8001d76:	3301      	adds	r3, #1
 8001d78:	73fb      	strb	r3, [r7, #15]
 8001d7a:	7bfa      	ldrb	r2, [r7, #15]
 8001d7c:	7abb      	ldrb	r3, [r7, #10]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d803      	bhi.n	8001d8a <ssd1306_FillRectangle+0x94>
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d86:	d9e0      	bls.n	8001d4a <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001d88:	bf00      	nop
 8001d8a:	bf00      	nop
}
 8001d8c:	3714      	adds	r7, #20
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd90      	pop	{r4, r7, pc}

08001d92 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b084      	sub	sp, #16
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	603a      	str	r2, [r7, #0]
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
 8001da0:	460b      	mov	r3, r1
 8001da2:	71bb      	strb	r3, [r7, #6]
 8001da4:	4613      	mov	r3, r2
 8001da6:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001da8:	797b      	ldrb	r3, [r7, #5]
 8001daa:	3307      	adds	r3, #7
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	da00      	bge.n	8001db2 <ssd1306_DrawBitmap+0x20>
 8001db0:	3307      	adds	r3, #7
 8001db2:	10db      	asrs	r3, r3, #3
 8001db4:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	db3e      	blt.n	8001e40 <ssd1306_DrawBitmap+0xae>
 8001dc2:	79bb      	ldrb	r3, [r7, #6]
 8001dc4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001dc6:	d83b      	bhi.n	8001e40 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001dc8:	2300      	movs	r3, #0
 8001dca:	73bb      	strb	r3, [r7, #14]
 8001dcc:	e033      	b.n	8001e36 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001dce:	2300      	movs	r3, #0
 8001dd0:	737b      	strb	r3, [r7, #13]
 8001dd2:	e026      	b.n	8001e22 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8001dd4:	7b7b      	ldrb	r3, [r7, #13]
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d003      	beq.n	8001de6 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	73fb      	strb	r3, [r7, #15]
 8001de4:	e00d      	b.n	8001e02 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001de6:	7bbb      	ldrb	r3, [r7, #14]
 8001de8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001dec:	fb02 f303 	mul.w	r3, r2, r3
 8001df0:	7b7a      	ldrb	r2, [r7, #13]
 8001df2:	08d2      	lsrs	r2, r2, #3
 8001df4:	b2d2      	uxtb	r2, r2
 8001df6:	4413      	add	r3, r2
 8001df8:	461a      	mov	r2, r3
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	da08      	bge.n	8001e1c <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001e0a:	79fa      	ldrb	r2, [r7, #7]
 8001e0c:	7b7b      	ldrb	r3, [r7, #13]
 8001e0e:	4413      	add	r3, r2
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	7f3a      	ldrb	r2, [r7, #28]
 8001e14:	79b9      	ldrb	r1, [r7, #6]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff fda8 	bl	800196c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001e1c:	7b7b      	ldrb	r3, [r7, #13]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	737b      	strb	r3, [r7, #13]
 8001e22:	7b7a      	ldrb	r2, [r7, #13]
 8001e24:	797b      	ldrb	r3, [r7, #5]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d3d4      	bcc.n	8001dd4 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001e2a:	7bbb      	ldrb	r3, [r7, #14]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	73bb      	strb	r3, [r7, #14]
 8001e30:	79bb      	ldrb	r3, [r7, #6]
 8001e32:	3301      	adds	r3, #1
 8001e34:	71bb      	strb	r3, [r7, #6]
 8001e36:	7bba      	ldrb	r2, [r7, #14]
 8001e38:	7e3b      	ldrb	r3, [r7, #24]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d3c7      	bcc.n	8001dce <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001e3e:	e000      	b.n	8001e42 <ssd1306_DrawBitmap+0xb0>
        return;
 8001e40:	bf00      	nop
}
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e52:	2381      	movs	r3, #129	@ 0x81
 8001e54:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fc91 	bl	8001780 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff fc8d 	bl	8001780 <ssd1306_WriteCommand>
}
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d005      	beq.n	8001e8c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e80:	23af      	movs	r3, #175	@ 0xaf
 8001e82:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e84:	4b08      	ldr	r3, [pc, #32]	@ (8001ea8 <ssd1306_SetDisplayOn+0x38>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	715a      	strb	r2, [r3, #5]
 8001e8a:	e004      	b.n	8001e96 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001e8c:	23ae      	movs	r3, #174	@ 0xae
 8001e8e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001e90:	4b05      	ldr	r3, [pc, #20]	@ (8001ea8 <ssd1306_SetDisplayOn+0x38>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff fc71 	bl	8001780 <ssd1306_WriteCommand>
}
 8001e9e:	bf00      	nop
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	200006bc 	.word	0x200006bc

08001eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef0 <HAL_MspInit+0x44>)
 8001eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef0 <HAL_MspInit+0x44>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <HAL_MspInit+0x44>)
 8001ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eca:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <HAL_MspInit+0x44>)
 8001ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ece:	4a08      	ldr	r2, [pc, #32]	@ (8001ef0 <HAL_MspInit+0x44>)
 8001ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ed6:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <HAL_MspInit+0x44>)
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ede:	603b      	str	r3, [r7, #0]
 8001ee0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	40021000 	.word	0x40021000

08001ef4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b0ac      	sub	sp, #176	@ 0xb0
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	2288      	movs	r2, #136	@ 0x88
 8001f12:	2100      	movs	r1, #0
 8001f14:	4618      	mov	r0, r3
 8001f16:	f005 f93b 	bl	8007190 <memset>
  if(hi2c->Instance==I2C1)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a21      	ldr	r2, [pc, #132]	@ (8001fa4 <HAL_I2C_MspInit+0xb0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d13b      	bne.n	8001f9c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f24:	2340      	movs	r3, #64	@ 0x40
 8001f26:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	4618      	mov	r0, r3
 8001f32:	f002 f85b 	bl	8003fec <HAL_RCCEx_PeriphCLKConfig>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001f3c:	f7ff fbfa 	bl	8001734 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f40:	4b19      	ldr	r3, [pc, #100]	@ (8001fa8 <HAL_I2C_MspInit+0xb4>)
 8001f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f44:	4a18      	ldr	r2, [pc, #96]	@ (8001fa8 <HAL_I2C_MspInit+0xb4>)
 8001f46:	f043 0302 	orr.w	r3, r3, #2
 8001f4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f4c:	4b16      	ldr	r3, [pc, #88]	@ (8001fa8 <HAL_I2C_MspInit+0xb4>)
 8001f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	613b      	str	r3, [r7, #16]
 8001f56:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f58:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f60:	2312      	movs	r3, #18
 8001f62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f72:	2304      	movs	r3, #4
 8001f74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f78:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	480b      	ldr	r0, [pc, #44]	@ (8001fac <HAL_I2C_MspInit+0xb8>)
 8001f80:	f000 fec4 	bl	8002d0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f84:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <HAL_I2C_MspInit+0xb4>)
 8001f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f88:	4a07      	ldr	r2, [pc, #28]	@ (8001fa8 <HAL_I2C_MspInit+0xb4>)
 8001f8a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f90:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <HAL_I2C_MspInit+0xb4>)
 8001f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f9c:	bf00      	nop
 8001f9e:	37b0      	adds	r7, #176	@ 0xb0
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40005400 	.word	0x40005400
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	48000400 	.word	0x48000400

08001fb0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	@ 0x28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a17      	ldr	r2, [pc, #92]	@ (800202c <HAL_SPI_MspInit+0x7c>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d128      	bne.n	8002024 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fd2:	4b17      	ldr	r3, [pc, #92]	@ (8002030 <HAL_SPI_MspInit+0x80>)
 8001fd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd6:	4a16      	ldr	r2, [pc, #88]	@ (8002030 <HAL_SPI_MspInit+0x80>)
 8001fd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fde:	4b14      	ldr	r3, [pc, #80]	@ (8002030 <HAL_SPI_MspInit+0x80>)
 8001fe0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fe2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fea:	4b11      	ldr	r3, [pc, #68]	@ (8002030 <HAL_SPI_MspInit+0x80>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fee:	4a10      	ldr	r2, [pc, #64]	@ (8002030 <HAL_SPI_MspInit+0x80>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <HAL_SPI_MspInit+0x80>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002002:	23e0      	movs	r3, #224	@ 0xe0
 8002004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002006:	2302      	movs	r3, #2
 8002008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002012:	2305      	movs	r3, #5
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	4619      	mov	r1, r3
 800201c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002020:	f000 fe74 	bl	8002d0c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002024:	bf00      	nop
 8002026:	3728      	adds	r7, #40	@ 0x28
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40013000 	.word	0x40013000
 8002030:	40021000 	.word	0x40021000

08002034 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b0ac      	sub	sp, #176	@ 0xb0
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800204c:	f107 0314 	add.w	r3, r7, #20
 8002050:	2288      	movs	r2, #136	@ 0x88
 8002052:	2100      	movs	r1, #0
 8002054:	4618      	mov	r0, r3
 8002056:	f005 f89b 	bl	8007190 <memset>
  if(huart->Instance==USART2)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a25      	ldr	r2, [pc, #148]	@ (80020f4 <HAL_UART_MspInit+0xc0>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d143      	bne.n	80020ec <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002064:	2302      	movs	r3, #2
 8002066:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002068:	2300      	movs	r3, #0
 800206a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	4618      	mov	r0, r3
 8002072:	f001 ffbb 	bl	8003fec <HAL_RCCEx_PeriphCLKConfig>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800207c:	f7ff fb5a 	bl	8001734 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002080:	4b1d      	ldr	r3, [pc, #116]	@ (80020f8 <HAL_UART_MspInit+0xc4>)
 8002082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002084:	4a1c      	ldr	r2, [pc, #112]	@ (80020f8 <HAL_UART_MspInit+0xc4>)
 8002086:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800208a:	6593      	str	r3, [r2, #88]	@ 0x58
 800208c:	4b1a      	ldr	r3, [pc, #104]	@ (80020f8 <HAL_UART_MspInit+0xc4>)
 800208e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002098:	4b17      	ldr	r3, [pc, #92]	@ (80020f8 <HAL_UART_MspInit+0xc4>)
 800209a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800209c:	4a16      	ldr	r2, [pc, #88]	@ (80020f8 <HAL_UART_MspInit+0xc4>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020a4:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <HAL_UART_MspInit+0xc4>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020b0:	230c      	movs	r3, #12
 80020b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b6:	2302      	movs	r3, #2
 80020b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c2:	2303      	movs	r3, #3
 80020c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020c8:	2307      	movs	r3, #7
 80020ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020d2:	4619      	mov	r1, r3
 80020d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020d8:	f000 fe18 	bl	8002d0c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80020dc:	2200      	movs	r2, #0
 80020de:	2102      	movs	r1, #2
 80020e0:	2026      	movs	r0, #38	@ 0x26
 80020e2:	f000 faca 	bl	800267a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020e6:	2026      	movs	r0, #38	@ 0x26
 80020e8:	f000 fae3 	bl	80026b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80020ec:	bf00      	nop
 80020ee:	37b0      	adds	r7, #176	@ 0xb0
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40004400 	.word	0x40004400
 80020f8:	40021000 	.word	0x40021000

080020fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <NMI_Handler+0x4>

08002104 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <HardFault_Handler+0x4>

0800210c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002110:	bf00      	nop
 8002112:	e7fd      	b.n	8002110 <MemManage_Handler+0x4>

08002114 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002118:	bf00      	nop
 800211a:	e7fd      	b.n	8002118 <BusFault_Handler+0x4>

0800211c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002120:	bf00      	nop
 8002122:	e7fd      	b.n	8002120 <UsageFault_Handler+0x4>

08002124 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002132:	b480      	push	{r7}
 8002134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002152:	f000 f973 	bl	800243c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
	...

0800215c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002160:	4802      	ldr	r0, [pc, #8]	@ (800216c <USART2_IRQHandler+0x10>)
 8002162:	f003 f8a1 	bl	80052a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	200001dc 	.word	0x200001dc

08002170 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002174:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002178:	f000 ff8a 	bl	8003090 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}

08002180 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return 1;
 8002184:	2301      	movs	r3, #1
}
 8002186:	4618      	mov	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <_kill>:

int _kill(int pid, int sig)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800219a:	f005 f86d 	bl	8007278 <__errno>
 800219e:	4603      	mov	r3, r0
 80021a0:	2216      	movs	r2, #22
 80021a2:	601a      	str	r2, [r3, #0]
  return -1;
 80021a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <_exit>:

void _exit (int status)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021b8:	f04f 31ff 	mov.w	r1, #4294967295
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7ff ffe7 	bl	8002190 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021c2:	bf00      	nop
 80021c4:	e7fd      	b.n	80021c2 <_exit+0x12>

080021c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b086      	sub	sp, #24
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	60f8      	str	r0, [r7, #12]
 80021ce:	60b9      	str	r1, [r7, #8]
 80021d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021d2:	2300      	movs	r3, #0
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	e00a      	b.n	80021ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021d8:	f3af 8000 	nop.w
 80021dc:	4601      	mov	r1, r0
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	60ba      	str	r2, [r7, #8]
 80021e4:	b2ca      	uxtb	r2, r1
 80021e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	3301      	adds	r3, #1
 80021ec:	617b      	str	r3, [r7, #20]
 80021ee:	697a      	ldr	r2, [r7, #20]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	dbf0      	blt.n	80021d8 <_read+0x12>
  }

  return len;
 80021f6:	687b      	ldr	r3, [r7, #4]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3718      	adds	r7, #24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800220c:	2300      	movs	r3, #0
 800220e:	617b      	str	r3, [r7, #20]
 8002210:	e009      	b.n	8002226 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	60ba      	str	r2, [r7, #8]
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe f9d6 	bl	80005cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	3301      	adds	r3, #1
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	429a      	cmp	r2, r3
 800222c:	dbf1      	blt.n	8002212 <_write+0x12>
  }
  return len;
 800222e:	687b      	ldr	r3, [r7, #4]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_close>:

int _close(int file)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002240:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002244:	4618      	mov	r0, r3
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002260:	605a      	str	r2, [r3, #4]
  return 0;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <_isatty>:

int _isatty(int file)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002278:	2301      	movs	r3, #1
}
 800227a:	4618      	mov	r0, r3
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002286:	b480      	push	{r7}
 8002288:	b085      	sub	sp, #20
 800228a:	af00      	add	r7, sp, #0
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	60b9      	str	r1, [r7, #8]
 8002290:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002292:	2300      	movs	r3, #0
}
 8002294:	4618      	mov	r0, r3
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a8:	4a14      	ldr	r2, [pc, #80]	@ (80022fc <_sbrk+0x5c>)
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <_sbrk+0x60>)
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022b4:	4b13      	ldr	r3, [pc, #76]	@ (8002304 <_sbrk+0x64>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d102      	bne.n	80022c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022bc:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <_sbrk+0x64>)
 80022be:	4a12      	ldr	r2, [pc, #72]	@ (8002308 <_sbrk+0x68>)
 80022c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022c2:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <_sbrk+0x64>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4413      	add	r3, r2
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d207      	bcs.n	80022e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022d0:	f004 ffd2 	bl	8007278 <__errno>
 80022d4:	4603      	mov	r3, r0
 80022d6:	220c      	movs	r2, #12
 80022d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022da:	f04f 33ff 	mov.w	r3, #4294967295
 80022de:	e009      	b.n	80022f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022e0:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <_sbrk+0x64>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022e6:	4b07      	ldr	r3, [pc, #28]	@ (8002304 <_sbrk+0x64>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4413      	add	r3, r2
 80022ee:	4a05      	ldr	r2, [pc, #20]	@ (8002304 <_sbrk+0x64>)
 80022f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022f2:	68fb      	ldr	r3, [r7, #12]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	20018000 	.word	0x20018000
 8002300:	00000400 	.word	0x00000400
 8002304:	200006c4 	.word	0x200006c4
 8002308:	20000818 	.word	0x20000818

0800230c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <SystemInit+0x20>)
 8002312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002316:	4a05      	ldr	r2, [pc, #20]	@ (800232c <SystemInit+0x20>)
 8002318:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800231c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002330:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002368 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002334:	f7ff ffea 	bl	800230c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002338:	480c      	ldr	r0, [pc, #48]	@ (800236c <LoopForever+0x6>)
  ldr r1, =_edata
 800233a:	490d      	ldr	r1, [pc, #52]	@ (8002370 <LoopForever+0xa>)
  ldr r2, =_sidata
 800233c:	4a0d      	ldr	r2, [pc, #52]	@ (8002374 <LoopForever+0xe>)
  movs r3, #0
 800233e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002340:	e002      	b.n	8002348 <LoopCopyDataInit>

08002342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002346:	3304      	adds	r3, #4

08002348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800234a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800234c:	d3f9      	bcc.n	8002342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800234e:	4a0a      	ldr	r2, [pc, #40]	@ (8002378 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002350:	4c0a      	ldr	r4, [pc, #40]	@ (800237c <LoopForever+0x16>)
  movs r3, #0
 8002352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002354:	e001      	b.n	800235a <LoopFillZerobss>

08002356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002358:	3204      	adds	r2, #4

0800235a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800235a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800235c:	d3fb      	bcc.n	8002356 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800235e:	f004 ff91 	bl	8007284 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002362:	f7fe fc6b 	bl	8000c3c <main>

08002366 <LoopForever>:

LoopForever:
    b LoopForever
 8002366:	e7fe      	b.n	8002366 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002368:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800236c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002370:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 8002374:	0800a568 	.word	0x0800a568
  ldr r2, =_sbss
 8002378:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 800237c:	20000818 	.word	0x20000818

08002380 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002380:	e7fe      	b.n	8002380 <ADC1_2_IRQHandler>
	...

08002384 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800238a:	2300      	movs	r3, #0
 800238c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800238e:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <HAL_Init+0x3c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a0b      	ldr	r2, [pc, #44]	@ (80023c0 <HAL_Init+0x3c>)
 8002394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002398:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800239a:	2003      	movs	r0, #3
 800239c:	f000 f962 	bl	8002664 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023a0:	2000      	movs	r0, #0
 80023a2:	f000 f80f 	bl	80023c4 <HAL_InitTick>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d002      	beq.n	80023b2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	71fb      	strb	r3, [r7, #7]
 80023b0:	e001      	b.n	80023b6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023b2:	f7ff fd7b 	bl	8001eac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023b6:	79fb      	ldrb	r3, [r7, #7]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40022000 	.word	0x40022000

080023c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023cc:	2300      	movs	r3, #0
 80023ce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023d0:	4b17      	ldr	r3, [pc, #92]	@ (8002430 <HAL_InitTick+0x6c>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d023      	beq.n	8002420 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023d8:	4b16      	ldr	r3, [pc, #88]	@ (8002434 <HAL_InitTick+0x70>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4b14      	ldr	r3, [pc, #80]	@ (8002430 <HAL_InitTick+0x6c>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	4619      	mov	r1, r3
 80023e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 f96d 	bl	80026ce <HAL_SYSTICK_Config>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10f      	bne.n	800241a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b0f      	cmp	r3, #15
 80023fe:	d809      	bhi.n	8002414 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002400:	2200      	movs	r2, #0
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	f04f 30ff 	mov.w	r0, #4294967295
 8002408:	f000 f937 	bl	800267a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800240c:	4a0a      	ldr	r2, [pc, #40]	@ (8002438 <HAL_InitTick+0x74>)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6013      	str	r3, [r2, #0]
 8002412:	e007      	b.n	8002424 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	73fb      	strb	r3, [r7, #15]
 8002418:	e004      	b.n	8002424 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	73fb      	strb	r3, [r7, #15]
 800241e:	e001      	b.n	8002424 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002424:	7bfb      	ldrb	r3, [r7, #15]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000088 	.word	0x20000088
 8002434:	20000080 	.word	0x20000080
 8002438:	20000084 	.word	0x20000084

0800243c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002440:	4b06      	ldr	r3, [pc, #24]	@ (800245c <HAL_IncTick+0x20>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	461a      	mov	r2, r3
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <HAL_IncTick+0x24>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4413      	add	r3, r2
 800244c:	4a04      	ldr	r2, [pc, #16]	@ (8002460 <HAL_IncTick+0x24>)
 800244e:	6013      	str	r3, [r2, #0]
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	20000088 	.word	0x20000088
 8002460:	200006c8 	.word	0x200006c8

08002464 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  return uwTick;
 8002468:	4b03      	ldr	r3, [pc, #12]	@ (8002478 <HAL_GetTick+0x14>)
 800246a:	681b      	ldr	r3, [r3, #0]
}
 800246c:	4618      	mov	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	200006c8 	.word	0x200006c8

0800247c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002484:	f7ff ffee 	bl	8002464 <HAL_GetTick>
 8002488:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002494:	d005      	beq.n	80024a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002496:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <HAL_Delay+0x44>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	4413      	add	r3, r2
 80024a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024a2:	bf00      	nop
 80024a4:	f7ff ffde 	bl	8002464 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d8f7      	bhi.n	80024a4 <HAL_Delay+0x28>
  {
  }
}
 80024b4:	bf00      	nop
 80024b6:	bf00      	nop
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000088 	.word	0x20000088

080024c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f003 0307 	and.w	r3, r3, #7
 80024d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002508 <__NVIC_SetPriorityGrouping+0x44>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024e0:	4013      	ands	r3, r2
 80024e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024f6:	4a04      	ldr	r2, [pc, #16]	@ (8002508 <__NVIC_SetPriorityGrouping+0x44>)
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	60d3      	str	r3, [r2, #12]
}
 80024fc:	bf00      	nop
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002510:	4b04      	ldr	r3, [pc, #16]	@ (8002524 <__NVIC_GetPriorityGrouping+0x18>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	0a1b      	lsrs	r3, r3, #8
 8002516:	f003 0307 	and.w	r3, r3, #7
}
 800251a:	4618      	mov	r0, r3
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	e000ed00 	.word	0xe000ed00

08002528 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002536:	2b00      	cmp	r3, #0
 8002538:	db0b      	blt.n	8002552 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	f003 021f 	and.w	r2, r3, #31
 8002540:	4907      	ldr	r1, [pc, #28]	@ (8002560 <__NVIC_EnableIRQ+0x38>)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	095b      	lsrs	r3, r3, #5
 8002548:	2001      	movs	r0, #1
 800254a:	fa00 f202 	lsl.w	r2, r0, r2
 800254e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	e000e100 	.word	0xe000e100

08002564 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	6039      	str	r1, [r7, #0]
 800256e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002574:	2b00      	cmp	r3, #0
 8002576:	db0a      	blt.n	800258e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	b2da      	uxtb	r2, r3
 800257c:	490c      	ldr	r1, [pc, #48]	@ (80025b0 <__NVIC_SetPriority+0x4c>)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	0112      	lsls	r2, r2, #4
 8002584:	b2d2      	uxtb	r2, r2
 8002586:	440b      	add	r3, r1
 8002588:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800258c:	e00a      	b.n	80025a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	b2da      	uxtb	r2, r3
 8002592:	4908      	ldr	r1, [pc, #32]	@ (80025b4 <__NVIC_SetPriority+0x50>)
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	3b04      	subs	r3, #4
 800259c:	0112      	lsls	r2, r2, #4
 800259e:	b2d2      	uxtb	r2, r2
 80025a0:	440b      	add	r3, r1
 80025a2:	761a      	strb	r2, [r3, #24]
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	e000e100 	.word	0xe000e100
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b089      	sub	sp, #36	@ 0x24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	f1c3 0307 	rsb	r3, r3, #7
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	bf28      	it	cs
 80025d6:	2304      	movcs	r3, #4
 80025d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	3304      	adds	r3, #4
 80025de:	2b06      	cmp	r3, #6
 80025e0:	d902      	bls.n	80025e8 <NVIC_EncodePriority+0x30>
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	3b03      	subs	r3, #3
 80025e6:	e000      	b.n	80025ea <NVIC_EncodePriority+0x32>
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ec:	f04f 32ff 	mov.w	r2, #4294967295
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43da      	mvns	r2, r3
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	401a      	ands	r2, r3
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002600:	f04f 31ff 	mov.w	r1, #4294967295
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	fa01 f303 	lsl.w	r3, r1, r3
 800260a:	43d9      	mvns	r1, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002610:	4313      	orrs	r3, r2
         );
}
 8002612:	4618      	mov	r0, r3
 8002614:	3724      	adds	r7, #36	@ 0x24
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
	...

08002620 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3b01      	subs	r3, #1
 800262c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002630:	d301      	bcc.n	8002636 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002632:	2301      	movs	r3, #1
 8002634:	e00f      	b.n	8002656 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002636:	4a0a      	ldr	r2, [pc, #40]	@ (8002660 <SysTick_Config+0x40>)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3b01      	subs	r3, #1
 800263c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800263e:	210f      	movs	r1, #15
 8002640:	f04f 30ff 	mov.w	r0, #4294967295
 8002644:	f7ff ff8e 	bl	8002564 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002648:	4b05      	ldr	r3, [pc, #20]	@ (8002660 <SysTick_Config+0x40>)
 800264a:	2200      	movs	r2, #0
 800264c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800264e:	4b04      	ldr	r3, [pc, #16]	@ (8002660 <SysTick_Config+0x40>)
 8002650:	2207      	movs	r2, #7
 8002652:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	e000e010 	.word	0xe000e010

08002664 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f7ff ff29 	bl	80024c4 <__NVIC_SetPriorityGrouping>
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b086      	sub	sp, #24
 800267e:	af00      	add	r7, sp, #0
 8002680:	4603      	mov	r3, r0
 8002682:	60b9      	str	r1, [r7, #8]
 8002684:	607a      	str	r2, [r7, #4]
 8002686:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800268c:	f7ff ff3e 	bl	800250c <__NVIC_GetPriorityGrouping>
 8002690:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	68b9      	ldr	r1, [r7, #8]
 8002696:	6978      	ldr	r0, [r7, #20]
 8002698:	f7ff ff8e 	bl	80025b8 <NVIC_EncodePriority>
 800269c:	4602      	mov	r2, r0
 800269e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a2:	4611      	mov	r1, r2
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff ff5d 	bl	8002564 <__NVIC_SetPriority>
}
 80026aa:	bf00      	nop
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff31 	bl	8002528 <__NVIC_EnableIRQ>
}
 80026c6:	bf00      	nop
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff ffa2 	bl	8002620 <SysTick_Config>
 80026dc:	4603      	mov	r3, r0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b085      	sub	sp, #20
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d008      	beq.n	8002710 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2204      	movs	r2, #4
 8002702:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e022      	b.n	8002756 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 020e 	bic.w	r2, r2, #14
 800271e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 0201 	bic.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002734:	f003 021c 	and.w	r2, r3, #28
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273c:	2101      	movs	r1, #1
 800273e:	fa01 f202 	lsl.w	r2, r1, r2
 8002742:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002756:	4618      	mov	r0, r3
 8002758:	3714      	adds	r7, #20
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr

08002762 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b084      	sub	sp, #16
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d005      	beq.n	8002786 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2204      	movs	r2, #4
 800277e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	73fb      	strb	r3, [r7, #15]
 8002784:	e029      	b.n	80027da <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f022 020e 	bic.w	r2, r2, #14
 8002794:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f022 0201 	bic.w	r2, r2, #1
 80027a4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027aa:	f003 021c 	and.w	r2, r3, #28
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b2:	2101      	movs	r1, #1
 80027b4:	fa01 f202 	lsl.w	r2, r1, r2
 80027b8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2201      	movs	r2, #1
 80027be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d003      	beq.n	80027da <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	4798      	blx	r3
    }
  }
  return status;
 80027da:	7bfb      	ldrb	r3, [r7, #15]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80027f2:	2300      	movs	r3, #0
 80027f4:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80027f6:	4b2f      	ldr	r3, [pc, #188]	@ (80028b4 <HAL_FLASH_Program+0xd0>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d101      	bne.n	8002802 <HAL_FLASH_Program+0x1e>
 80027fe:	2302      	movs	r3, #2
 8002800:	e053      	b.n	80028aa <HAL_FLASH_Program+0xc6>
 8002802:	4b2c      	ldr	r3, [pc, #176]	@ (80028b4 <HAL_FLASH_Program+0xd0>)
 8002804:	2201      	movs	r2, #1
 8002806:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002808:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800280c:	f000 f888 	bl	8002920 <FLASH_WaitForLastOperation>
 8002810:	4603      	mov	r3, r0
 8002812:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002814:	7dfb      	ldrb	r3, [r7, #23]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d143      	bne.n	80028a2 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800281a:	4b26      	ldr	r3, [pc, #152]	@ (80028b4 <HAL_FLASH_Program+0xd0>)
 800281c:	2200      	movs	r2, #0
 800281e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002820:	4b25      	ldr	r3, [pc, #148]	@ (80028b8 <HAL_FLASH_Program+0xd4>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002828:	2b00      	cmp	r3, #0
 800282a:	d009      	beq.n	8002840 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800282c:	4b22      	ldr	r3, [pc, #136]	@ (80028b8 <HAL_FLASH_Program+0xd4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a21      	ldr	r2, [pc, #132]	@ (80028b8 <HAL_FLASH_Program+0xd4>)
 8002832:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002836:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002838:	4b1e      	ldr	r3, [pc, #120]	@ (80028b4 <HAL_FLASH_Program+0xd0>)
 800283a:	2202      	movs	r2, #2
 800283c:	771a      	strb	r2, [r3, #28]
 800283e:	e002      	b.n	8002846 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002840:	4b1c      	ldr	r3, [pc, #112]	@ (80028b4 <HAL_FLASH_Program+0xd0>)
 8002842:	2200      	movs	r2, #0
 8002844:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d107      	bne.n	800285c <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800284c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002850:	68b8      	ldr	r0, [r7, #8]
 8002852:	f000 f8bb 	bl	80029cc <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8002856:	2301      	movs	r3, #1
 8002858:	613b      	str	r3, [r7, #16]
 800285a:	e010      	b.n	800287e <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d002      	beq.n	8002868 <HAL_FLASH_Program+0x84>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2b02      	cmp	r3, #2
 8002866:	d10a      	bne.n	800287e <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	4619      	mov	r1, r3
 800286c:	68b8      	ldr	r0, [r7, #8]
 800286e:	f000 f8d3 	bl	8002a18 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2b02      	cmp	r3, #2
 8002876:	d102      	bne.n	800287e <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8002878:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800287c:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800287e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002882:	f000 f84d 	bl	8002920 <FLASH_WaitForLastOperation>
 8002886:	4603      	mov	r3, r0
 8002888:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d006      	beq.n	800289e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8002890:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <HAL_FLASH_Program+0xd4>)
 8002892:	695a      	ldr	r2, [r3, #20]
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	43db      	mvns	r3, r3
 8002898:	4907      	ldr	r1, [pc, #28]	@ (80028b8 <HAL_FLASH_Program+0xd4>)
 800289a:	4013      	ands	r3, r2
 800289c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800289e:	f000 f9eb 	bl	8002c78 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80028a2:	4b04      	ldr	r3, [pc, #16]	@ (80028b4 <HAL_FLASH_Program+0xd0>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	701a      	strb	r2, [r3, #0]

  return status;
 80028a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	2000008c 	.word	0x2000008c
 80028b8:	40022000 	.word	0x40022000

080028bc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80028c2:	2300      	movs	r3, #0
 80028c4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80028c6:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <HAL_FLASH_Unlock+0x38>)
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	da0b      	bge.n	80028e6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80028ce:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <HAL_FLASH_Unlock+0x38>)
 80028d0:	4a09      	ldr	r2, [pc, #36]	@ (80028f8 <HAL_FLASH_Unlock+0x3c>)
 80028d2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80028d4:	4b07      	ldr	r3, [pc, #28]	@ (80028f4 <HAL_FLASH_Unlock+0x38>)
 80028d6:	4a09      	ldr	r2, [pc, #36]	@ (80028fc <HAL_FLASH_Unlock+0x40>)
 80028d8:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80028da:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <HAL_FLASH_Unlock+0x38>)
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	da01      	bge.n	80028e6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80028e6:	79fb      	ldrb	r3, [r7, #7]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	40022000 	.word	0x40022000
 80028f8:	45670123 	.word	0x45670123
 80028fc:	cdef89ab 	.word	0xcdef89ab

08002900 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002904:	4b05      	ldr	r3, [pc, #20]	@ (800291c <HAL_FLASH_Lock+0x1c>)
 8002906:	695b      	ldr	r3, [r3, #20]
 8002908:	4a04      	ldr	r2, [pc, #16]	@ (800291c <HAL_FLASH_Lock+0x1c>)
 800290a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800290e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	40022000 	.word	0x40022000

08002920 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8002928:	f7ff fd9c 	bl	8002464 <HAL_GetTick>
 800292c:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800292e:	e00d      	b.n	800294c <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002936:	d009      	beq.n	800294c <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8002938:	f7ff fd94 	bl	8002464 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	429a      	cmp	r2, r3
 8002946:	d801      	bhi.n	800294c <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e036      	b.n	80029ba <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800294c:	4b1d      	ldr	r3, [pc, #116]	@ (80029c4 <FLASH_WaitForLastOperation+0xa4>)
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d1eb      	bne.n	8002930 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8002958:	4b1a      	ldr	r3, [pc, #104]	@ (80029c4 <FLASH_WaitForLastOperation+0xa4>)
 800295a:	691a      	ldr	r2, [r3, #16]
 800295c:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8002960:	4013      	ands	r3, r2
 8002962:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d01d      	beq.n	80029a6 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 800296a:	4b17      	ldr	r3, [pc, #92]	@ (80029c8 <FLASH_WaitForLastOperation+0xa8>)
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	4313      	orrs	r3, r2
 8002972:	4a15      	ldr	r2, [pc, #84]	@ (80029c8 <FLASH_WaitForLastOperation+0xa8>)
 8002974:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800297c:	d307      	bcc.n	800298e <FLASH_WaitForLastOperation+0x6e>
 800297e:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <FLASH_WaitForLastOperation+0xa4>)
 8002980:	699a      	ldr	r2, [r3, #24]
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8002988:	490e      	ldr	r1, [pc, #56]	@ (80029c4 <FLASH_WaitForLastOperation+0xa4>)
 800298a:	4313      	orrs	r3, r2
 800298c:	618b      	str	r3, [r1, #24]
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d004      	beq.n	80029a2 <FLASH_WaitForLastOperation+0x82>
 8002998:	4a0a      	ldr	r2, [pc, #40]	@ (80029c4 <FLASH_WaitForLastOperation+0xa4>)
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80029a0:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e009      	b.n	80029ba <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80029a6:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <FLASH_WaitForLastOperation+0xa4>)
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d002      	beq.n	80029b8 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80029b2:	4b04      	ldr	r3, [pc, #16]	@ (80029c4 <FLASH_WaitForLastOperation+0xa4>)
 80029b4:	2201      	movs	r2, #1
 80029b6:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40022000 	.word	0x40022000
 80029c8:	2000008c 	.word	0x2000008c

080029cc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80029d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002a14 <FLASH_Program_DoubleWord+0x48>)
 80029da:	695b      	ldr	r3, [r3, #20]
 80029dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002a14 <FLASH_Program_DoubleWord+0x48>)
 80029de:	f043 0301 	orr.w	r3, r3, #1
 80029e2:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80029ea:	f3bf 8f6f 	isb	sy
}
 80029ee:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80029f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	f04f 0300 	mov.w	r3, #0
 80029fc:	000a      	movs	r2, r1
 80029fe:	2300      	movs	r3, #0
 8002a00:	68f9      	ldr	r1, [r7, #12]
 8002a02:	3104      	adds	r1, #4
 8002a04:	4613      	mov	r3, r2
 8002a06:	600b      	str	r3, [r1, #0]
}
 8002a08:	bf00      	nop
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	40022000 	.word	0x40022000

08002a18 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b089      	sub	sp, #36	@ 0x24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8002a22:	2340      	movs	r3, #64	@ 0x40
 8002a24:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8002a2e:	4b14      	ldr	r3, [pc, #80]	@ (8002a80 <FLASH_Program_Fast+0x68>)
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	4a13      	ldr	r2, [pc, #76]	@ (8002a80 <FLASH_Program_Fast+0x68>)
 8002a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a38:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8002a3e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a40:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8002a42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a44:	b672      	cpsid	i
}
 8002a46:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	3304      	adds	r3, #4
 8002a54:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	3304      	adds	r3, #4
 8002a5a:	617b      	str	r3, [r7, #20]
    row_index--;
 8002a5c:	7ffb      	ldrb	r3, [r7, #31]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8002a62:	7ffb      	ldrb	r3, [r7, #31]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1ef      	bne.n	8002a48 <FLASH_Program_Fast+0x30>
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	f383 8810 	msr	PRIMASK, r3
}
 8002a72:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8002a74:	bf00      	nop
 8002a76:	3724      	adds	r7, #36	@ 0x24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	40022000 	.word	0x40022000

08002a84 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002a8e:	4b49      	ldr	r3, [pc, #292]	@ (8002bb4 <HAL_FLASHEx_Erase+0x130>)
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_FLASHEx_Erase+0x16>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e087      	b.n	8002baa <HAL_FLASHEx_Erase+0x126>
 8002a9a:	4b46      	ldr	r3, [pc, #280]	@ (8002bb4 <HAL_FLASHEx_Erase+0x130>)
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002aa0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002aa4:	f7ff ff3c 	bl	8002920 <FLASH_WaitForLastOperation>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d177      	bne.n	8002ba2 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ab2:	4b40      	ldr	r3, [pc, #256]	@ (8002bb4 <HAL_FLASHEx_Erase+0x130>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002ab8:	4b3f      	ldr	r3, [pc, #252]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d013      	beq.n	8002aec <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002ac4:	4b3c      	ldr	r3, [pc, #240]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d009      	beq.n	8002ae4 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002ad0:	4b39      	ldr	r3, [pc, #228]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a38      	ldr	r2, [pc, #224]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002ad6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002ada:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002adc:	4b35      	ldr	r3, [pc, #212]	@ (8002bb4 <HAL_FLASHEx_Erase+0x130>)
 8002ade:	2203      	movs	r2, #3
 8002ae0:	771a      	strb	r2, [r3, #28]
 8002ae2:	e016      	b.n	8002b12 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002ae4:	4b33      	ldr	r3, [pc, #204]	@ (8002bb4 <HAL_FLASHEx_Erase+0x130>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	771a      	strb	r2, [r3, #28]
 8002aea:	e012      	b.n	8002b12 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002aec:	4b32      	ldr	r3, [pc, #200]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d009      	beq.n	8002b0c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002af8:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a2e      	ldr	r2, [pc, #184]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002afe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b02:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002b04:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb4 <HAL_FLASHEx_Erase+0x130>)
 8002b06:	2202      	movs	r2, #2
 8002b08:	771a      	strb	r2, [r3, #28]
 8002b0a:	e002      	b.n	8002b12 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002b0c:	4b29      	ldr	r3, [pc, #164]	@ (8002bb4 <HAL_FLASHEx_Erase+0x130>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d113      	bne.n	8002b42 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 f84c 	bl	8002bbc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b24:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b28:	f7ff fefa 	bl	8002920 <FLASH_WaitForLastOperation>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8002b30:	4b21      	ldr	r3, [pc, #132]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	4a20      	ldr	r2, [pc, #128]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002b36:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002b3a:	f023 0304 	bic.w	r3, r3, #4
 8002b3e:	6153      	str	r3, [r2, #20]
 8002b40:	e02d      	b.n	8002b9e <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	f04f 32ff 	mov.w	r2, #4294967295
 8002b48:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	60bb      	str	r3, [r7, #8]
 8002b50:	e01d      	b.n	8002b8e <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	4619      	mov	r1, r3
 8002b58:	68b8      	ldr	r0, [r7, #8]
 8002b5a:	f000 f857 	bl	8002c0c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b5e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b62:	f7ff fedd 	bl	8002920 <FLASH_WaitForLastOperation>
 8002b66:	4603      	mov	r3, r0
 8002b68:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8002b6a:	4b13      	ldr	r3, [pc, #76]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	4a12      	ldr	r2, [pc, #72]	@ (8002bb8 <HAL_FLASHEx_Erase+0x134>)
 8002b70:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b74:	f023 0302 	bic.w	r3, r3, #2
 8002b78:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8002b7a:	7bfb      	ldrb	r3, [r7, #15]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	68ba      	ldr	r2, [r7, #8]
 8002b84:	601a      	str	r2, [r3, #0]
          break;
 8002b86:	e00a      	b.n	8002b9e <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	60bb      	str	r3, [r7, #8]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	4413      	add	r3, r2
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d3d9      	bcc.n	8002b52 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002b9e:	f000 f86b 	bl	8002c78 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002ba2:	4b04      	ldr	r3, [pc, #16]	@ (8002bb4 <HAL_FLASHEx_Erase+0x130>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	701a      	strb	r2, [r3, #0]

  return status;
 8002ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	2000008c 	.word	0x2000008c
 8002bb8:	40022000 	.word	0x40022000

08002bbc <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d005      	beq.n	8002bda <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002bce:	4b0e      	ldr	r3, [pc, #56]	@ (8002c08 <FLASH_MassErase+0x4c>)
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	4a0d      	ldr	r2, [pc, #52]	@ (8002c08 <FLASH_MassErase+0x4c>)
 8002bd4:	f043 0304 	orr.w	r3, r3, #4
 8002bd8:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d005      	beq.n	8002bf0 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8002be4:	4b08      	ldr	r3, [pc, #32]	@ (8002c08 <FLASH_MassErase+0x4c>)
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	4a07      	ldr	r2, [pc, #28]	@ (8002c08 <FLASH_MassErase+0x4c>)
 8002bea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bee:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002bf0:	4b05      	ldr	r3, [pc, #20]	@ (8002c08 <FLASH_MassErase+0x4c>)
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	4a04      	ldr	r2, [pc, #16]	@ (8002c08 <FLASH_MassErase+0x4c>)
 8002bf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bfa:	6153      	str	r3, [r2, #20]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	40022000 	.word	0x40022000

08002c0c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d006      	beq.n	8002c2e <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8002c20:	4b14      	ldr	r3, [pc, #80]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	4a13      	ldr	r2, [pc, #76]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c2a:	6153      	str	r3, [r2, #20]
 8002c2c:	e005      	b.n	8002c3a <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8002c2e:	4b11      	ldr	r3, [pc, #68]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	4a10      	ldr	r2, [pc, #64]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c34:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c38:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	00db      	lsls	r3, r3, #3
 8002c46:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8002c4a:	490a      	ldr	r1, [pc, #40]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002c50:	4b08      	ldr	r3, [pc, #32]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	4a07      	ldr	r2, [pc, #28]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c56:	f043 0302 	orr.w	r3, r3, #2
 8002c5a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002c5c:	4b05      	ldr	r3, [pc, #20]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	4a04      	ldr	r2, [pc, #16]	@ (8002c74 <FLASH_PageErase+0x68>)
 8002c62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c66:	6153      	str	r3, [r2, #20]
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	40022000 	.word	0x40022000

08002c78 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8002c7e:	4b21      	ldr	r3, [pc, #132]	@ (8002d04 <FLASH_FlushCaches+0x8c>)
 8002c80:	7f1b      	ldrb	r3, [r3, #28]
 8002c82:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d002      	beq.n	8002c90 <FLASH_FlushCaches+0x18>
 8002c8a:	79fb      	ldrb	r3, [r7, #7]
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d117      	bne.n	8002cc0 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002c90:	4b1d      	ldr	r3, [pc, #116]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a1c      	ldr	r2, [pc, #112]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002c96:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c9a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a19      	ldr	r2, [pc, #100]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002ca2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ca6:	6013      	str	r3, [r2, #0]
 8002ca8:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a16      	ldr	r2, [pc, #88]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002cae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002cb2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cb4:	4b14      	ldr	r3, [pc, #80]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a13      	ldr	r2, [pc, #76]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002cba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cbe:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d002      	beq.n	8002ccc <FLASH_FlushCaches+0x54>
 8002cc6:	79fb      	ldrb	r3, [r7, #7]
 8002cc8:	2b03      	cmp	r3, #3
 8002cca:	d111      	bne.n	8002cf0 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002cd2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002cd6:	6013      	str	r3, [r2, #0]
 8002cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002cde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ce2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ce4:	4b08      	ldr	r3, [pc, #32]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a07      	ldr	r2, [pc, #28]	@ (8002d08 <FLASH_FlushCaches+0x90>)
 8002cea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cee:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002cf0:	4b04      	ldr	r3, [pc, #16]	@ (8002d04 <FLASH_FlushCaches+0x8c>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	771a      	strb	r2, [r3, #28]
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	2000008c 	.word	0x2000008c
 8002d08:	40022000 	.word	0x40022000

08002d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b087      	sub	sp, #28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d16:	2300      	movs	r3, #0
 8002d18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d1a:	e17f      	b.n	800301c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	2101      	movs	r1, #1
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	fa01 f303 	lsl.w	r3, r1, r3
 8002d28:	4013      	ands	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 8171 	beq.w	8003016 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f003 0303 	and.w	r3, r3, #3
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d005      	beq.n	8002d4c <HAL_GPIO_Init+0x40>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f003 0303 	and.w	r3, r3, #3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d130      	bne.n	8002dae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	2203      	movs	r2, #3
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	4013      	ands	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d82:	2201      	movs	r2, #1
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	091b      	lsrs	r3, r3, #4
 8002d98:	f003 0201 	and.w	r2, r3, #1
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f003 0303 	and.w	r3, r3, #3
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d118      	bne.n	8002dec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	08db      	lsrs	r3, r3, #3
 8002dd6:	f003 0201 	and.w	r2, r3, #1
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 0303 	and.w	r3, r3, #3
 8002df4:	2b03      	cmp	r3, #3
 8002df6:	d017      	beq.n	8002e28 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	2203      	movs	r2, #3
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	693a      	ldr	r2, [r7, #16]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	693a      	ldr	r2, [r7, #16]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 0303 	and.w	r3, r3, #3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d123      	bne.n	8002e7c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	08da      	lsrs	r2, r3, #3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3208      	adds	r2, #8
 8002e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e40:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	220f      	movs	r2, #15
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	4013      	ands	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	08da      	lsrs	r2, r3, #3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3208      	adds	r2, #8
 8002e76:	6939      	ldr	r1, [r7, #16]
 8002e78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	2203      	movs	r2, #3
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	693a      	ldr	r2, [r7, #16]
 8002e90:	4013      	ands	r3, r2
 8002e92:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f003 0203 	and.w	r2, r3, #3
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 80ac 	beq.w	8003016 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ebe:	4b5f      	ldr	r3, [pc, #380]	@ (800303c <HAL_GPIO_Init+0x330>)
 8002ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ec2:	4a5e      	ldr	r2, [pc, #376]	@ (800303c <HAL_GPIO_Init+0x330>)
 8002ec4:	f043 0301 	orr.w	r3, r3, #1
 8002ec8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002eca:	4b5c      	ldr	r3, [pc, #368]	@ (800303c <HAL_GPIO_Init+0x330>)
 8002ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	60bb      	str	r3, [r7, #8]
 8002ed4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ed6:	4a5a      	ldr	r2, [pc, #360]	@ (8003040 <HAL_GPIO_Init+0x334>)
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	089b      	lsrs	r3, r3, #2
 8002edc:	3302      	adds	r3, #2
 8002ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	220f      	movs	r2, #15
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f00:	d025      	beq.n	8002f4e <HAL_GPIO_Init+0x242>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a4f      	ldr	r2, [pc, #316]	@ (8003044 <HAL_GPIO_Init+0x338>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d01f      	beq.n	8002f4a <HAL_GPIO_Init+0x23e>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a4e      	ldr	r2, [pc, #312]	@ (8003048 <HAL_GPIO_Init+0x33c>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d019      	beq.n	8002f46 <HAL_GPIO_Init+0x23a>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a4d      	ldr	r2, [pc, #308]	@ (800304c <HAL_GPIO_Init+0x340>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d013      	beq.n	8002f42 <HAL_GPIO_Init+0x236>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a4c      	ldr	r2, [pc, #304]	@ (8003050 <HAL_GPIO_Init+0x344>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d00d      	beq.n	8002f3e <HAL_GPIO_Init+0x232>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a4b      	ldr	r2, [pc, #300]	@ (8003054 <HAL_GPIO_Init+0x348>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d007      	beq.n	8002f3a <HAL_GPIO_Init+0x22e>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a4a      	ldr	r2, [pc, #296]	@ (8003058 <HAL_GPIO_Init+0x34c>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d101      	bne.n	8002f36 <HAL_GPIO_Init+0x22a>
 8002f32:	2306      	movs	r3, #6
 8002f34:	e00c      	b.n	8002f50 <HAL_GPIO_Init+0x244>
 8002f36:	2307      	movs	r3, #7
 8002f38:	e00a      	b.n	8002f50 <HAL_GPIO_Init+0x244>
 8002f3a:	2305      	movs	r3, #5
 8002f3c:	e008      	b.n	8002f50 <HAL_GPIO_Init+0x244>
 8002f3e:	2304      	movs	r3, #4
 8002f40:	e006      	b.n	8002f50 <HAL_GPIO_Init+0x244>
 8002f42:	2303      	movs	r3, #3
 8002f44:	e004      	b.n	8002f50 <HAL_GPIO_Init+0x244>
 8002f46:	2302      	movs	r3, #2
 8002f48:	e002      	b.n	8002f50 <HAL_GPIO_Init+0x244>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <HAL_GPIO_Init+0x244>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	f002 0203 	and.w	r2, r2, #3
 8002f56:	0092      	lsls	r2, r2, #2
 8002f58:	4093      	lsls	r3, r2
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f60:	4937      	ldr	r1, [pc, #220]	@ (8003040 <HAL_GPIO_Init+0x334>)
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	089b      	lsrs	r3, r3, #2
 8002f66:	3302      	adds	r3, #2
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f6e:	4b3b      	ldr	r3, [pc, #236]	@ (800305c <HAL_GPIO_Init+0x350>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	43db      	mvns	r3, r3
 8002f78:	693a      	ldr	r2, [r7, #16]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d003      	beq.n	8002f92 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002f8a:	693a      	ldr	r2, [r7, #16]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f92:	4a32      	ldr	r2, [pc, #200]	@ (800305c <HAL_GPIO_Init+0x350>)
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f98:	4b30      	ldr	r3, [pc, #192]	@ (800305c <HAL_GPIO_Init+0x350>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	693a      	ldr	r2, [r7, #16]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d003      	beq.n	8002fbc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002fb4:	693a      	ldr	r2, [r7, #16]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002fbc:	4a27      	ldr	r2, [pc, #156]	@ (800305c <HAL_GPIO_Init+0x350>)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002fc2:	4b26      	ldr	r3, [pc, #152]	@ (800305c <HAL_GPIO_Init+0x350>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	43db      	mvns	r3, r3
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	4013      	ands	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002fe6:	4a1d      	ldr	r2, [pc, #116]	@ (800305c <HAL_GPIO_Init+0x350>)
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002fec:	4b1b      	ldr	r3, [pc, #108]	@ (800305c <HAL_GPIO_Init+0x350>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d003      	beq.n	8003010 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	4313      	orrs	r3, r2
 800300e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003010:	4a12      	ldr	r2, [pc, #72]	@ (800305c <HAL_GPIO_Init+0x350>)
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	3301      	adds	r3, #1
 800301a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fa22 f303 	lsr.w	r3, r2, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	f47f ae78 	bne.w	8002d1c <HAL_GPIO_Init+0x10>
  }
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	371c      	adds	r7, #28
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40021000 	.word	0x40021000
 8003040:	40010000 	.word	0x40010000
 8003044:	48000400 	.word	0x48000400
 8003048:	48000800 	.word	0x48000800
 800304c:	48000c00 	.word	0x48000c00
 8003050:	48001000 	.word	0x48001000
 8003054:	48001400 	.word	0x48001400
 8003058:	48001800 	.word	0x48001800
 800305c:	40010400 	.word	0x40010400

08003060 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	460b      	mov	r3, r1
 800306a:	807b      	strh	r3, [r7, #2]
 800306c:	4613      	mov	r3, r2
 800306e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003070:	787b      	ldrb	r3, [r7, #1]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003076:	887a      	ldrh	r2, [r7, #2]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800307c:	e002      	b.n	8003084 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800307e:	887a      	ldrh	r2, [r7, #2]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800309a:	4b08      	ldr	r3, [pc, #32]	@ (80030bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800309c:	695a      	ldr	r2, [r3, #20]
 800309e:	88fb      	ldrh	r3, [r7, #6]
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d006      	beq.n	80030b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030a6:	4a05      	ldr	r2, [pc, #20]	@ (80030bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030a8:	88fb      	ldrh	r3, [r7, #6]
 80030aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030ac:	88fb      	ldrh	r3, [r7, #6]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fd fc54 	bl	800095c <HAL_GPIO_EXTI_Callback>
  }
}
 80030b4:	bf00      	nop
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40010400 	.word	0x40010400

080030c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e08d      	b.n	80031ee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d106      	bne.n	80030ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7fe ff04 	bl	8001ef4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2224      	movs	r2, #36	@ 0x24
 80030f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0201 	bic.w	r2, r2, #1
 8003102:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003110:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003120:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d107      	bne.n	800313a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	e006      	b.n	8003148 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003146:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	2b02      	cmp	r3, #2
 800314e:	d108      	bne.n	8003162 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800315e:	605a      	str	r2, [r3, #4]
 8003160:	e007      	b.n	8003172 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003170:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	6812      	ldr	r2, [r2, #0]
 800317c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003180:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003184:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68da      	ldr	r2, [r3, #12]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003194:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691a      	ldr	r2, [r3, #16]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	69d9      	ldr	r1, [r3, #28]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a1a      	ldr	r2, [r3, #32]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2220      	movs	r2, #32
 80031da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b083      	sub	sp, #12
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
 80031fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b20      	cmp	r3, #32
 800320a:	d138      	bne.n	800327e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003212:	2b01      	cmp	r3, #1
 8003214:	d101      	bne.n	800321a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003216:	2302      	movs	r3, #2
 8003218:	e032      	b.n	8003280 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2224      	movs	r2, #36	@ 0x24
 8003226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0201 	bic.w	r2, r2, #1
 8003238:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003248:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	6819      	ldr	r1, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	683a      	ldr	r2, [r7, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f042 0201 	orr.w	r2, r2, #1
 8003268:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2220      	movs	r2, #32
 800326e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800327a:	2300      	movs	r3, #0
 800327c:	e000      	b.n	8003280 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800327e:	2302      	movs	r3, #2
  }
}
 8003280:	4618      	mov	r0, r3
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d139      	bne.n	8003316 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d101      	bne.n	80032b0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032ac:	2302      	movs	r3, #2
 80032ae:	e033      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2224      	movs	r2, #36	@ 0x24
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032de:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f042 0201 	orr.w	r2, r2, #1
 8003300:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2220      	movs	r2, #32
 8003306:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003328:	4b04      	ldr	r3, [pc, #16]	@ (800333c <HAL_PWREx_GetVoltageRange+0x18>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003330:	4618      	mov	r0, r3
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40007000 	.word	0x40007000

08003340 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800334e:	d130      	bne.n	80033b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003350:	4b23      	ldr	r3, [pc, #140]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003358:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800335c:	d038      	beq.n	80033d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800335e:	4b20      	ldr	r3, [pc, #128]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003366:	4a1e      	ldr	r2, [pc, #120]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003368:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800336c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800336e:	4b1d      	ldr	r3, [pc, #116]	@ (80033e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2232      	movs	r2, #50	@ 0x32
 8003374:	fb02 f303 	mul.w	r3, r2, r3
 8003378:	4a1b      	ldr	r2, [pc, #108]	@ (80033e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800337a:	fba2 2303 	umull	r2, r3, r2, r3
 800337e:	0c9b      	lsrs	r3, r3, #18
 8003380:	3301      	adds	r3, #1
 8003382:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003384:	e002      	b.n	800338c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	3b01      	subs	r3, #1
 800338a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800338c:	4b14      	ldr	r3, [pc, #80]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003398:	d102      	bne.n	80033a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d1f2      	bne.n	8003386 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033a0:	4b0f      	ldr	r3, [pc, #60]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033ac:	d110      	bne.n	80033d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e00f      	b.n	80033d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80033b2:	4b0b      	ldr	r3, [pc, #44]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033be:	d007      	beq.n	80033d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80033c0:	4b07      	ldr	r3, [pc, #28]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033c8:	4a05      	ldr	r2, [pc, #20]	@ (80033e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	40007000 	.word	0x40007000
 80033e4:	20000080 	.word	0x20000080
 80033e8:	431bde83 	.word	0x431bde83

080033ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e3ca      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033fe:	4b97      	ldr	r3, [pc, #604]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 030c 	and.w	r3, r3, #12
 8003406:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003408:	4b94      	ldr	r3, [pc, #592]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	f003 0303 	and.w	r3, r3, #3
 8003410:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0310 	and.w	r3, r3, #16
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 80e4 	beq.w	80035e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d007      	beq.n	8003436 <HAL_RCC_OscConfig+0x4a>
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	2b0c      	cmp	r3, #12
 800342a:	f040 808b 	bne.w	8003544 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	2b01      	cmp	r3, #1
 8003432:	f040 8087 	bne.w	8003544 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003436:	4b89      	ldr	r3, [pc, #548]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d005      	beq.n	800344e <HAL_RCC_OscConfig+0x62>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e3a2      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a1a      	ldr	r2, [r3, #32]
 8003452:	4b82      	ldr	r3, [pc, #520]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0308 	and.w	r3, r3, #8
 800345a:	2b00      	cmp	r3, #0
 800345c:	d004      	beq.n	8003468 <HAL_RCC_OscConfig+0x7c>
 800345e:	4b7f      	ldr	r3, [pc, #508]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003466:	e005      	b.n	8003474 <HAL_RCC_OscConfig+0x88>
 8003468:	4b7c      	ldr	r3, [pc, #496]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800346a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800346e:	091b      	lsrs	r3, r3, #4
 8003470:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003474:	4293      	cmp	r3, r2
 8003476:	d223      	bcs.n	80034c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a1b      	ldr	r3, [r3, #32]
 800347c:	4618      	mov	r0, r3
 800347e:	f000 fd55 	bl	8003f2c <RCC_SetFlashLatencyFromMSIRange>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e383      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800348c:	4b73      	ldr	r3, [pc, #460]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a72      	ldr	r2, [pc, #456]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003492:	f043 0308 	orr.w	r3, r3, #8
 8003496:	6013      	str	r3, [r2, #0]
 8003498:	4b70      	ldr	r3, [pc, #448]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	496d      	ldr	r1, [pc, #436]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034aa:	4b6c      	ldr	r3, [pc, #432]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	021b      	lsls	r3, r3, #8
 80034b8:	4968      	ldr	r1, [pc, #416]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	604b      	str	r3, [r1, #4]
 80034be:	e025      	b.n	800350c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034c0:	4b66      	ldr	r3, [pc, #408]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a65      	ldr	r2, [pc, #404]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034c6:	f043 0308 	orr.w	r3, r3, #8
 80034ca:	6013      	str	r3, [r2, #0]
 80034cc:	4b63      	ldr	r3, [pc, #396]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	4960      	ldr	r1, [pc, #384]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034de:	4b5f      	ldr	r3, [pc, #380]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	69db      	ldr	r3, [r3, #28]
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	495b      	ldr	r1, [pc, #364]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d109      	bne.n	800350c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f000 fd15 	bl	8003f2c <RCC_SetFlashLatencyFromMSIRange>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e343      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800350c:	f000 fc4a 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
 8003510:	4602      	mov	r2, r0
 8003512:	4b52      	ldr	r3, [pc, #328]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	091b      	lsrs	r3, r3, #4
 8003518:	f003 030f 	and.w	r3, r3, #15
 800351c:	4950      	ldr	r1, [pc, #320]	@ (8003660 <HAL_RCC_OscConfig+0x274>)
 800351e:	5ccb      	ldrb	r3, [r1, r3]
 8003520:	f003 031f 	and.w	r3, r3, #31
 8003524:	fa22 f303 	lsr.w	r3, r2, r3
 8003528:	4a4e      	ldr	r2, [pc, #312]	@ (8003664 <HAL_RCC_OscConfig+0x278>)
 800352a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800352c:	4b4e      	ldr	r3, [pc, #312]	@ (8003668 <HAL_RCC_OscConfig+0x27c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4618      	mov	r0, r3
 8003532:	f7fe ff47 	bl	80023c4 <HAL_InitTick>
 8003536:	4603      	mov	r3, r0
 8003538:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800353a:	7bfb      	ldrb	r3, [r7, #15]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d052      	beq.n	80035e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003540:	7bfb      	ldrb	r3, [r7, #15]
 8003542:	e327      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d032      	beq.n	80035b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800354c:	4b43      	ldr	r3, [pc, #268]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a42      	ldr	r2, [pc, #264]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003552:	f043 0301 	orr.w	r3, r3, #1
 8003556:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003558:	f7fe ff84 	bl	8002464 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003560:	f7fe ff80 	bl	8002464 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e310      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003572:	4b3a      	ldr	r3, [pc, #232]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800357e:	4b37      	ldr	r3, [pc, #220]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a36      	ldr	r2, [pc, #216]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003584:	f043 0308 	orr.w	r3, r3, #8
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4b34      	ldr	r3, [pc, #208]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	4931      	ldr	r1, [pc, #196]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003598:	4313      	orrs	r3, r2
 800359a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800359c:	4b2f      	ldr	r3, [pc, #188]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	69db      	ldr	r3, [r3, #28]
 80035a8:	021b      	lsls	r3, r3, #8
 80035aa:	492c      	ldr	r1, [pc, #176]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	604b      	str	r3, [r1, #4]
 80035b0:	e01a      	b.n	80035e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80035b2:	4b2a      	ldr	r3, [pc, #168]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a29      	ldr	r2, [pc, #164]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80035b8:	f023 0301 	bic.w	r3, r3, #1
 80035bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035be:	f7fe ff51 	bl	8002464 <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035c6:	f7fe ff4d 	bl	8002464 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e2dd      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035d8:	4b20      	ldr	r3, [pc, #128]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1f0      	bne.n	80035c6 <HAL_RCC_OscConfig+0x1da>
 80035e4:	e000      	b.n	80035e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d074      	beq.n	80036de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	2b08      	cmp	r3, #8
 80035f8:	d005      	beq.n	8003606 <HAL_RCC_OscConfig+0x21a>
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	2b0c      	cmp	r3, #12
 80035fe:	d10e      	bne.n	800361e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	2b03      	cmp	r3, #3
 8003604:	d10b      	bne.n	800361e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003606:	4b15      	ldr	r3, [pc, #84]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d064      	beq.n	80036dc <HAL_RCC_OscConfig+0x2f0>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d160      	bne.n	80036dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e2ba      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003626:	d106      	bne.n	8003636 <HAL_RCC_OscConfig+0x24a>
 8003628:	4b0c      	ldr	r3, [pc, #48]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a0b      	ldr	r2, [pc, #44]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800362e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003632:	6013      	str	r3, [r2, #0]
 8003634:	e026      	b.n	8003684 <HAL_RCC_OscConfig+0x298>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800363e:	d115      	bne.n	800366c <HAL_RCC_OscConfig+0x280>
 8003640:	4b06      	ldr	r3, [pc, #24]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a05      	ldr	r2, [pc, #20]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003646:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800364a:	6013      	str	r3, [r2, #0]
 800364c:	4b03      	ldr	r3, [pc, #12]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a02      	ldr	r2, [pc, #8]	@ (800365c <HAL_RCC_OscConfig+0x270>)
 8003652:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	e014      	b.n	8003684 <HAL_RCC_OscConfig+0x298>
 800365a:	bf00      	nop
 800365c:	40021000 	.word	0x40021000
 8003660:	0800a330 	.word	0x0800a330
 8003664:	20000080 	.word	0x20000080
 8003668:	20000084 	.word	0x20000084
 800366c:	4ba0      	ldr	r3, [pc, #640]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a9f      	ldr	r2, [pc, #636]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003672:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003676:	6013      	str	r3, [r2, #0]
 8003678:	4b9d      	ldr	r3, [pc, #628]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a9c      	ldr	r2, [pc, #624]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 800367e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003682:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d013      	beq.n	80036b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368c:	f7fe feea 	bl	8002464 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003694:	f7fe fee6 	bl	8002464 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b64      	cmp	r3, #100	@ 0x64
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e276      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036a6:	4b92      	ldr	r3, [pc, #584]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d0f0      	beq.n	8003694 <HAL_RCC_OscConfig+0x2a8>
 80036b2:	e014      	b.n	80036de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b4:	f7fe fed6 	bl	8002464 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036bc:	f7fe fed2 	bl	8002464 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b64      	cmp	r3, #100	@ 0x64
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e262      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036ce:	4b88      	ldr	r3, [pc, #544]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d1f0      	bne.n	80036bc <HAL_RCC_OscConfig+0x2d0>
 80036da:	e000      	b.n	80036de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d060      	beq.n	80037ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	2b04      	cmp	r3, #4
 80036ee:	d005      	beq.n	80036fc <HAL_RCC_OscConfig+0x310>
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	2b0c      	cmp	r3, #12
 80036f4:	d119      	bne.n	800372a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d116      	bne.n	800372a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036fc:	4b7c      	ldr	r3, [pc, #496]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_RCC_OscConfig+0x328>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e23f      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003714:	4b76      	ldr	r3, [pc, #472]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	061b      	lsls	r3, r3, #24
 8003722:	4973      	ldr	r1, [pc, #460]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003724:	4313      	orrs	r3, r2
 8003726:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003728:	e040      	b.n	80037ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d023      	beq.n	800377a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003732:	4b6f      	ldr	r3, [pc, #444]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a6e      	ldr	r2, [pc, #440]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800373c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800373e:	f7fe fe91 	bl	8002464 <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003746:	f7fe fe8d 	bl	8002464 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e21d      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003758:	4b65      	ldr	r3, [pc, #404]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f0      	beq.n	8003746 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003764:	4b62      	ldr	r3, [pc, #392]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	061b      	lsls	r3, r3, #24
 8003772:	495f      	ldr	r1, [pc, #380]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003774:	4313      	orrs	r3, r2
 8003776:	604b      	str	r3, [r1, #4]
 8003778:	e018      	b.n	80037ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800377a:	4b5d      	ldr	r3, [pc, #372]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a5c      	ldr	r2, [pc, #368]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003780:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003784:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003786:	f7fe fe6d 	bl	8002464 <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800378c:	e008      	b.n	80037a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800378e:	f7fe fe69 	bl	8002464 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b02      	cmp	r3, #2
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e1f9      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037a0:	4b53      	ldr	r3, [pc, #332]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1f0      	bne.n	800378e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0308 	and.w	r3, r3, #8
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d03c      	beq.n	8003832 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d01c      	beq.n	80037fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037c0:	4b4b      	ldr	r3, [pc, #300]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80037c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037c6:	4a4a      	ldr	r2, [pc, #296]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80037c8:	f043 0301 	orr.w	r3, r3, #1
 80037cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d0:	f7fe fe48 	bl	8002464 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037d8:	f7fe fe44 	bl	8002464 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e1d4      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037ea:	4b41      	ldr	r3, [pc, #260]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80037ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d0ef      	beq.n	80037d8 <HAL_RCC_OscConfig+0x3ec>
 80037f8:	e01b      	b.n	8003832 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037fa:	4b3d      	ldr	r3, [pc, #244]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80037fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003800:	4a3b      	ldr	r2, [pc, #236]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003802:	f023 0301 	bic.w	r3, r3, #1
 8003806:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380a:	f7fe fe2b 	bl	8002464 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003810:	e008      	b.n	8003824 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003812:	f7fe fe27 	bl	8002464 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e1b7      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003824:	4b32      	ldr	r3, [pc, #200]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003826:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1ef      	bne.n	8003812 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0304 	and.w	r3, r3, #4
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 80a6 	beq.w	800398c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003840:	2300      	movs	r3, #0
 8003842:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003844:	4b2a      	ldr	r3, [pc, #168]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d10d      	bne.n	800386c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003850:	4b27      	ldr	r3, [pc, #156]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003854:	4a26      	ldr	r2, [pc, #152]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 8003856:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800385a:	6593      	str	r3, [r2, #88]	@ 0x58
 800385c:	4b24      	ldr	r3, [pc, #144]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 800385e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003860:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003864:	60bb      	str	r3, [r7, #8]
 8003866:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003868:	2301      	movs	r3, #1
 800386a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800386c:	4b21      	ldr	r3, [pc, #132]	@ (80038f4 <HAL_RCC_OscConfig+0x508>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003874:	2b00      	cmp	r3, #0
 8003876:	d118      	bne.n	80038aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003878:	4b1e      	ldr	r3, [pc, #120]	@ (80038f4 <HAL_RCC_OscConfig+0x508>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a1d      	ldr	r2, [pc, #116]	@ (80038f4 <HAL_RCC_OscConfig+0x508>)
 800387e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003882:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003884:	f7fe fdee 	bl	8002464 <HAL_GetTick>
 8003888:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800388a:	e008      	b.n	800389e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800388c:	f7fe fdea 	bl	8002464 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	2b02      	cmp	r3, #2
 8003898:	d901      	bls.n	800389e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e17a      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800389e:	4b15      	ldr	r3, [pc, #84]	@ (80038f4 <HAL_RCC_OscConfig+0x508>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d0f0      	beq.n	800388c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d108      	bne.n	80038c4 <HAL_RCC_OscConfig+0x4d8>
 80038b2:	4b0f      	ldr	r3, [pc, #60]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80038b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b8:	4a0d      	ldr	r2, [pc, #52]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80038ba:	f043 0301 	orr.w	r3, r3, #1
 80038be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038c2:	e029      	b.n	8003918 <HAL_RCC_OscConfig+0x52c>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	2b05      	cmp	r3, #5
 80038ca:	d115      	bne.n	80038f8 <HAL_RCC_OscConfig+0x50c>
 80038cc:	4b08      	ldr	r3, [pc, #32]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80038ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038d2:	4a07      	ldr	r2, [pc, #28]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80038d4:	f043 0304 	orr.w	r3, r3, #4
 80038d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038dc:	4b04      	ldr	r3, [pc, #16]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80038de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038e2:	4a03      	ldr	r2, [pc, #12]	@ (80038f0 <HAL_RCC_OscConfig+0x504>)
 80038e4:	f043 0301 	orr.w	r3, r3, #1
 80038e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038ec:	e014      	b.n	8003918 <HAL_RCC_OscConfig+0x52c>
 80038ee:	bf00      	nop
 80038f0:	40021000 	.word	0x40021000
 80038f4:	40007000 	.word	0x40007000
 80038f8:	4b9c      	ldr	r3, [pc, #624]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 80038fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038fe:	4a9b      	ldr	r2, [pc, #620]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003900:	f023 0301 	bic.w	r3, r3, #1
 8003904:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003908:	4b98      	ldr	r3, [pc, #608]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 800390a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390e:	4a97      	ldr	r2, [pc, #604]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003910:	f023 0304 	bic.w	r3, r3, #4
 8003914:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d016      	beq.n	800394e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003920:	f7fe fda0 	bl	8002464 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003926:	e00a      	b.n	800393e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003928:	f7fe fd9c 	bl	8002464 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003936:	4293      	cmp	r3, r2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e12a      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800393e:	4b8b      	ldr	r3, [pc, #556]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0ed      	beq.n	8003928 <HAL_RCC_OscConfig+0x53c>
 800394c:	e015      	b.n	800397a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800394e:	f7fe fd89 	bl	8002464 <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003954:	e00a      	b.n	800396c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003956:	f7fe fd85 	bl	8002464 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003964:	4293      	cmp	r3, r2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e113      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800396c:	4b7f      	ldr	r3, [pc, #508]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 800396e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1ed      	bne.n	8003956 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800397a:	7ffb      	ldrb	r3, [r7, #31]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d105      	bne.n	800398c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003980:	4b7a      	ldr	r3, [pc, #488]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003984:	4a79      	ldr	r2, [pc, #484]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003986:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800398a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 80fe 	beq.w	8003b92 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399a:	2b02      	cmp	r3, #2
 800399c:	f040 80d0 	bne.w	8003b40 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80039a0:	4b72      	ldr	r3, [pc, #456]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	f003 0203 	and.w	r2, r3, #3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d130      	bne.n	8003a16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039be:	3b01      	subs	r3, #1
 80039c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d127      	bne.n	8003a16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d11f      	bne.n	8003a16 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80039e0:	2a07      	cmp	r2, #7
 80039e2:	bf14      	ite	ne
 80039e4:	2201      	movne	r2, #1
 80039e6:	2200      	moveq	r2, #0
 80039e8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d113      	bne.n	8003a16 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f8:	085b      	lsrs	r3, r3, #1
 80039fa:	3b01      	subs	r3, #1
 80039fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d109      	bne.n	8003a16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0c:	085b      	lsrs	r3, r3, #1
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d06e      	beq.n	8003af4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	2b0c      	cmp	r3, #12
 8003a1a:	d069      	beq.n	8003af0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a1c:	4b53      	ldr	r3, [pc, #332]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d105      	bne.n	8003a34 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a28:	4b50      	ldr	r3, [pc, #320]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0ad      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a38:	4b4c      	ldr	r3, [pc, #304]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a4b      	ldr	r2, [pc, #300]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003a3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a42:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a44:	f7fe fd0e 	bl	8002464 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a4a:	e008      	b.n	8003a5e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a4c:	f7fe fd0a 	bl	8002464 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e09a      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a5e:	4b43      	ldr	r3, [pc, #268]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1f0      	bne.n	8003a4c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a6a:	4b40      	ldr	r3, [pc, #256]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	4b40      	ldr	r3, [pc, #256]	@ (8003b70 <HAL_RCC_OscConfig+0x784>)
 8003a70:	4013      	ands	r3, r2
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a7a:	3a01      	subs	r2, #1
 8003a7c:	0112      	lsls	r2, r2, #4
 8003a7e:	4311      	orrs	r1, r2
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a84:	0212      	lsls	r2, r2, #8
 8003a86:	4311      	orrs	r1, r2
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003a8c:	0852      	lsrs	r2, r2, #1
 8003a8e:	3a01      	subs	r2, #1
 8003a90:	0552      	lsls	r2, r2, #21
 8003a92:	4311      	orrs	r1, r2
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003a98:	0852      	lsrs	r2, r2, #1
 8003a9a:	3a01      	subs	r2, #1
 8003a9c:	0652      	lsls	r2, r2, #25
 8003a9e:	4311      	orrs	r1, r2
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003aa4:	0912      	lsrs	r2, r2, #4
 8003aa6:	0452      	lsls	r2, r2, #17
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	4930      	ldr	r1, [pc, #192]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ab0:	4b2e      	ldr	r3, [pc, #184]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a2d      	ldr	r2, [pc, #180]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003ab6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003abc:	4b2b      	ldr	r3, [pc, #172]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	4a2a      	ldr	r2, [pc, #168]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003ac2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ac6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ac8:	f7fe fccc 	bl	8002464 <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad0:	f7fe fcc8 	bl	8002464 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e058      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ae2:	4b22      	ldr	r3, [pc, #136]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0f0      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003aee:	e050      	b.n	8003b92 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e04f      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003af4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d148      	bne.n	8003b92 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b00:	4b1a      	ldr	r3, [pc, #104]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a19      	ldr	r2, [pc, #100]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003b06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b0c:	4b17      	ldr	r3, [pc, #92]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	4a16      	ldr	r2, [pc, #88]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003b12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b18:	f7fe fca4 	bl	8002464 <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b1e:	e008      	b.n	8003b32 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b20:	f7fe fca0 	bl	8002464 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e030      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b32:	4b0e      	ldr	r3, [pc, #56]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0f0      	beq.n	8003b20 <HAL_RCC_OscConfig+0x734>
 8003b3e:	e028      	b.n	8003b92 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	2b0c      	cmp	r3, #12
 8003b44:	d023      	beq.n	8003b8e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b46:	4b09      	ldr	r3, [pc, #36]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a08      	ldr	r2, [pc, #32]	@ (8003b6c <HAL_RCC_OscConfig+0x780>)
 8003b4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b52:	f7fe fc87 	bl	8002464 <HAL_GetTick>
 8003b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b58:	e00c      	b.n	8003b74 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5a:	f7fe fc83 	bl	8002464 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d905      	bls.n	8003b74 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e013      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b74:	4b09      	ldr	r3, [pc, #36]	@ (8003b9c <HAL_RCC_OscConfig+0x7b0>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1ec      	bne.n	8003b5a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003b80:	4b06      	ldr	r3, [pc, #24]	@ (8003b9c <HAL_RCC_OscConfig+0x7b0>)
 8003b82:	68da      	ldr	r2, [r3, #12]
 8003b84:	4905      	ldr	r1, [pc, #20]	@ (8003b9c <HAL_RCC_OscConfig+0x7b0>)
 8003b86:	4b06      	ldr	r3, [pc, #24]	@ (8003ba0 <HAL_RCC_OscConfig+0x7b4>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	60cb      	str	r3, [r1, #12]
 8003b8c:	e001      	b.n	8003b92 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e000      	b.n	8003b94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3720      	adds	r7, #32
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	feeefffc 	.word	0xfeeefffc

08003ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d101      	bne.n	8003bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e0e7      	b.n	8003d88 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb8:	4b75      	ldr	r3, [pc, #468]	@ (8003d90 <HAL_RCC_ClockConfig+0x1ec>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d910      	bls.n	8003be8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc6:	4b72      	ldr	r3, [pc, #456]	@ (8003d90 <HAL_RCC_ClockConfig+0x1ec>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f023 0207 	bic.w	r2, r3, #7
 8003bce:	4970      	ldr	r1, [pc, #448]	@ (8003d90 <HAL_RCC_ClockConfig+0x1ec>)
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bd6:	4b6e      	ldr	r3, [pc, #440]	@ (8003d90 <HAL_RCC_ClockConfig+0x1ec>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d001      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e0cf      	b.n	8003d88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d010      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	4b66      	ldr	r3, [pc, #408]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d908      	bls.n	8003c16 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c04:	4b63      	ldr	r3, [pc, #396]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4960      	ldr	r1, [pc, #384]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d04c      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	2b03      	cmp	r3, #3
 8003c28:	d107      	bne.n	8003c3a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c2a:	4b5a      	ldr	r3, [pc, #360]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d121      	bne.n	8003c7a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e0a6      	b.n	8003d88 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d107      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c42:	4b54      	ldr	r3, [pc, #336]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d115      	bne.n	8003c7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e09a      	b.n	8003d88 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d107      	bne.n	8003c6a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d109      	bne.n	8003c7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e08e      	b.n	8003d88 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e086      	b.n	8003d88 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c7a:	4b46      	ldr	r3, [pc, #280]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f023 0203 	bic.w	r2, r3, #3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	4943      	ldr	r1, [pc, #268]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c8c:	f7fe fbea 	bl	8002464 <HAL_GetTick>
 8003c90:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c92:	e00a      	b.n	8003caa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c94:	f7fe fbe6 	bl	8002464 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e06e      	b.n	8003d88 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003caa:	4b3a      	ldr	r3, [pc, #232]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	f003 020c 	and.w	r2, r3, #12
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d1eb      	bne.n	8003c94 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0302 	and.w	r3, r3, #2
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d010      	beq.n	8003cea <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	4b31      	ldr	r3, [pc, #196]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d208      	bcs.n	8003cea <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cd8:	4b2e      	ldr	r3, [pc, #184]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	492b      	ldr	r1, [pc, #172]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cea:	4b29      	ldr	r3, [pc, #164]	@ (8003d90 <HAL_RCC_ClockConfig+0x1ec>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0307 	and.w	r3, r3, #7
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d210      	bcs.n	8003d1a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cf8:	4b25      	ldr	r3, [pc, #148]	@ (8003d90 <HAL_RCC_ClockConfig+0x1ec>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f023 0207 	bic.w	r2, r3, #7
 8003d00:	4923      	ldr	r1, [pc, #140]	@ (8003d90 <HAL_RCC_ClockConfig+0x1ec>)
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d08:	4b21      	ldr	r3, [pc, #132]	@ (8003d90 <HAL_RCC_ClockConfig+0x1ec>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d001      	beq.n	8003d1a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e036      	b.n	8003d88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0304 	and.w	r3, r3, #4
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d008      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d26:	4b1b      	ldr	r3, [pc, #108]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	4918      	ldr	r1, [pc, #96]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0308 	and.w	r3, r3, #8
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d009      	beq.n	8003d58 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d44:	4b13      	ldr	r3, [pc, #76]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	00db      	lsls	r3, r3, #3
 8003d52:	4910      	ldr	r1, [pc, #64]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d58:	f000 f824 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d94 <HAL_RCC_ClockConfig+0x1f0>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	091b      	lsrs	r3, r3, #4
 8003d64:	f003 030f 	and.w	r3, r3, #15
 8003d68:	490b      	ldr	r1, [pc, #44]	@ (8003d98 <HAL_RCC_ClockConfig+0x1f4>)
 8003d6a:	5ccb      	ldrb	r3, [r1, r3]
 8003d6c:	f003 031f 	and.w	r3, r3, #31
 8003d70:	fa22 f303 	lsr.w	r3, r2, r3
 8003d74:	4a09      	ldr	r2, [pc, #36]	@ (8003d9c <HAL_RCC_ClockConfig+0x1f8>)
 8003d76:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003d78:	4b09      	ldr	r3, [pc, #36]	@ (8003da0 <HAL_RCC_ClockConfig+0x1fc>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7fe fb21 	bl	80023c4 <HAL_InitTick>
 8003d82:	4603      	mov	r3, r0
 8003d84:	72fb      	strb	r3, [r7, #11]

  return status;
 8003d86:	7afb      	ldrb	r3, [r7, #11]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40022000 	.word	0x40022000
 8003d94:	40021000 	.word	0x40021000
 8003d98:	0800a330 	.word	0x0800a330
 8003d9c:	20000080 	.word	0x20000080
 8003da0:	20000084 	.word	0x20000084

08003da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b089      	sub	sp, #36	@ 0x24
 8003da8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003daa:	2300      	movs	r3, #0
 8003dac:	61fb      	str	r3, [r7, #28]
 8003dae:	2300      	movs	r3, #0
 8003db0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003db2:	4b3e      	ldr	r3, [pc, #248]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 030c 	and.w	r3, r3, #12
 8003dba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dbc:	4b3b      	ldr	r3, [pc, #236]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f003 0303 	and.w	r3, r3, #3
 8003dc4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d005      	beq.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x34>
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	2b0c      	cmp	r3, #12
 8003dd0:	d121      	bne.n	8003e16 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d11e      	bne.n	8003e16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003dd8:	4b34      	ldr	r3, [pc, #208]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d107      	bne.n	8003df4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003de4:	4b31      	ldr	r3, [pc, #196]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003de6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003dea:	0a1b      	lsrs	r3, r3, #8
 8003dec:	f003 030f 	and.w	r3, r3, #15
 8003df0:	61fb      	str	r3, [r7, #28]
 8003df2:	e005      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003df4:	4b2d      	ldr	r3, [pc, #180]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	091b      	lsrs	r3, r3, #4
 8003dfa:	f003 030f 	and.w	r3, r3, #15
 8003dfe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e00:	4a2b      	ldr	r2, [pc, #172]	@ (8003eb0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e08:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10d      	bne.n	8003e2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e14:	e00a      	b.n	8003e2c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d102      	bne.n	8003e22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e1c:	4b25      	ldr	r3, [pc, #148]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e1e:	61bb      	str	r3, [r7, #24]
 8003e20:	e004      	b.n	8003e2c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	2b08      	cmp	r3, #8
 8003e26:	d101      	bne.n	8003e2c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e28:	4b23      	ldr	r3, [pc, #140]	@ (8003eb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e2a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	2b0c      	cmp	r3, #12
 8003e30:	d134      	bne.n	8003e9c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e32:	4b1e      	ldr	r3, [pc, #120]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d003      	beq.n	8003e4a <HAL_RCC_GetSysClockFreq+0xa6>
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d003      	beq.n	8003e50 <HAL_RCC_GetSysClockFreq+0xac>
 8003e48:	e005      	b.n	8003e56 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e4c:	617b      	str	r3, [r7, #20]
      break;
 8003e4e:	e005      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e50:	4b19      	ldr	r3, [pc, #100]	@ (8003eb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e52:	617b      	str	r3, [r7, #20]
      break;
 8003e54:	e002      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	617b      	str	r3, [r7, #20]
      break;
 8003e5a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e5c:	4b13      	ldr	r3, [pc, #76]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	091b      	lsrs	r3, r3, #4
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	3301      	adds	r3, #1
 8003e68:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e6a:	4b10      	ldr	r3, [pc, #64]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	0a1b      	lsrs	r3, r3, #8
 8003e70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	fb03 f202 	mul.w	r2, r3, r2
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e80:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e82:	4b0a      	ldr	r3, [pc, #40]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x108>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	0e5b      	lsrs	r3, r3, #25
 8003e88:	f003 0303 	and.w	r3, r3, #3
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003e9c:	69bb      	ldr	r3, [r7, #24]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3724      	adds	r7, #36	@ 0x24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	0800a348 	.word	0x0800a348
 8003eb4:	00f42400 	.word	0x00f42400
 8003eb8:	007a1200 	.word	0x007a1200

08003ebc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ec0:	4b03      	ldr	r3, [pc, #12]	@ (8003ed0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	20000080 	.word	0x20000080

08003ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ed8:	f7ff fff0 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 8003edc:	4602      	mov	r2, r0
 8003ede:	4b06      	ldr	r3, [pc, #24]	@ (8003ef8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	0a1b      	lsrs	r3, r3, #8
 8003ee4:	f003 0307 	and.w	r3, r3, #7
 8003ee8:	4904      	ldr	r1, [pc, #16]	@ (8003efc <HAL_RCC_GetPCLK1Freq+0x28>)
 8003eea:	5ccb      	ldrb	r3, [r1, r3]
 8003eec:	f003 031f 	and.w	r3, r3, #31
 8003ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	0800a340 	.word	0x0800a340

08003f00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f04:	f7ff ffda 	bl	8003ebc <HAL_RCC_GetHCLKFreq>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	4b06      	ldr	r3, [pc, #24]	@ (8003f24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	0adb      	lsrs	r3, r3, #11
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	4904      	ldr	r1, [pc, #16]	@ (8003f28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f16:	5ccb      	ldrb	r3, [r1, r3]
 8003f18:	f003 031f 	and.w	r3, r3, #31
 8003f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40021000 	.word	0x40021000
 8003f28:	0800a340 	.word	0x0800a340

08003f2c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f34:	2300      	movs	r3, #0
 8003f36:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f38:	4b2a      	ldr	r3, [pc, #168]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f44:	f7ff f9ee 	bl	8003324 <HAL_PWREx_GetVoltageRange>
 8003f48:	6178      	str	r0, [r7, #20]
 8003f4a:	e014      	b.n	8003f76 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f4c:	4b25      	ldr	r3, [pc, #148]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f50:	4a24      	ldr	r2, [pc, #144]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f56:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f58:	4b22      	ldr	r3, [pc, #136]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f64:	f7ff f9de 	bl	8003324 <HAL_PWREx_GetVoltageRange>
 8003f68:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f74:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f7c:	d10b      	bne.n	8003f96 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b80      	cmp	r3, #128	@ 0x80
 8003f82:	d919      	bls.n	8003fb8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f88:	d902      	bls.n	8003f90 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	e013      	b.n	8003fb8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f90:	2301      	movs	r3, #1
 8003f92:	613b      	str	r3, [r7, #16]
 8003f94:	e010      	b.n	8003fb8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b80      	cmp	r3, #128	@ 0x80
 8003f9a:	d902      	bls.n	8003fa2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	613b      	str	r3, [r7, #16]
 8003fa0:	e00a      	b.n	8003fb8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b80      	cmp	r3, #128	@ 0x80
 8003fa6:	d102      	bne.n	8003fae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fa8:	2302      	movs	r3, #2
 8003faa:	613b      	str	r3, [r7, #16]
 8003fac:	e004      	b.n	8003fb8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2b70      	cmp	r3, #112	@ 0x70
 8003fb2:	d101      	bne.n	8003fb8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f023 0207 	bic.w	r2, r3, #7
 8003fc0:	4909      	ldr	r1, [pc, #36]	@ (8003fe8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fc8:	4b07      	ldr	r3, [pc, #28]	@ (8003fe8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0307 	and.w	r3, r3, #7
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d001      	beq.n	8003fda <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e000      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3718      	adds	r7, #24
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	40022000 	.word	0x40022000

08003fec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004004:	2b00      	cmp	r3, #0
 8004006:	d041      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800400c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004010:	d02a      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004012:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004016:	d824      	bhi.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004018:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800401c:	d008      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800401e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004022:	d81e      	bhi.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00a      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004028:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800402c:	d010      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800402e:	e018      	b.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004030:	4b86      	ldr	r3, [pc, #536]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	4a85      	ldr	r2, [pc, #532]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004036:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800403a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800403c:	e015      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	3304      	adds	r3, #4
 8004042:	2100      	movs	r1, #0
 8004044:	4618      	mov	r0, r3
 8004046:	f000 fabb 	bl	80045c0 <RCCEx_PLLSAI1_Config>
 800404a:	4603      	mov	r3, r0
 800404c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800404e:	e00c      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	3320      	adds	r3, #32
 8004054:	2100      	movs	r1, #0
 8004056:	4618      	mov	r0, r3
 8004058:	f000 fba6 	bl	80047a8 <RCCEx_PLLSAI2_Config>
 800405c:	4603      	mov	r3, r0
 800405e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004060:	e003      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	74fb      	strb	r3, [r7, #19]
      break;
 8004066:	e000      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004068:	bf00      	nop
    }

    if(ret == HAL_OK)
 800406a:	7cfb      	ldrb	r3, [r7, #19]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10b      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004070:	4b76      	ldr	r3, [pc, #472]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004076:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800407e:	4973      	ldr	r1, [pc, #460]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004080:	4313      	orrs	r3, r2
 8004082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004086:	e001      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004088:	7cfb      	ldrb	r3, [r7, #19]
 800408a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d041      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800409c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040a0:	d02a      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80040a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040a6:	d824      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040ac:	d008      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040b2:	d81e      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00a      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80040b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040bc:	d010      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040be:	e018      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040c0:	4b62      	ldr	r3, [pc, #392]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	4a61      	ldr	r2, [pc, #388]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040cc:	e015      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	3304      	adds	r3, #4
 80040d2:	2100      	movs	r1, #0
 80040d4:	4618      	mov	r0, r3
 80040d6:	f000 fa73 	bl	80045c0 <RCCEx_PLLSAI1_Config>
 80040da:	4603      	mov	r3, r0
 80040dc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040de:	e00c      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3320      	adds	r3, #32
 80040e4:	2100      	movs	r1, #0
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 fb5e 	bl	80047a8 <RCCEx_PLLSAI2_Config>
 80040ec:	4603      	mov	r3, r0
 80040ee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040f0:	e003      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	74fb      	strb	r3, [r7, #19]
      break;
 80040f6:	e000      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80040f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040fa:	7cfb      	ldrb	r3, [r7, #19]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10b      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004100:	4b52      	ldr	r3, [pc, #328]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004106:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800410e:	494f      	ldr	r1, [pc, #316]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004110:	4313      	orrs	r3, r2
 8004112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004116:	e001      	b.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004118:	7cfb      	ldrb	r3, [r7, #19]
 800411a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 80a0 	beq.w	800426a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800412a:	2300      	movs	r3, #0
 800412c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800412e:	4b47      	ldr	r3, [pc, #284]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800413a:	2301      	movs	r3, #1
 800413c:	e000      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800413e:	2300      	movs	r3, #0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00d      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004144:	4b41      	ldr	r3, [pc, #260]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004148:	4a40      	ldr	r2, [pc, #256]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800414a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800414e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004150:	4b3e      	ldr	r3, [pc, #248]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004154:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004158:	60bb      	str	r3, [r7, #8]
 800415a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800415c:	2301      	movs	r3, #1
 800415e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004160:	4b3b      	ldr	r3, [pc, #236]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a3a      	ldr	r2, [pc, #232]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004166:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800416a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800416c:	f7fe f97a 	bl	8002464 <HAL_GetTick>
 8004170:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004172:	e009      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004174:	f7fe f976 	bl	8002464 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d902      	bls.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	74fb      	strb	r3, [r7, #19]
        break;
 8004186:	e005      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004188:	4b31      	ldr	r3, [pc, #196]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0ef      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004194:	7cfb      	ldrb	r3, [r7, #19]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d15c      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800419a:	4b2c      	ldr	r3, [pc, #176]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800419c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041a4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d01f      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x200>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d019      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041b8:	4b24      	ldr	r3, [pc, #144]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041c4:	4b21      	ldr	r3, [pc, #132]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ca:	4a20      	ldr	r2, [pc, #128]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041d4:	4b1d      	ldr	r3, [pc, #116]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041da:	4a1c      	ldr	r2, [pc, #112]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80041e4:	4a19      	ldr	r2, [pc, #100]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d016      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f6:	f7fe f935 	bl	8002464 <HAL_GetTick>
 80041fa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041fc:	e00b      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041fe:	f7fe f931 	bl	8002464 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	f241 3288 	movw	r2, #5000	@ 0x1388
 800420c:	4293      	cmp	r3, r2
 800420e:	d902      	bls.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	74fb      	strb	r3, [r7, #19]
            break;
 8004214:	e006      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004216:	4b0d      	ldr	r3, [pc, #52]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d0ec      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004224:	7cfb      	ldrb	r3, [r7, #19]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10c      	bne.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800422a:	4b08      	ldr	r3, [pc, #32]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800422c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004230:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800423a:	4904      	ldr	r1, [pc, #16]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800423c:	4313      	orrs	r3, r2
 800423e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004242:	e009      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004244:	7cfb      	ldrb	r3, [r7, #19]
 8004246:	74bb      	strb	r3, [r7, #18]
 8004248:	e006      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800424a:	bf00      	nop
 800424c:	40021000 	.word	0x40021000
 8004250:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004254:	7cfb      	ldrb	r3, [r7, #19]
 8004256:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004258:	7c7b      	ldrb	r3, [r7, #17]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d105      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800425e:	4b9e      	ldr	r3, [pc, #632]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004262:	4a9d      	ldr	r2, [pc, #628]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004264:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004268:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00a      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004276:	4b98      	ldr	r3, [pc, #608]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800427c:	f023 0203 	bic.w	r2, r3, #3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004284:	4994      	ldr	r1, [pc, #592]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00a      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004298:	4b8f      	ldr	r3, [pc, #572]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800429a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429e:	f023 020c 	bic.w	r2, r3, #12
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a6:	498c      	ldr	r1, [pc, #560]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042ba:	4b87      	ldr	r3, [pc, #540]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c8:	4983      	ldr	r1, [pc, #524]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0308 	and.w	r3, r3, #8
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00a      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042dc:	4b7e      	ldr	r3, [pc, #504]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ea:	497b      	ldr	r1, [pc, #492]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042fe:	4b76      	ldr	r3, [pc, #472]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004304:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800430c:	4972      	ldr	r1, [pc, #456]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0320 	and.w	r3, r3, #32
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00a      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004320:	4b6d      	ldr	r3, [pc, #436]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004326:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800432e:	496a      	ldr	r1, [pc, #424]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004342:	4b65      	ldr	r3, [pc, #404]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004348:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004350:	4961      	ldr	r1, [pc, #388]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00a      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004364:	4b5c      	ldr	r3, [pc, #368]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004372:	4959      	ldr	r1, [pc, #356]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004374:	4313      	orrs	r3, r2
 8004376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00a      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004386:	4b54      	ldr	r3, [pc, #336]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800438c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004394:	4950      	ldr	r1, [pc, #320]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004396:	4313      	orrs	r3, r2
 8004398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00a      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043a8:	4b4b      	ldr	r3, [pc, #300]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b6:	4948      	ldr	r1, [pc, #288]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00a      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043ca:	4b43      	ldr	r3, [pc, #268]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d8:	493f      	ldr	r1, [pc, #252]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d028      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043ec:	4b3a      	ldr	r3, [pc, #232]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043fa:	4937      	ldr	r1, [pc, #220]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004406:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800440a:	d106      	bne.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800440c:	4b32      	ldr	r3, [pc, #200]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	4a31      	ldr	r2, [pc, #196]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004412:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004416:	60d3      	str	r3, [r2, #12]
 8004418:	e011      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800441e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004422:	d10c      	bne.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3304      	adds	r3, #4
 8004428:	2101      	movs	r1, #1
 800442a:	4618      	mov	r0, r3
 800442c:	f000 f8c8 	bl	80045c0 <RCCEx_PLLSAI1_Config>
 8004430:	4603      	mov	r3, r0
 8004432:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004434:	7cfb      	ldrb	r3, [r7, #19]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800443a:	7cfb      	ldrb	r3, [r7, #19]
 800443c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d028      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800444a:	4b23      	ldr	r3, [pc, #140]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800444c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004450:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004458:	491f      	ldr	r1, [pc, #124]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800445a:	4313      	orrs	r3, r2
 800445c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004464:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004468:	d106      	bne.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800446a:	4b1b      	ldr	r3, [pc, #108]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	4a1a      	ldr	r2, [pc, #104]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004470:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004474:	60d3      	str	r3, [r2, #12]
 8004476:	e011      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004480:	d10c      	bne.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	3304      	adds	r3, #4
 8004486:	2101      	movs	r1, #1
 8004488:	4618      	mov	r0, r3
 800448a:	f000 f899 	bl	80045c0 <RCCEx_PLLSAI1_Config>
 800448e:	4603      	mov	r3, r0
 8004490:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004492:	7cfb      	ldrb	r3, [r7, #19]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004498:	7cfb      	ldrb	r3, [r7, #19]
 800449a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d02b      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044a8:	4b0b      	ldr	r3, [pc, #44]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044b6:	4908      	ldr	r1, [pc, #32]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044c6:	d109      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044c8:	4b03      	ldr	r3, [pc, #12]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	4a02      	ldr	r2, [pc, #8]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044d2:	60d3      	str	r3, [r2, #12]
 80044d4:	e014      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80044d6:	bf00      	nop
 80044d8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044e4:	d10c      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	3304      	adds	r3, #4
 80044ea:	2101      	movs	r1, #1
 80044ec:	4618      	mov	r0, r3
 80044ee:	f000 f867 	bl	80045c0 <RCCEx_PLLSAI1_Config>
 80044f2:	4603      	mov	r3, r0
 80044f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044f6:	7cfb      	ldrb	r3, [r7, #19]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80044fc:	7cfb      	ldrb	r3, [r7, #19]
 80044fe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d02f      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800450c:	4b2b      	ldr	r3, [pc, #172]	@ (80045bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800450e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004512:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800451a:	4928      	ldr	r1, [pc, #160]	@ (80045bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004526:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800452a:	d10d      	bne.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	3304      	adds	r3, #4
 8004530:	2102      	movs	r1, #2
 8004532:	4618      	mov	r0, r3
 8004534:	f000 f844 	bl	80045c0 <RCCEx_PLLSAI1_Config>
 8004538:	4603      	mov	r3, r0
 800453a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800453c:	7cfb      	ldrb	r3, [r7, #19]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d014      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004542:	7cfb      	ldrb	r3, [r7, #19]
 8004544:	74bb      	strb	r3, [r7, #18]
 8004546:	e011      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800454c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004550:	d10c      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3320      	adds	r3, #32
 8004556:	2102      	movs	r1, #2
 8004558:	4618      	mov	r0, r3
 800455a:	f000 f925 	bl	80047a8 <RCCEx_PLLSAI2_Config>
 800455e:	4603      	mov	r3, r0
 8004560:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004562:	7cfb      	ldrb	r3, [r7, #19]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004568:	7cfb      	ldrb	r3, [r7, #19]
 800456a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004578:	4b10      	ldr	r3, [pc, #64]	@ (80045bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800457a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004586:	490d      	ldr	r1, [pc, #52]	@ (80045bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00b      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800459a:	4b08      	ldr	r3, [pc, #32]	@ (80045bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800459c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045aa:	4904      	ldr	r1, [pc, #16]	@ (80045bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80045b2:	7cbb      	ldrb	r3, [r7, #18]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3718      	adds	r7, #24
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	40021000 	.word	0x40021000

080045c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045ca:	2300      	movs	r3, #0
 80045cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045ce:	4b75      	ldr	r3, [pc, #468]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d018      	beq.n	800460c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80045da:	4b72      	ldr	r3, [pc, #456]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	f003 0203 	and.w	r2, r3, #3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d10d      	bne.n	8004606 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
       ||
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d009      	beq.n	8004606 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80045f2:	4b6c      	ldr	r3, [pc, #432]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	091b      	lsrs	r3, r3, #4
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
       ||
 8004602:	429a      	cmp	r2, r3
 8004604:	d047      	beq.n	8004696 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	73fb      	strb	r3, [r7, #15]
 800460a:	e044      	b.n	8004696 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2b03      	cmp	r3, #3
 8004612:	d018      	beq.n	8004646 <RCCEx_PLLSAI1_Config+0x86>
 8004614:	2b03      	cmp	r3, #3
 8004616:	d825      	bhi.n	8004664 <RCCEx_PLLSAI1_Config+0xa4>
 8004618:	2b01      	cmp	r3, #1
 800461a:	d002      	beq.n	8004622 <RCCEx_PLLSAI1_Config+0x62>
 800461c:	2b02      	cmp	r3, #2
 800461e:	d009      	beq.n	8004634 <RCCEx_PLLSAI1_Config+0x74>
 8004620:	e020      	b.n	8004664 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004622:	4b60      	ldr	r3, [pc, #384]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d11d      	bne.n	800466a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004632:	e01a      	b.n	800466a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004634:	4b5b      	ldr	r3, [pc, #364]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800463c:	2b00      	cmp	r3, #0
 800463e:	d116      	bne.n	800466e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004644:	e013      	b.n	800466e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004646:	4b57      	ldr	r3, [pc, #348]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10f      	bne.n	8004672 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004652:	4b54      	ldr	r3, [pc, #336]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d109      	bne.n	8004672 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004662:	e006      	b.n	8004672 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	73fb      	strb	r3, [r7, #15]
      break;
 8004668:	e004      	b.n	8004674 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800466a:	bf00      	nop
 800466c:	e002      	b.n	8004674 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800466e:	bf00      	nop
 8004670:	e000      	b.n	8004674 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004672:	bf00      	nop
    }

    if(status == HAL_OK)
 8004674:	7bfb      	ldrb	r3, [r7, #15]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10d      	bne.n	8004696 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800467a:	4b4a      	ldr	r3, [pc, #296]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6819      	ldr	r1, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	3b01      	subs	r3, #1
 800468c:	011b      	lsls	r3, r3, #4
 800468e:	430b      	orrs	r3, r1
 8004690:	4944      	ldr	r1, [pc, #272]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004692:	4313      	orrs	r3, r2
 8004694:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004696:	7bfb      	ldrb	r3, [r7, #15]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d17d      	bne.n	8004798 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800469c:	4b41      	ldr	r3, [pc, #260]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a40      	ldr	r2, [pc, #256]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a8:	f7fd fedc 	bl	8002464 <HAL_GetTick>
 80046ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046ae:	e009      	b.n	80046c4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046b0:	f7fd fed8 	bl	8002464 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d902      	bls.n	80046c4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	73fb      	strb	r3, [r7, #15]
        break;
 80046c2:	e005      	b.n	80046d0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046c4:	4b37      	ldr	r3, [pc, #220]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1ef      	bne.n	80046b0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046d0:	7bfb      	ldrb	r3, [r7, #15]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d160      	bne.n	8004798 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d111      	bne.n	8004700 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046dc:	4b31      	ldr	r3, [pc, #196]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80046e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	6892      	ldr	r2, [r2, #8]
 80046ec:	0211      	lsls	r1, r2, #8
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	68d2      	ldr	r2, [r2, #12]
 80046f2:	0912      	lsrs	r2, r2, #4
 80046f4:	0452      	lsls	r2, r2, #17
 80046f6:	430a      	orrs	r2, r1
 80046f8:	492a      	ldr	r1, [pc, #168]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	610b      	str	r3, [r1, #16]
 80046fe:	e027      	b.n	8004750 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d112      	bne.n	800472c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004706:	4b27      	ldr	r3, [pc, #156]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800470e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6892      	ldr	r2, [r2, #8]
 8004716:	0211      	lsls	r1, r2, #8
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	6912      	ldr	r2, [r2, #16]
 800471c:	0852      	lsrs	r2, r2, #1
 800471e:	3a01      	subs	r2, #1
 8004720:	0552      	lsls	r2, r2, #21
 8004722:	430a      	orrs	r2, r1
 8004724:	491f      	ldr	r1, [pc, #124]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004726:	4313      	orrs	r3, r2
 8004728:	610b      	str	r3, [r1, #16]
 800472a:	e011      	b.n	8004750 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800472c:	4b1d      	ldr	r3, [pc, #116]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004734:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6892      	ldr	r2, [r2, #8]
 800473c:	0211      	lsls	r1, r2, #8
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	6952      	ldr	r2, [r2, #20]
 8004742:	0852      	lsrs	r2, r2, #1
 8004744:	3a01      	subs	r2, #1
 8004746:	0652      	lsls	r2, r2, #25
 8004748:	430a      	orrs	r2, r1
 800474a:	4916      	ldr	r1, [pc, #88]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800474c:	4313      	orrs	r3, r2
 800474e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004750:	4b14      	ldr	r3, [pc, #80]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a13      	ldr	r2, [pc, #76]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004756:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800475a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800475c:	f7fd fe82 	bl	8002464 <HAL_GetTick>
 8004760:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004762:	e009      	b.n	8004778 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004764:	f7fd fe7e 	bl	8002464 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b02      	cmp	r3, #2
 8004770:	d902      	bls.n	8004778 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	73fb      	strb	r3, [r7, #15]
          break;
 8004776:	e005      	b.n	8004784 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004778:	4b0a      	ldr	r3, [pc, #40]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0ef      	beq.n	8004764 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004784:	7bfb      	ldrb	r3, [r7, #15]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d106      	bne.n	8004798 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800478a:	4b06      	ldr	r3, [pc, #24]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800478c:	691a      	ldr	r2, [r3, #16]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	4904      	ldr	r1, [pc, #16]	@ (80047a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004794:	4313      	orrs	r3, r2
 8004796:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004798:	7bfb      	ldrb	r3, [r7, #15]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	40021000 	.word	0x40021000

080047a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047b2:	2300      	movs	r3, #0
 80047b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047b6:	4b6a      	ldr	r3, [pc, #424]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	f003 0303 	and.w	r3, r3, #3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d018      	beq.n	80047f4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80047c2:	4b67      	ldr	r3, [pc, #412]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	f003 0203 	and.w	r2, r3, #3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d10d      	bne.n	80047ee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
       ||
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d009      	beq.n	80047ee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80047da:	4b61      	ldr	r3, [pc, #388]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	091b      	lsrs	r3, r3, #4
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	1c5a      	adds	r2, r3, #1
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
       ||
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d047      	beq.n	800487e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	73fb      	strb	r3, [r7, #15]
 80047f2:	e044      	b.n	800487e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2b03      	cmp	r3, #3
 80047fa:	d018      	beq.n	800482e <RCCEx_PLLSAI2_Config+0x86>
 80047fc:	2b03      	cmp	r3, #3
 80047fe:	d825      	bhi.n	800484c <RCCEx_PLLSAI2_Config+0xa4>
 8004800:	2b01      	cmp	r3, #1
 8004802:	d002      	beq.n	800480a <RCCEx_PLLSAI2_Config+0x62>
 8004804:	2b02      	cmp	r3, #2
 8004806:	d009      	beq.n	800481c <RCCEx_PLLSAI2_Config+0x74>
 8004808:	e020      	b.n	800484c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800480a:	4b55      	ldr	r3, [pc, #340]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d11d      	bne.n	8004852 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800481a:	e01a      	b.n	8004852 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800481c:	4b50      	ldr	r3, [pc, #320]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004824:	2b00      	cmp	r3, #0
 8004826:	d116      	bne.n	8004856 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800482c:	e013      	b.n	8004856 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800482e:	4b4c      	ldr	r3, [pc, #304]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10f      	bne.n	800485a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800483a:	4b49      	ldr	r3, [pc, #292]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d109      	bne.n	800485a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800484a:	e006      	b.n	800485a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	73fb      	strb	r3, [r7, #15]
      break;
 8004850:	e004      	b.n	800485c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004852:	bf00      	nop
 8004854:	e002      	b.n	800485c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004856:	bf00      	nop
 8004858:	e000      	b.n	800485c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800485a:	bf00      	nop
    }

    if(status == HAL_OK)
 800485c:	7bfb      	ldrb	r3, [r7, #15]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10d      	bne.n	800487e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004862:	4b3f      	ldr	r3, [pc, #252]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6819      	ldr	r1, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	3b01      	subs	r3, #1
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	430b      	orrs	r3, r1
 8004878:	4939      	ldr	r1, [pc, #228]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 800487a:	4313      	orrs	r3, r2
 800487c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800487e:	7bfb      	ldrb	r3, [r7, #15]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d167      	bne.n	8004954 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004884:	4b36      	ldr	r3, [pc, #216]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a35      	ldr	r2, [pc, #212]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 800488a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800488e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004890:	f7fd fde8 	bl	8002464 <HAL_GetTick>
 8004894:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004896:	e009      	b.n	80048ac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004898:	f7fd fde4 	bl	8002464 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d902      	bls.n	80048ac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	73fb      	strb	r3, [r7, #15]
        break;
 80048aa:	e005      	b.n	80048b8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048ac:	4b2c      	ldr	r3, [pc, #176]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1ef      	bne.n	8004898 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d14a      	bne.n	8004954 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d111      	bne.n	80048e8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048c4:	4b26      	ldr	r3, [pc, #152]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6892      	ldr	r2, [r2, #8]
 80048d4:	0211      	lsls	r1, r2, #8
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	68d2      	ldr	r2, [r2, #12]
 80048da:	0912      	lsrs	r2, r2, #4
 80048dc:	0452      	lsls	r2, r2, #17
 80048de:	430a      	orrs	r2, r1
 80048e0:	491f      	ldr	r1, [pc, #124]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	614b      	str	r3, [r1, #20]
 80048e6:	e011      	b.n	800490c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80048f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6892      	ldr	r2, [r2, #8]
 80048f8:	0211      	lsls	r1, r2, #8
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	6912      	ldr	r2, [r2, #16]
 80048fe:	0852      	lsrs	r2, r2, #1
 8004900:	3a01      	subs	r2, #1
 8004902:	0652      	lsls	r2, r2, #25
 8004904:	430a      	orrs	r2, r1
 8004906:	4916      	ldr	r1, [pc, #88]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004908:	4313      	orrs	r3, r2
 800490a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800490c:	4b14      	ldr	r3, [pc, #80]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a13      	ldr	r2, [pc, #76]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004916:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004918:	f7fd fda4 	bl	8002464 <HAL_GetTick>
 800491c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800491e:	e009      	b.n	8004934 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004920:	f7fd fda0 	bl	8002464 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	d902      	bls.n	8004934 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	73fb      	strb	r3, [r7, #15]
          break;
 8004932:	e005      	b.n	8004940 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004934:	4b0a      	ldr	r3, [pc, #40]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d0ef      	beq.n	8004920 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004940:	7bfb      	ldrb	r3, [r7, #15]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004946:	4b06      	ldr	r3, [pc, #24]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004948:	695a      	ldr	r2, [r3, #20]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	4904      	ldr	r1, [pc, #16]	@ (8004960 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004950:	4313      	orrs	r3, r2
 8004952:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004954:	7bfb      	ldrb	r3, [r7, #15]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	40021000 	.word	0x40021000

08004964 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e095      	b.n	8004aa2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497a:	2b00      	cmp	r3, #0
 800497c:	d108      	bne.n	8004990 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004986:	d009      	beq.n	800499c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	61da      	str	r2, [r3, #28]
 800498e:	e005      	b.n	800499c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d106      	bne.n	80049bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f7fd fafa 	bl	8001fb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049dc:	d902      	bls.n	80049e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80049de:	2300      	movs	r3, #0
 80049e0:	60fb      	str	r3, [r7, #12]
 80049e2:	e002      	b.n	80049ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80049e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80049e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80049f2:	d007      	beq.n	8004a04 <HAL_SPI_Init+0xa0>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049fc:	d002      	beq.n	8004a04 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a14:	431a      	orrs	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	691b      	ldr	r3, [r3, #16]
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a32:	431a      	orrs	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	69db      	ldr	r3, [r3, #28]
 8004a38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a46:	ea42 0103 	orr.w	r1, r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	699b      	ldr	r3, [r3, #24]
 8004a5e:	0c1b      	lsrs	r3, r3, #16
 8004a60:	f003 0204 	and.w	r2, r3, #4
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a68:	f003 0310 	and.w	r3, r3, #16
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a72:	f003 0308 	and.w	r3, r3, #8
 8004a76:	431a      	orrs	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004a80:	ea42 0103 	orr.w	r1, r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b088      	sub	sp, #32
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	60f8      	str	r0, [r7, #12]
 8004ab2:	60b9      	str	r1, [r7, #8]
 8004ab4:	603b      	str	r3, [r7, #0]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004aba:	f7fd fcd3 	bl	8002464 <HAL_GetTick>
 8004abe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ac0:	88fb      	ldrh	r3, [r7, #6]
 8004ac2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d001      	beq.n	8004ad4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	e15c      	b.n	8004d8e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d002      	beq.n	8004ae0 <HAL_SPI_Transmit+0x36>
 8004ada:	88fb      	ldrh	r3, [r7, #6]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d101      	bne.n	8004ae4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e154      	b.n	8004d8e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d101      	bne.n	8004af2 <HAL_SPI_Transmit+0x48>
 8004aee:	2302      	movs	r3, #2
 8004af0:	e14d      	b.n	8004d8e <HAL_SPI_Transmit+0x2e4>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2203      	movs	r2, #3
 8004afe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	88fa      	ldrh	r2, [r7, #6]
 8004b12:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	88fa      	ldrh	r2, [r7, #6]
 8004b18:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b44:	d10f      	bne.n	8004b66 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b70:	2b40      	cmp	r3, #64	@ 0x40
 8004b72:	d007      	beq.n	8004b84 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b8c:	d952      	bls.n	8004c34 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d002      	beq.n	8004b9c <HAL_SPI_Transmit+0xf2>
 8004b96:	8b7b      	ldrh	r3, [r7, #26]
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d145      	bne.n	8004c28 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba0:	881a      	ldrh	r2, [r3, #0]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bac:	1c9a      	adds	r2, r3, #2
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	b29a      	uxth	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004bc0:	e032      	b.n	8004c28 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d112      	bne.n	8004bf6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd4:	881a      	ldrh	r2, [r3, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be0:	1c9a      	adds	r2, r3, #2
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	3b01      	subs	r3, #1
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bf4:	e018      	b.n	8004c28 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bf6:	f7fd fc35 	bl	8002464 <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d803      	bhi.n	8004c0e <HAL_SPI_Transmit+0x164>
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0c:	d102      	bne.n	8004c14 <HAL_SPI_Transmit+0x16a>
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d109      	bne.n	8004c28 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e0b2      	b.n	8004d8e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1c7      	bne.n	8004bc2 <HAL_SPI_Transmit+0x118>
 8004c32:	e083      	b.n	8004d3c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d002      	beq.n	8004c42 <HAL_SPI_Transmit+0x198>
 8004c3c:	8b7b      	ldrh	r3, [r7, #26]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d177      	bne.n	8004d32 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d912      	bls.n	8004c72 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c50:	881a      	ldrh	r2, [r3, #0]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5c:	1c9a      	adds	r2, r3, #2
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b02      	subs	r3, #2
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c70:	e05f      	b.n	8004d32 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	330c      	adds	r3, #12
 8004c7c:	7812      	ldrb	r2, [r2, #0]
 8004c7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c84:	1c5a      	adds	r2, r3, #1
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3b01      	subs	r3, #1
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004c98:	e04b      	b.n	8004d32 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d12b      	bne.n	8004d00 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d912      	bls.n	8004cd8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb6:	881a      	ldrh	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc2:	1c9a      	adds	r2, r3, #2
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	3b02      	subs	r3, #2
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cd6:	e02c      	b.n	8004d32 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	330c      	adds	r3, #12
 8004ce2:	7812      	ldrb	r2, [r2, #0]
 8004ce4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cea:	1c5a      	adds	r2, r3, #1
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cfe:	e018      	b.n	8004d32 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d00:	f7fd fbb0 	bl	8002464 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d803      	bhi.n	8004d18 <HAL_SPI_Transmit+0x26e>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d16:	d102      	bne.n	8004d1e <HAL_SPI_Transmit+0x274>
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d109      	bne.n	8004d32 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e02d      	b.n	8004d8e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1ae      	bne.n	8004c9a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d3c:	69fa      	ldr	r2, [r7, #28]
 8004d3e:	6839      	ldr	r1, [r7, #0]
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f000 f947 	bl	8004fd4 <SPI_EndRxTxTransaction>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d002      	beq.n	8004d52 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2220      	movs	r2, #32
 8004d50:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10a      	bne.n	8004d70 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	617b      	str	r3, [r7, #20]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	617b      	str	r3, [r7, #20]
 8004d6e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e000      	b.n	8004d8e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
  }
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
	...

08004d98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b088      	sub	sp, #32
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	603b      	str	r3, [r7, #0]
 8004da4:	4613      	mov	r3, r2
 8004da6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004da8:	f7fd fb5c 	bl	8002464 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db0:	1a9b      	subs	r3, r3, r2
 8004db2:	683a      	ldr	r2, [r7, #0]
 8004db4:	4413      	add	r3, r2
 8004db6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004db8:	f7fd fb54 	bl	8002464 <HAL_GetTick>
 8004dbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004dbe:	4b39      	ldr	r3, [pc, #228]	@ (8004ea4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	015b      	lsls	r3, r3, #5
 8004dc4:	0d1b      	lsrs	r3, r3, #20
 8004dc6:	69fa      	ldr	r2, [r7, #28]
 8004dc8:	fb02 f303 	mul.w	r3, r2, r3
 8004dcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dce:	e054      	b.n	8004e7a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd6:	d050      	beq.n	8004e7a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dd8:	f7fd fb44 	bl	8002464 <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	69fa      	ldr	r2, [r7, #28]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d902      	bls.n	8004dee <SPI_WaitFlagStateUntilTimeout+0x56>
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d13d      	bne.n	8004e6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004dfc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e06:	d111      	bne.n	8004e2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e10:	d004      	beq.n	8004e1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e1a:	d107      	bne.n	8004e2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e34:	d10f      	bne.n	8004e56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e44:	601a      	str	r2, [r3, #0]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e017      	b.n	8004e9a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d101      	bne.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	3b01      	subs	r3, #1
 8004e78:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	4013      	ands	r3, r2
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	bf0c      	ite	eq
 8004e8a:	2301      	moveq	r3, #1
 8004e8c:	2300      	movne	r3, #0
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	461a      	mov	r2, r3
 8004e92:	79fb      	ldrb	r3, [r7, #7]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d19b      	bne.n	8004dd0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3720      	adds	r7, #32
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	20000080 	.word	0x20000080

08004ea8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08a      	sub	sp, #40	@ 0x28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]
 8004eb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004eba:	f7fd fad3 	bl	8002464 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec2:	1a9b      	subs	r3, r3, r2
 8004ec4:	683a      	ldr	r2, [r7, #0]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004eca:	f7fd facb 	bl	8002464 <HAL_GetTick>
 8004ece:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	330c      	adds	r3, #12
 8004ed6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004ed8:	4b3d      	ldr	r3, [pc, #244]	@ (8004fd0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	4613      	mov	r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4413      	add	r3, r2
 8004ee2:	00da      	lsls	r2, r3, #3
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	0d1b      	lsrs	r3, r3, #20
 8004ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eea:	fb02 f303 	mul.w	r3, r2, r3
 8004eee:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004ef0:	e060      	b.n	8004fb4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004ef8:	d107      	bne.n	8004f0a <SPI_WaitFifoStateUntilTimeout+0x62>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d104      	bne.n	8004f0a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004f08:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f10:	d050      	beq.n	8004fb4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f12:	f7fd faa7 	bl	8002464 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	6a3b      	ldr	r3, [r7, #32]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d902      	bls.n	8004f28 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d13d      	bne.n	8004fa4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f36:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f40:	d111      	bne.n	8004f66 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f4a:	d004      	beq.n	8004f56 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f54:	d107      	bne.n	8004f66 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f64:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f6e:	d10f      	bne.n	8004f90 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f7e:	601a      	str	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f8e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e010      	b.n	8004fc6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d196      	bne.n	8004ef2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3728      	adds	r7, #40	@ 0x28
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	20000080 	.word	0x20000080

08004fd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b086      	sub	sp, #24
 8004fd8:	af02      	add	r7, sp, #8
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	9300      	str	r3, [sp, #0]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f7ff ff5b 	bl	8004ea8 <SPI_WaitFifoStateUntilTimeout>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d007      	beq.n	8005008 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ffc:	f043 0220 	orr.w	r2, r3, #32
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e027      	b.n	8005058 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	2200      	movs	r2, #0
 8005010:	2180      	movs	r1, #128	@ 0x80
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f7ff fec0 	bl	8004d98 <SPI_WaitFlagStateUntilTimeout>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d007      	beq.n	800502e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005022:	f043 0220 	orr.w	r2, r3, #32
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e014      	b.n	8005058 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2200      	movs	r2, #0
 8005036:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f7ff ff34 	bl	8004ea8 <SPI_WaitFifoStateUntilTimeout>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d007      	beq.n	8005056 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800504a:	f043 0220 	orr.w	r2, r3, #32
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e000      	b.n	8005058 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e040      	b.n	80050f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005076:	2b00      	cmp	r3, #0
 8005078:	d106      	bne.n	8005088 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7fc ffd6 	bl	8002034 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2224      	movs	r2, #36	@ 0x24
 800508c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 0201 	bic.w	r2, r2, #1
 800509c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d002      	beq.n	80050ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 fedc 	bl	8005e64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 fc21 	bl	80058f4 <UART_SetConfig>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d101      	bne.n	80050bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e01b      	b.n	80050f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689a      	ldr	r2, [r3, #8]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0201 	orr.w	r2, r2, #1
 80050ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 ff5b 	bl	8005fa8 <UART_CheckIdleState>
 80050f2:	4603      	mov	r3, r0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3708      	adds	r7, #8
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b08a      	sub	sp, #40	@ 0x28
 8005100:	af02      	add	r7, sp, #8
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	603b      	str	r3, [r7, #0]
 8005108:	4613      	mov	r3, r2
 800510a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005110:	2b20      	cmp	r3, #32
 8005112:	d177      	bne.n	8005204 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <HAL_UART_Transmit+0x24>
 800511a:	88fb      	ldrh	r3, [r7, #6]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e070      	b.n	8005206 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2221      	movs	r2, #33	@ 0x21
 8005130:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005132:	f7fd f997 	bl	8002464 <HAL_GetTick>
 8005136:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	88fa      	ldrh	r2, [r7, #6]
 800513c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	88fa      	ldrh	r2, [r7, #6]
 8005144:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005150:	d108      	bne.n	8005164 <HAL_UART_Transmit+0x68>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d104      	bne.n	8005164 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800515a:	2300      	movs	r3, #0
 800515c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	e003      	b.n	800516c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005168:	2300      	movs	r3, #0
 800516a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800516c:	e02f      	b.n	80051ce <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	9300      	str	r3, [sp, #0]
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	2200      	movs	r2, #0
 8005176:	2180      	movs	r1, #128	@ 0x80
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 ffbd 	bl	80060f8 <UART_WaitOnFlagUntilTimeout>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d004      	beq.n	800518e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2220      	movs	r2, #32
 8005188:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e03b      	b.n	8005206 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d10b      	bne.n	80051ac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	881a      	ldrh	r2, [r3, #0]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051a0:	b292      	uxth	r2, r2
 80051a2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	3302      	adds	r3, #2
 80051a8:	61bb      	str	r3, [r7, #24]
 80051aa:	e007      	b.n	80051bc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	781a      	ldrb	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	3301      	adds	r3, #1
 80051ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	3b01      	subs	r3, #1
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1c9      	bne.n	800516e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	9300      	str	r3, [sp, #0]
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	2200      	movs	r2, #0
 80051e2:	2140      	movs	r1, #64	@ 0x40
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 ff87 	bl	80060f8 <UART_WaitOnFlagUntilTimeout>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d004      	beq.n	80051fa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2220      	movs	r2, #32
 80051f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e005      	b.n	8005206 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2220      	movs	r2, #32
 80051fe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005200:	2300      	movs	r3, #0
 8005202:	e000      	b.n	8005206 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005204:	2302      	movs	r3, #2
  }
}
 8005206:	4618      	mov	r0, r3
 8005208:	3720      	adds	r7, #32
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
	...

08005210 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b08a      	sub	sp, #40	@ 0x28
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	4613      	mov	r3, r2
 800521c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005224:	2b20      	cmp	r3, #32
 8005226:	d137      	bne.n	8005298 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d002      	beq.n	8005234 <HAL_UART_Receive_IT+0x24>
 800522e:	88fb      	ldrh	r3, [r7, #6]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e030      	b.n	800529a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a18      	ldr	r2, [pc, #96]	@ (80052a4 <HAL_UART_Receive_IT+0x94>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d01f      	beq.n	8005288 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d018      	beq.n	8005288 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	e853 3f00 	ldrex	r3, [r3]
 8005262:	613b      	str	r3, [r7, #16]
   return(result);
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800526a:	627b      	str	r3, [r7, #36]	@ 0x24
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	461a      	mov	r2, r3
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	623b      	str	r3, [r7, #32]
 8005276:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005278:	69f9      	ldr	r1, [r7, #28]
 800527a:	6a3a      	ldr	r2, [r7, #32]
 800527c:	e841 2300 	strex	r3, r2, [r1]
 8005280:	61bb      	str	r3, [r7, #24]
   return(result);
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1e6      	bne.n	8005256 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005288:	88fb      	ldrh	r3, [r7, #6]
 800528a:	461a      	mov	r2, r3
 800528c:	68b9      	ldr	r1, [r7, #8]
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 ffa0 	bl	80061d4 <UART_Start_Receive_IT>
 8005294:	4603      	mov	r3, r0
 8005296:	e000      	b.n	800529a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005298:	2302      	movs	r3, #2
  }
}
 800529a:	4618      	mov	r0, r3
 800529c:	3728      	adds	r7, #40	@ 0x28
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	40008000 	.word	0x40008000

080052a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b0ba      	sub	sp, #232	@ 0xe8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	69db      	ldr	r3, [r3, #28]
 80052b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80052ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80052d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80052d6:	4013      	ands	r3, r2
 80052d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80052dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d115      	bne.n	8005310 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80052e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052e8:	f003 0320 	and.w	r3, r3, #32
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00f      	beq.n	8005310 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052f4:	f003 0320 	and.w	r3, r3, #32
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d009      	beq.n	8005310 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005300:	2b00      	cmp	r3, #0
 8005302:	f000 82ca 	beq.w	800589a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	4798      	blx	r3
      }
      return;
 800530e:	e2c4      	b.n	800589a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005310:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005314:	2b00      	cmp	r3, #0
 8005316:	f000 8117 	beq.w	8005548 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800531a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b00      	cmp	r3, #0
 8005324:	d106      	bne.n	8005334 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005326:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800532a:	4b85      	ldr	r3, [pc, #532]	@ (8005540 <HAL_UART_IRQHandler+0x298>)
 800532c:	4013      	ands	r3, r2
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 810a 	beq.w	8005548 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005338:	f003 0301 	and.w	r3, r3, #1
 800533c:	2b00      	cmp	r3, #0
 800533e:	d011      	beq.n	8005364 <HAL_UART_IRQHandler+0xbc>
 8005340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00b      	beq.n	8005364 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2201      	movs	r2, #1
 8005352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800535a:	f043 0201 	orr.w	r2, r3, #1
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005368:	f003 0302 	and.w	r3, r3, #2
 800536c:	2b00      	cmp	r3, #0
 800536e:	d011      	beq.n	8005394 <HAL_UART_IRQHandler+0xec>
 8005370:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00b      	beq.n	8005394 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2202      	movs	r2, #2
 8005382:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800538a:	f043 0204 	orr.w	r2, r3, #4
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005398:	f003 0304 	and.w	r3, r3, #4
 800539c:	2b00      	cmp	r3, #0
 800539e:	d011      	beq.n	80053c4 <HAL_UART_IRQHandler+0x11c>
 80053a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053a4:	f003 0301 	and.w	r3, r3, #1
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00b      	beq.n	80053c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2204      	movs	r2, #4
 80053b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053ba:	f043 0202 	orr.w	r2, r3, #2
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80053c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053c8:	f003 0308 	and.w	r3, r3, #8
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d017      	beq.n	8005400 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d4:	f003 0320 	and.w	r3, r3, #32
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d105      	bne.n	80053e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80053dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00b      	beq.n	8005400 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2208      	movs	r2, #8
 80053ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053f6:	f043 0208 	orr.w	r2, r3, #8
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005404:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005408:	2b00      	cmp	r3, #0
 800540a:	d012      	beq.n	8005432 <HAL_UART_IRQHandler+0x18a>
 800540c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005410:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00c      	beq.n	8005432 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005420:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005428:	f043 0220 	orr.w	r2, r3, #32
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005438:	2b00      	cmp	r3, #0
 800543a:	f000 8230 	beq.w	800589e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800543e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005442:	f003 0320 	and.w	r3, r3, #32
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00d      	beq.n	8005466 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800544a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800544e:	f003 0320 	and.w	r3, r3, #32
 8005452:	2b00      	cmp	r3, #0
 8005454:	d007      	beq.n	8005466 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800545a:	2b00      	cmp	r3, #0
 800545c:	d003      	beq.n	8005466 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800546c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800547a:	2b40      	cmp	r3, #64	@ 0x40
 800547c:	d005      	beq.n	800548a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800547e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005482:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005486:	2b00      	cmp	r3, #0
 8005488:	d04f      	beq.n	800552a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 ff68 	bl	8006360 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549a:	2b40      	cmp	r3, #64	@ 0x40
 800549c:	d141      	bne.n	8005522 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	3308      	adds	r3, #8
 80054a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054ac:	e853 3f00 	ldrex	r3, [r3]
 80054b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80054b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	3308      	adds	r3, #8
 80054c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80054ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80054ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80054d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80054e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1d9      	bne.n	800549e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d013      	beq.n	800551a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054f6:	4a13      	ldr	r2, [pc, #76]	@ (8005544 <HAL_UART_IRQHandler+0x29c>)
 80054f8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054fe:	4618      	mov	r0, r3
 8005500:	f7fd f92f 	bl	8002762 <HAL_DMA_Abort_IT>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d017      	beq.n	800553a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800550e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005514:	4610      	mov	r0, r2
 8005516:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005518:	e00f      	b.n	800553a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 f9d4 	bl	80058c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005520:	e00b      	b.n	800553a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f9d0 	bl	80058c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005528:	e007      	b.n	800553a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f9cc 	bl	80058c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005538:	e1b1      	b.n	800589e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800553a:	bf00      	nop
    return;
 800553c:	e1af      	b.n	800589e <HAL_UART_IRQHandler+0x5f6>
 800553e:	bf00      	nop
 8005540:	04000120 	.word	0x04000120
 8005544:	08006429 	.word	0x08006429

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800554c:	2b01      	cmp	r3, #1
 800554e:	f040 816a 	bne.w	8005826 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005556:	f003 0310 	and.w	r3, r3, #16
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 8163 	beq.w	8005826 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005564:	f003 0310 	and.w	r3, r3, #16
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 815c 	beq.w	8005826 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2210      	movs	r2, #16
 8005574:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005580:	2b40      	cmp	r3, #64	@ 0x40
 8005582:	f040 80d4 	bne.w	800572e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005592:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005596:	2b00      	cmp	r3, #0
 8005598:	f000 80ad 	beq.w	80056f6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80055a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055a6:	429a      	cmp	r2, r3
 80055a8:	f080 80a5 	bcs.w	80056f6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0320 	and.w	r3, r3, #32
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f040 8086 	bne.w	80056d4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80055d4:	e853 3f00 	ldrex	r3, [r3]
 80055d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80055dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	461a      	mov	r2, r3
 80055ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80055f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80055f6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800560a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1da      	bne.n	80055c8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3308      	adds	r3, #8
 8005618:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800561c:	e853 3f00 	ldrex	r3, [r3]
 8005620:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005622:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005624:	f023 0301 	bic.w	r3, r3, #1
 8005628:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3308      	adds	r3, #8
 8005632:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005636:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800563a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800563e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005642:	e841 2300 	strex	r3, r2, [r1]
 8005646:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005648:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1e1      	bne.n	8005612 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	3308      	adds	r3, #8
 8005654:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005656:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005658:	e853 3f00 	ldrex	r3, [r3]
 800565c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800565e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005660:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005664:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3308      	adds	r3, #8
 800566e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005672:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005674:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005676:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005678:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800567a:	e841 2300 	strex	r3, r2, [r1]
 800567e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1e3      	bne.n	800564e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2220      	movs	r2, #32
 800568a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800569c:	e853 3f00 	ldrex	r3, [r3]
 80056a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80056a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056a4:	f023 0310 	bic.w	r3, r3, #16
 80056a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	461a      	mov	r2, r3
 80056b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056be:	e841 2300 	strex	r3, r2, [r1]
 80056c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1e4      	bne.n	8005694 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7fd f809 	bl	80026e6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	4619      	mov	r1, r3
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 f8f4 	bl	80058dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80056f4:	e0d5      	b.n	80058a2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005700:	429a      	cmp	r2, r3
 8005702:	f040 80ce 	bne.w	80058a2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0320 	and.w	r3, r3, #32
 8005712:	2b20      	cmp	r3, #32
 8005714:	f040 80c5 	bne.w	80058a2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2202      	movs	r2, #2
 800571c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005724:	4619      	mov	r1, r3
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f8d8 	bl	80058dc <HAL_UARTEx_RxEventCallback>
      return;
 800572c:	e0b9      	b.n	80058a2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800573a:	b29b      	uxth	r3, r3
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005748:	b29b      	uxth	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	f000 80ab 	beq.w	80058a6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005750:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005754:	2b00      	cmp	r3, #0
 8005756:	f000 80a6 	beq.w	80058a6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005762:	e853 3f00 	ldrex	r3, [r3]
 8005766:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800576a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800576e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800577c:	647b      	str	r3, [r7, #68]	@ 0x44
 800577e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005780:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005782:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005784:	e841 2300 	strex	r3, r2, [r1]
 8005788:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800578a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1e4      	bne.n	800575a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	3308      	adds	r3, #8
 8005796:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579a:	e853 3f00 	ldrex	r3, [r3]
 800579e:	623b      	str	r3, [r7, #32]
   return(result);
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	f023 0301 	bic.w	r3, r3, #1
 80057a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	3308      	adds	r3, #8
 80057b0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80057b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057bc:	e841 2300 	strex	r3, r2, [r1]
 80057c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e3      	bne.n	8005790 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2220      	movs	r2, #32
 80057cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	e853 3f00 	ldrex	r3, [r3]
 80057e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f023 0310 	bic.w	r3, r3, #16
 80057f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	461a      	mov	r2, r3
 80057fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80057fe:	61fb      	str	r3, [r7, #28]
 8005800:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005802:	69b9      	ldr	r1, [r7, #24]
 8005804:	69fa      	ldr	r2, [r7, #28]
 8005806:	e841 2300 	strex	r3, r2, [r1]
 800580a:	617b      	str	r3, [r7, #20]
   return(result);
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e4      	bne.n	80057dc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2202      	movs	r2, #2
 8005816:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005818:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800581c:	4619      	mov	r1, r3
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f85c 	bl	80058dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005824:	e03f      	b.n	80058a6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800582a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00e      	beq.n	8005850 <HAL_UART_IRQHandler+0x5a8>
 8005832:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005836:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d008      	beq.n	8005850 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005846:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 ffe9 	bl	8006820 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800584e:	e02d      	b.n	80058ac <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00e      	beq.n	800587a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800585c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005864:	2b00      	cmp	r3, #0
 8005866:	d008      	beq.n	800587a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800586c:	2b00      	cmp	r3, #0
 800586e:	d01c      	beq.n	80058aa <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	4798      	blx	r3
    }
    return;
 8005878:	e017      	b.n	80058aa <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800587a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800587e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005882:	2b00      	cmp	r3, #0
 8005884:	d012      	beq.n	80058ac <HAL_UART_IRQHandler+0x604>
 8005886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800588a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00c      	beq.n	80058ac <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 fdde 	bl	8006454 <UART_EndTransmit_IT>
    return;
 8005898:	e008      	b.n	80058ac <HAL_UART_IRQHandler+0x604>
      return;
 800589a:	bf00      	nop
 800589c:	e006      	b.n	80058ac <HAL_UART_IRQHandler+0x604>
    return;
 800589e:	bf00      	nop
 80058a0:	e004      	b.n	80058ac <HAL_UART_IRQHandler+0x604>
      return;
 80058a2:	bf00      	nop
 80058a4:	e002      	b.n	80058ac <HAL_UART_IRQHandler+0x604>
      return;
 80058a6:	bf00      	nop
 80058a8:	e000      	b.n	80058ac <HAL_UART_IRQHandler+0x604>
    return;
 80058aa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80058ac:	37e8      	adds	r7, #232	@ 0xe8
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop

080058b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80058bc:	bf00      	nop
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058f8:	b08a      	sub	sp, #40	@ 0x28
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058fe:	2300      	movs	r3, #0
 8005900:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	431a      	orrs	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	431a      	orrs	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	4313      	orrs	r3, r2
 800591a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	4ba4      	ldr	r3, [pc, #656]	@ (8005bb4 <UART_SetConfig+0x2c0>)
 8005924:	4013      	ands	r3, r2
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	6812      	ldr	r2, [r2, #0]
 800592a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800592c:	430b      	orrs	r3, r1
 800592e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a99      	ldr	r2, [pc, #612]	@ (8005bb8 <UART_SetConfig+0x2c4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d004      	beq.n	8005960 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800595c:	4313      	orrs	r3, r2
 800595e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005970:	430a      	orrs	r2, r1
 8005972:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a90      	ldr	r2, [pc, #576]	@ (8005bbc <UART_SetConfig+0x2c8>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d126      	bne.n	80059cc <UART_SetConfig+0xd8>
 800597e:	4b90      	ldr	r3, [pc, #576]	@ (8005bc0 <UART_SetConfig+0x2cc>)
 8005980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005984:	f003 0303 	and.w	r3, r3, #3
 8005988:	2b03      	cmp	r3, #3
 800598a:	d81b      	bhi.n	80059c4 <UART_SetConfig+0xd0>
 800598c:	a201      	add	r2, pc, #4	@ (adr r2, 8005994 <UART_SetConfig+0xa0>)
 800598e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005992:	bf00      	nop
 8005994:	080059a5 	.word	0x080059a5
 8005998:	080059b5 	.word	0x080059b5
 800599c:	080059ad 	.word	0x080059ad
 80059a0:	080059bd 	.word	0x080059bd
 80059a4:	2301      	movs	r3, #1
 80059a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059aa:	e116      	b.n	8005bda <UART_SetConfig+0x2e6>
 80059ac:	2302      	movs	r3, #2
 80059ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059b2:	e112      	b.n	8005bda <UART_SetConfig+0x2e6>
 80059b4:	2304      	movs	r3, #4
 80059b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ba:	e10e      	b.n	8005bda <UART_SetConfig+0x2e6>
 80059bc:	2308      	movs	r3, #8
 80059be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059c2:	e10a      	b.n	8005bda <UART_SetConfig+0x2e6>
 80059c4:	2310      	movs	r3, #16
 80059c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ca:	e106      	b.n	8005bda <UART_SetConfig+0x2e6>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a7c      	ldr	r2, [pc, #496]	@ (8005bc4 <UART_SetConfig+0x2d0>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d138      	bne.n	8005a48 <UART_SetConfig+0x154>
 80059d6:	4b7a      	ldr	r3, [pc, #488]	@ (8005bc0 <UART_SetConfig+0x2cc>)
 80059d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059dc:	f003 030c 	and.w	r3, r3, #12
 80059e0:	2b0c      	cmp	r3, #12
 80059e2:	d82d      	bhi.n	8005a40 <UART_SetConfig+0x14c>
 80059e4:	a201      	add	r2, pc, #4	@ (adr r2, 80059ec <UART_SetConfig+0xf8>)
 80059e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ea:	bf00      	nop
 80059ec:	08005a21 	.word	0x08005a21
 80059f0:	08005a41 	.word	0x08005a41
 80059f4:	08005a41 	.word	0x08005a41
 80059f8:	08005a41 	.word	0x08005a41
 80059fc:	08005a31 	.word	0x08005a31
 8005a00:	08005a41 	.word	0x08005a41
 8005a04:	08005a41 	.word	0x08005a41
 8005a08:	08005a41 	.word	0x08005a41
 8005a0c:	08005a29 	.word	0x08005a29
 8005a10:	08005a41 	.word	0x08005a41
 8005a14:	08005a41 	.word	0x08005a41
 8005a18:	08005a41 	.word	0x08005a41
 8005a1c:	08005a39 	.word	0x08005a39
 8005a20:	2300      	movs	r3, #0
 8005a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a26:	e0d8      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a28:	2302      	movs	r3, #2
 8005a2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a2e:	e0d4      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a30:	2304      	movs	r3, #4
 8005a32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a36:	e0d0      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a38:	2308      	movs	r3, #8
 8005a3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a3e:	e0cc      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a40:	2310      	movs	r3, #16
 8005a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a46:	e0c8      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a5e      	ldr	r2, [pc, #376]	@ (8005bc8 <UART_SetConfig+0x2d4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d125      	bne.n	8005a9e <UART_SetConfig+0x1aa>
 8005a52:	4b5b      	ldr	r3, [pc, #364]	@ (8005bc0 <UART_SetConfig+0x2cc>)
 8005a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a58:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005a5c:	2b30      	cmp	r3, #48	@ 0x30
 8005a5e:	d016      	beq.n	8005a8e <UART_SetConfig+0x19a>
 8005a60:	2b30      	cmp	r3, #48	@ 0x30
 8005a62:	d818      	bhi.n	8005a96 <UART_SetConfig+0x1a2>
 8005a64:	2b20      	cmp	r3, #32
 8005a66:	d00a      	beq.n	8005a7e <UART_SetConfig+0x18a>
 8005a68:	2b20      	cmp	r3, #32
 8005a6a:	d814      	bhi.n	8005a96 <UART_SetConfig+0x1a2>
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d002      	beq.n	8005a76 <UART_SetConfig+0x182>
 8005a70:	2b10      	cmp	r3, #16
 8005a72:	d008      	beq.n	8005a86 <UART_SetConfig+0x192>
 8005a74:	e00f      	b.n	8005a96 <UART_SetConfig+0x1a2>
 8005a76:	2300      	movs	r3, #0
 8005a78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a7c:	e0ad      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a7e:	2302      	movs	r3, #2
 8005a80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a84:	e0a9      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a86:	2304      	movs	r3, #4
 8005a88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a8c:	e0a5      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a8e:	2308      	movs	r3, #8
 8005a90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a94:	e0a1      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a96:	2310      	movs	r3, #16
 8005a98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a9c:	e09d      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a4a      	ldr	r2, [pc, #296]	@ (8005bcc <UART_SetConfig+0x2d8>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d125      	bne.n	8005af4 <UART_SetConfig+0x200>
 8005aa8:	4b45      	ldr	r3, [pc, #276]	@ (8005bc0 <UART_SetConfig+0x2cc>)
 8005aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ab2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ab4:	d016      	beq.n	8005ae4 <UART_SetConfig+0x1f0>
 8005ab6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ab8:	d818      	bhi.n	8005aec <UART_SetConfig+0x1f8>
 8005aba:	2b80      	cmp	r3, #128	@ 0x80
 8005abc:	d00a      	beq.n	8005ad4 <UART_SetConfig+0x1e0>
 8005abe:	2b80      	cmp	r3, #128	@ 0x80
 8005ac0:	d814      	bhi.n	8005aec <UART_SetConfig+0x1f8>
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d002      	beq.n	8005acc <UART_SetConfig+0x1d8>
 8005ac6:	2b40      	cmp	r3, #64	@ 0x40
 8005ac8:	d008      	beq.n	8005adc <UART_SetConfig+0x1e8>
 8005aca:	e00f      	b.n	8005aec <UART_SetConfig+0x1f8>
 8005acc:	2300      	movs	r3, #0
 8005ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ad2:	e082      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ada:	e07e      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005adc:	2304      	movs	r3, #4
 8005ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ae2:	e07a      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005ae4:	2308      	movs	r3, #8
 8005ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aea:	e076      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005aec:	2310      	movs	r3, #16
 8005aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005af2:	e072      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a35      	ldr	r2, [pc, #212]	@ (8005bd0 <UART_SetConfig+0x2dc>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d12a      	bne.n	8005b54 <UART_SetConfig+0x260>
 8005afe:	4b30      	ldr	r3, [pc, #192]	@ (8005bc0 <UART_SetConfig+0x2cc>)
 8005b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b0c:	d01a      	beq.n	8005b44 <UART_SetConfig+0x250>
 8005b0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b12:	d81b      	bhi.n	8005b4c <UART_SetConfig+0x258>
 8005b14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b18:	d00c      	beq.n	8005b34 <UART_SetConfig+0x240>
 8005b1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b1e:	d815      	bhi.n	8005b4c <UART_SetConfig+0x258>
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <UART_SetConfig+0x238>
 8005b24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b28:	d008      	beq.n	8005b3c <UART_SetConfig+0x248>
 8005b2a:	e00f      	b.n	8005b4c <UART_SetConfig+0x258>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b32:	e052      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005b34:	2302      	movs	r3, #2
 8005b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b3a:	e04e      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005b3c:	2304      	movs	r3, #4
 8005b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b42:	e04a      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005b44:	2308      	movs	r3, #8
 8005b46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b4a:	e046      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005b4c:	2310      	movs	r3, #16
 8005b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b52:	e042      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a17      	ldr	r2, [pc, #92]	@ (8005bb8 <UART_SetConfig+0x2c4>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d13a      	bne.n	8005bd4 <UART_SetConfig+0x2e0>
 8005b5e:	4b18      	ldr	r3, [pc, #96]	@ (8005bc0 <UART_SetConfig+0x2cc>)
 8005b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005b68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b6c:	d01a      	beq.n	8005ba4 <UART_SetConfig+0x2b0>
 8005b6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b72:	d81b      	bhi.n	8005bac <UART_SetConfig+0x2b8>
 8005b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b78:	d00c      	beq.n	8005b94 <UART_SetConfig+0x2a0>
 8005b7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b7e:	d815      	bhi.n	8005bac <UART_SetConfig+0x2b8>
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d003      	beq.n	8005b8c <UART_SetConfig+0x298>
 8005b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b88:	d008      	beq.n	8005b9c <UART_SetConfig+0x2a8>
 8005b8a:	e00f      	b.n	8005bac <UART_SetConfig+0x2b8>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b92:	e022      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005b94:	2302      	movs	r3, #2
 8005b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b9a:	e01e      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005b9c:	2304      	movs	r3, #4
 8005b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ba2:	e01a      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005ba4:	2308      	movs	r3, #8
 8005ba6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005baa:	e016      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005bac:	2310      	movs	r3, #16
 8005bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bb2:	e012      	b.n	8005bda <UART_SetConfig+0x2e6>
 8005bb4:	efff69f3 	.word	0xefff69f3
 8005bb8:	40008000 	.word	0x40008000
 8005bbc:	40013800 	.word	0x40013800
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	40004400 	.word	0x40004400
 8005bc8:	40004800 	.word	0x40004800
 8005bcc:	40004c00 	.word	0x40004c00
 8005bd0:	40005000 	.word	0x40005000
 8005bd4:	2310      	movs	r3, #16
 8005bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a9f      	ldr	r2, [pc, #636]	@ (8005e5c <UART_SetConfig+0x568>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d17a      	bne.n	8005cda <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005be4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005be8:	2b08      	cmp	r3, #8
 8005bea:	d824      	bhi.n	8005c36 <UART_SetConfig+0x342>
 8005bec:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf4 <UART_SetConfig+0x300>)
 8005bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf2:	bf00      	nop
 8005bf4:	08005c19 	.word	0x08005c19
 8005bf8:	08005c37 	.word	0x08005c37
 8005bfc:	08005c21 	.word	0x08005c21
 8005c00:	08005c37 	.word	0x08005c37
 8005c04:	08005c27 	.word	0x08005c27
 8005c08:	08005c37 	.word	0x08005c37
 8005c0c:	08005c37 	.word	0x08005c37
 8005c10:	08005c37 	.word	0x08005c37
 8005c14:	08005c2f 	.word	0x08005c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c18:	f7fe f95c 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8005c1c:	61f8      	str	r0, [r7, #28]
        break;
 8005c1e:	e010      	b.n	8005c42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c20:	4b8f      	ldr	r3, [pc, #572]	@ (8005e60 <UART_SetConfig+0x56c>)
 8005c22:	61fb      	str	r3, [r7, #28]
        break;
 8005c24:	e00d      	b.n	8005c42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c26:	f7fe f8bd 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
 8005c2a:	61f8      	str	r0, [r7, #28]
        break;
 8005c2c:	e009      	b.n	8005c42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c32:	61fb      	str	r3, [r7, #28]
        break;
 8005c34:	e005      	b.n	8005c42 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005c36:	2300      	movs	r3, #0
 8005c38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c40:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f000 80fb 	beq.w	8005e40 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	4413      	add	r3, r2
 8005c54:	69fa      	ldr	r2, [r7, #28]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d305      	bcc.n	8005c66 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d903      	bls.n	8005c6e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c6c:	e0e8      	b.n	8005e40 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	2200      	movs	r2, #0
 8005c72:	461c      	mov	r4, r3
 8005c74:	4615      	mov	r5, r2
 8005c76:	f04f 0200 	mov.w	r2, #0
 8005c7a:	f04f 0300 	mov.w	r3, #0
 8005c7e:	022b      	lsls	r3, r5, #8
 8005c80:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005c84:	0222      	lsls	r2, r4, #8
 8005c86:	68f9      	ldr	r1, [r7, #12]
 8005c88:	6849      	ldr	r1, [r1, #4]
 8005c8a:	0849      	lsrs	r1, r1, #1
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	4688      	mov	r8, r1
 8005c90:	4681      	mov	r9, r0
 8005c92:	eb12 0a08 	adds.w	sl, r2, r8
 8005c96:	eb43 0b09 	adc.w	fp, r3, r9
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	603b      	str	r3, [r7, #0]
 8005ca2:	607a      	str	r2, [r7, #4]
 8005ca4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ca8:	4650      	mov	r0, sl
 8005caa:	4659      	mov	r1, fp
 8005cac:	f7fa faf8 	bl	80002a0 <__aeabi_uldivmod>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cbe:	d308      	bcc.n	8005cd2 <UART_SetConfig+0x3de>
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cc6:	d204      	bcs.n	8005cd2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	69ba      	ldr	r2, [r7, #24]
 8005cce:	60da      	str	r2, [r3, #12]
 8005cd0:	e0b6      	b.n	8005e40 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005cd8:	e0b2      	b.n	8005e40 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	69db      	ldr	r3, [r3, #28]
 8005cde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ce2:	d15e      	bne.n	8005da2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ce4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ce8:	2b08      	cmp	r3, #8
 8005cea:	d828      	bhi.n	8005d3e <UART_SetConfig+0x44a>
 8005cec:	a201      	add	r2, pc, #4	@ (adr r2, 8005cf4 <UART_SetConfig+0x400>)
 8005cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf2:	bf00      	nop
 8005cf4:	08005d19 	.word	0x08005d19
 8005cf8:	08005d21 	.word	0x08005d21
 8005cfc:	08005d29 	.word	0x08005d29
 8005d00:	08005d3f 	.word	0x08005d3f
 8005d04:	08005d2f 	.word	0x08005d2f
 8005d08:	08005d3f 	.word	0x08005d3f
 8005d0c:	08005d3f 	.word	0x08005d3f
 8005d10:	08005d3f 	.word	0x08005d3f
 8005d14:	08005d37 	.word	0x08005d37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d18:	f7fe f8dc 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8005d1c:	61f8      	str	r0, [r7, #28]
        break;
 8005d1e:	e014      	b.n	8005d4a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d20:	f7fe f8ee 	bl	8003f00 <HAL_RCC_GetPCLK2Freq>
 8005d24:	61f8      	str	r0, [r7, #28]
        break;
 8005d26:	e010      	b.n	8005d4a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d28:	4b4d      	ldr	r3, [pc, #308]	@ (8005e60 <UART_SetConfig+0x56c>)
 8005d2a:	61fb      	str	r3, [r7, #28]
        break;
 8005d2c:	e00d      	b.n	8005d4a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d2e:	f7fe f839 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
 8005d32:	61f8      	str	r0, [r7, #28]
        break;
 8005d34:	e009      	b.n	8005d4a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d3a:	61fb      	str	r3, [r7, #28]
        break;
 8005d3c:	e005      	b.n	8005d4a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d077      	beq.n	8005e40 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	005a      	lsls	r2, r3, #1
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	085b      	lsrs	r3, r3, #1
 8005d5a:	441a      	add	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d64:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	2b0f      	cmp	r3, #15
 8005d6a:	d916      	bls.n	8005d9a <UART_SetConfig+0x4a6>
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d72:	d212      	bcs.n	8005d9a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	f023 030f 	bic.w	r3, r3, #15
 8005d7c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	085b      	lsrs	r3, r3, #1
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	8afb      	ldrh	r3, [r7, #22]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	8afa      	ldrh	r2, [r7, #22]
 8005d96:	60da      	str	r2, [r3, #12]
 8005d98:	e052      	b.n	8005e40 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005da0:	e04e      	b.n	8005e40 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005da2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005da6:	2b08      	cmp	r3, #8
 8005da8:	d827      	bhi.n	8005dfa <UART_SetConfig+0x506>
 8005daa:	a201      	add	r2, pc, #4	@ (adr r2, 8005db0 <UART_SetConfig+0x4bc>)
 8005dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db0:	08005dd5 	.word	0x08005dd5
 8005db4:	08005ddd 	.word	0x08005ddd
 8005db8:	08005de5 	.word	0x08005de5
 8005dbc:	08005dfb 	.word	0x08005dfb
 8005dc0:	08005deb 	.word	0x08005deb
 8005dc4:	08005dfb 	.word	0x08005dfb
 8005dc8:	08005dfb 	.word	0x08005dfb
 8005dcc:	08005dfb 	.word	0x08005dfb
 8005dd0:	08005df3 	.word	0x08005df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dd4:	f7fe f87e 	bl	8003ed4 <HAL_RCC_GetPCLK1Freq>
 8005dd8:	61f8      	str	r0, [r7, #28]
        break;
 8005dda:	e014      	b.n	8005e06 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ddc:	f7fe f890 	bl	8003f00 <HAL_RCC_GetPCLK2Freq>
 8005de0:	61f8      	str	r0, [r7, #28]
        break;
 8005de2:	e010      	b.n	8005e06 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005de4:	4b1e      	ldr	r3, [pc, #120]	@ (8005e60 <UART_SetConfig+0x56c>)
 8005de6:	61fb      	str	r3, [r7, #28]
        break;
 8005de8:	e00d      	b.n	8005e06 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dea:	f7fd ffdb 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
 8005dee:	61f8      	str	r0, [r7, #28]
        break;
 8005df0:	e009      	b.n	8005e06 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005df2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005df6:	61fb      	str	r3, [r7, #28]
        break;
 8005df8:	e005      	b.n	8005e06 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e04:	bf00      	nop
    }

    if (pclk != 0U)
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d019      	beq.n	8005e40 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	085a      	lsrs	r2, r3, #1
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	441a      	add	r2, r3
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e1e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	2b0f      	cmp	r3, #15
 8005e24:	d909      	bls.n	8005e3a <UART_SetConfig+0x546>
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e2c:	d205      	bcs.n	8005e3a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	60da      	str	r2, [r3, #12]
 8005e38:	e002      	b.n	8005e40 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005e4c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3728      	adds	r7, #40	@ 0x28
 8005e54:	46bd      	mov	sp, r7
 8005e56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e5a:	bf00      	nop
 8005e5c:	40008000 	.word	0x40008000
 8005e60:	00f42400 	.word	0x00f42400

08005e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e70:	f003 0308 	and.w	r3, r3, #8
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00a      	beq.n	8005e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00a      	beq.n	8005ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed6:	f003 0304 	and.w	r3, r3, #4
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00a      	beq.n	8005ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	f003 0310 	and.w	r3, r3, #16
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00a      	beq.n	8005f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	430a      	orrs	r2, r1
 8005f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f1a:	f003 0320 	and.w	r3, r3, #32
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00a      	beq.n	8005f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	430a      	orrs	r2, r1
 8005f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d01a      	beq.n	8005f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	430a      	orrs	r2, r1
 8005f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f62:	d10a      	bne.n	8005f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	430a      	orrs	r2, r1
 8005f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00a      	beq.n	8005f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	605a      	str	r2, [r3, #4]
  }
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b098      	sub	sp, #96	@ 0x60
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fb8:	f7fc fa54 	bl	8002464 <HAL_GetTick>
 8005fbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
 8005fc8:	2b08      	cmp	r3, #8
 8005fca:	d12e      	bne.n	800602a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005fd0:	9300      	str	r3, [sp, #0]
 8005fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 f88c 	bl	80060f8 <UART_WaitOnFlagUntilTimeout>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d021      	beq.n	800602a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fee:	e853 3f00 	ldrex	r3, [r3]
 8005ff2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	461a      	mov	r2, r3
 8006002:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006004:	647b      	str	r3, [r7, #68]	@ 0x44
 8006006:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006008:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800600a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800600c:	e841 2300 	strex	r3, r2, [r1]
 8006010:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1e6      	bne.n	8005fe6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2220      	movs	r2, #32
 800601c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	e062      	b.n	80060f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0304 	and.w	r3, r3, #4
 8006034:	2b04      	cmp	r3, #4
 8006036:	d149      	bne.n	80060cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006038:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800603c:	9300      	str	r3, [sp, #0]
 800603e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006040:	2200      	movs	r2, #0
 8006042:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 f856 	bl	80060f8 <UART_WaitOnFlagUntilTimeout>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d03c      	beq.n	80060cc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605a:	e853 3f00 	ldrex	r3, [r3]
 800605e:	623b      	str	r3, [r7, #32]
   return(result);
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	461a      	mov	r2, r3
 800606e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006070:	633b      	str	r3, [r7, #48]	@ 0x30
 8006072:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006074:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006078:	e841 2300 	strex	r3, r2, [r1]
 800607c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800607e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1e6      	bne.n	8006052 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	3308      	adds	r3, #8
 800608a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	e853 3f00 	ldrex	r3, [r3]
 8006092:	60fb      	str	r3, [r7, #12]
   return(result);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f023 0301 	bic.w	r3, r3, #1
 800609a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	3308      	adds	r3, #8
 80060a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060a4:	61fa      	str	r2, [r7, #28]
 80060a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a8:	69b9      	ldr	r1, [r7, #24]
 80060aa:	69fa      	ldr	r2, [r7, #28]
 80060ac:	e841 2300 	strex	r3, r2, [r1]
 80060b0:	617b      	str	r3, [r7, #20]
   return(result);
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d1e5      	bne.n	8006084 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2220      	movs	r2, #32
 80060bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	e011      	b.n	80060f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2220      	movs	r2, #32
 80060d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2220      	movs	r2, #32
 80060d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3758      	adds	r7, #88	@ 0x58
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	603b      	str	r3, [r7, #0]
 8006104:	4613      	mov	r3, r2
 8006106:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006108:	e04f      	b.n	80061aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006110:	d04b      	beq.n	80061aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006112:	f7fc f9a7 	bl	8002464 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	69ba      	ldr	r2, [r7, #24]
 800611e:	429a      	cmp	r2, r3
 8006120:	d302      	bcc.n	8006128 <UART_WaitOnFlagUntilTimeout+0x30>
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d101      	bne.n	800612c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e04e      	b.n	80061ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0304 	and.w	r3, r3, #4
 8006136:	2b00      	cmp	r3, #0
 8006138:	d037      	beq.n	80061aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	2b80      	cmp	r3, #128	@ 0x80
 800613e:	d034      	beq.n	80061aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	2b40      	cmp	r3, #64	@ 0x40
 8006144:	d031      	beq.n	80061aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	f003 0308 	and.w	r3, r3, #8
 8006150:	2b08      	cmp	r3, #8
 8006152:	d110      	bne.n	8006176 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2208      	movs	r2, #8
 800615a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f8ff 	bl	8006360 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2208      	movs	r2, #8
 8006166:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e029      	b.n	80061ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	69db      	ldr	r3, [r3, #28]
 800617c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006180:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006184:	d111      	bne.n	80061aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800618e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f000 f8e5 	bl	8006360 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2220      	movs	r2, #32
 800619a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e00f      	b.n	80061ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	69da      	ldr	r2, [r3, #28]
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	4013      	ands	r3, r2
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	bf0c      	ite	eq
 80061ba:	2301      	moveq	r3, #1
 80061bc:	2300      	movne	r3, #0
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	461a      	mov	r2, r3
 80061c2:	79fb      	ldrb	r3, [r7, #7]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d0a0      	beq.n	800610a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
	...

080061d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b097      	sub	sp, #92	@ 0x5c
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	4613      	mov	r3, r2
 80061e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	88fa      	ldrh	r2, [r7, #6]
 80061ec:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	88fa      	ldrh	r2, [r7, #6]
 80061f4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006206:	d10e      	bne.n	8006226 <UART_Start_Receive_IT+0x52>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d105      	bne.n	800621c <UART_Start_Receive_IT+0x48>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006216:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800621a:	e02d      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	22ff      	movs	r2, #255	@ 0xff
 8006220:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006224:	e028      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10d      	bne.n	800624a <UART_Start_Receive_IT+0x76>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d104      	bne.n	8006240 <UART_Start_Receive_IT+0x6c>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	22ff      	movs	r2, #255	@ 0xff
 800623a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800623e:	e01b      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	227f      	movs	r2, #127	@ 0x7f
 8006244:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006248:	e016      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006252:	d10d      	bne.n	8006270 <UART_Start_Receive_IT+0x9c>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d104      	bne.n	8006266 <UART_Start_Receive_IT+0x92>
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	227f      	movs	r2, #127	@ 0x7f
 8006260:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006264:	e008      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	223f      	movs	r2, #63	@ 0x3f
 800626a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800626e:	e003      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2222      	movs	r2, #34	@ 0x22
 8006284:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	3308      	adds	r3, #8
 800628e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006292:	e853 3f00 	ldrex	r3, [r3]
 8006296:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800629a:	f043 0301 	orr.w	r3, r3, #1
 800629e:	657b      	str	r3, [r7, #84]	@ 0x54
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	3308      	adds	r3, #8
 80062a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80062a8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80062aa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80062ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062b0:	e841 2300 	strex	r3, r2, [r1]
 80062b4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80062b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1e5      	bne.n	8006288 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062c4:	d107      	bne.n	80062d6 <UART_Start_Receive_IT+0x102>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d103      	bne.n	80062d6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	4a21      	ldr	r2, [pc, #132]	@ (8006358 <UART_Start_Receive_IT+0x184>)
 80062d2:	669a      	str	r2, [r3, #104]	@ 0x68
 80062d4:	e002      	b.n	80062dc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	4a20      	ldr	r2, [pc, #128]	@ (800635c <UART_Start_Receive_IT+0x188>)
 80062da:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d019      	beq.n	8006318 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ec:	e853 3f00 	ldrex	r3, [r3]
 80062f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80062f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	461a      	mov	r2, r3
 8006300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006302:	637b      	str	r3, [r7, #52]	@ 0x34
 8006304:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006308:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800630a:	e841 2300 	strex	r3, r2, [r1]
 800630e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1e6      	bne.n	80062e4 <UART_Start_Receive_IT+0x110>
 8006316:	e018      	b.n	800634a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	e853 3f00 	ldrex	r3, [r3]
 8006324:	613b      	str	r3, [r7, #16]
   return(result);
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	f043 0320 	orr.w	r3, r3, #32
 800632c:	653b      	str	r3, [r7, #80]	@ 0x50
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	461a      	mov	r2, r3
 8006334:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006336:	623b      	str	r3, [r7, #32]
 8006338:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	69f9      	ldr	r1, [r7, #28]
 800633c:	6a3a      	ldr	r2, [r7, #32]
 800633e:	e841 2300 	strex	r3, r2, [r1]
 8006342:	61bb      	str	r3, [r7, #24]
   return(result);
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1e6      	bne.n	8006318 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	375c      	adds	r7, #92	@ 0x5c
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr
 8006358:	08006665 	.word	0x08006665
 800635c:	080064a9 	.word	0x080064a9

08006360 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006360:	b480      	push	{r7}
 8006362:	b095      	sub	sp, #84	@ 0x54
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006370:	e853 3f00 	ldrex	r3, [r3]
 8006374:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006378:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800637c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	461a      	mov	r2, r3
 8006384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006386:	643b      	str	r3, [r7, #64]	@ 0x40
 8006388:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800638c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800638e:	e841 2300 	strex	r3, r2, [r1]
 8006392:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1e6      	bne.n	8006368 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3308      	adds	r3, #8
 80063a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	e853 3f00 	ldrex	r3, [r3]
 80063a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	f023 0301 	bic.w	r3, r3, #1
 80063b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	3308      	adds	r3, #8
 80063b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063c2:	e841 2300 	strex	r3, r2, [r1]
 80063c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d1e5      	bne.n	800639a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d118      	bne.n	8006408 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f023 0310 	bic.w	r3, r3, #16
 80063ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063f4:	61bb      	str	r3, [r7, #24]
 80063f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	6979      	ldr	r1, [r7, #20]
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	613b      	str	r3, [r7, #16]
   return(result);
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e6      	bne.n	80063d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800641c:	bf00      	nop
 800641e:	3754      	adds	r7, #84	@ 0x54
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006434:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f7ff fa3e 	bl	80058c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800644c:	bf00      	nop
 800644e:	3710      	adds	r7, #16
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b088      	sub	sp, #32
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	e853 3f00 	ldrex	r3, [r3]
 8006468:	60bb      	str	r3, [r7, #8]
   return(result);
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006470:	61fb      	str	r3, [r7, #28]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	461a      	mov	r2, r3
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	61bb      	str	r3, [r7, #24]
 800647c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800647e:	6979      	ldr	r1, [r7, #20]
 8006480:	69ba      	ldr	r2, [r7, #24]
 8006482:	e841 2300 	strex	r3, r2, [r1]
 8006486:	613b      	str	r3, [r7, #16]
   return(result);
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1e6      	bne.n	800645c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2220      	movs	r2, #32
 8006492:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f7ff fa0a 	bl	80058b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064a0:	bf00      	nop
 80064a2:	3720      	adds	r7, #32
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b09c      	sub	sp, #112	@ 0x70
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064b6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064c0:	2b22      	cmp	r3, #34	@ 0x22
 80064c2:	f040 80be 	bne.w	8006642 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80064cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80064d4:	b2d9      	uxtb	r1, r3
 80064d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e0:	400a      	ands	r2, r1
 80064e2:	b2d2      	uxtb	r2, r2
 80064e4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ea:	1c5a      	adds	r2, r3, #1
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	3b01      	subs	r3, #1
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006508:	b29b      	uxth	r3, r3
 800650a:	2b00      	cmp	r3, #0
 800650c:	f040 80a3 	bne.w	8006656 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006516:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006518:	e853 3f00 	ldrex	r3, [r3]
 800651c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800651e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006520:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006524:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	461a      	mov	r2, r3
 800652c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800652e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006530:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006532:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006534:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006536:	e841 2300 	strex	r3, r2, [r1]
 800653a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800653c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1e6      	bne.n	8006510 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	3308      	adds	r3, #8
 8006548:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654c:	e853 3f00 	ldrex	r3, [r3]
 8006550:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006554:	f023 0301 	bic.w	r3, r3, #1
 8006558:	667b      	str	r3, [r7, #100]	@ 0x64
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	3308      	adds	r3, #8
 8006560:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006562:	647a      	str	r2, [r7, #68]	@ 0x44
 8006564:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006566:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006568:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800656a:	e841 2300 	strex	r3, r2, [r1]
 800656e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006570:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1e5      	bne.n	8006542 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2220      	movs	r2, #32
 800657a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a34      	ldr	r2, [pc, #208]	@ (8006660 <UART_RxISR_8BIT+0x1b8>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d01f      	beq.n	80065d4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d018      	beq.n	80065d4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065aa:	e853 3f00 	ldrex	r3, [r3]
 80065ae:	623b      	str	r3, [r7, #32]
   return(result);
 80065b0:	6a3b      	ldr	r3, [r7, #32]
 80065b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80065b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	461a      	mov	r2, r3
 80065be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80065c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065c8:	e841 2300 	strex	r3, r2, [r1]
 80065cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1e6      	bne.n	80065a2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d12e      	bne.n	800663a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	e853 3f00 	ldrex	r3, [r3]
 80065ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0310 	bic.w	r3, r3, #16
 80065f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	461a      	mov	r2, r3
 80065fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006600:	61fb      	str	r3, [r7, #28]
 8006602:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006604:	69b9      	ldr	r1, [r7, #24]
 8006606:	69fa      	ldr	r2, [r7, #28]
 8006608:	e841 2300 	strex	r3, r2, [r1]
 800660c:	617b      	str	r3, [r7, #20]
   return(result);
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d1e6      	bne.n	80065e2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	69db      	ldr	r3, [r3, #28]
 800661a:	f003 0310 	and.w	r3, r3, #16
 800661e:	2b10      	cmp	r3, #16
 8006620:	d103      	bne.n	800662a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	2210      	movs	r2, #16
 8006628:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006630:	4619      	mov	r1, r3
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f7ff f952 	bl	80058dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006638:	e00d      	b.n	8006656 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7fa fa14 	bl	8000a68 <HAL_UART_RxCpltCallback>
}
 8006640:	e009      	b.n	8006656 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	8b1b      	ldrh	r3, [r3, #24]
 8006648:	b29a      	uxth	r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0208 	orr.w	r2, r2, #8
 8006652:	b292      	uxth	r2, r2
 8006654:	831a      	strh	r2, [r3, #24]
}
 8006656:	bf00      	nop
 8006658:	3770      	adds	r7, #112	@ 0x70
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	bf00      	nop
 8006660:	40008000 	.word	0x40008000

08006664 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b09c      	sub	sp, #112	@ 0x70
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006672:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800667c:	2b22      	cmp	r3, #34	@ 0x22
 800667e:	f040 80be 	bne.w	80067fe <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006688:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006690:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006692:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006696:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800669a:	4013      	ands	r3, r2
 800669c:	b29a      	uxth	r2, r3
 800669e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80066a0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066a6:	1c9a      	adds	r2, r3, #2
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	3b01      	subs	r3, #1
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f040 80a3 	bne.w	8006812 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066d4:	e853 3f00 	ldrex	r3, [r3]
 80066d8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80066da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	461a      	mov	r2, r3
 80066e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80066ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80066ec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80066f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80066f2:	e841 2300 	strex	r3, r2, [r1]
 80066f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80066f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1e6      	bne.n	80066cc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	3308      	adds	r3, #8
 8006704:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006708:	e853 3f00 	ldrex	r3, [r3]
 800670c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800670e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006710:	f023 0301 	bic.w	r3, r3, #1
 8006714:	663b      	str	r3, [r7, #96]	@ 0x60
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3308      	adds	r3, #8
 800671c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800671e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006720:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006722:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006724:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006726:	e841 2300 	strex	r3, r2, [r1]
 800672a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800672c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1e5      	bne.n	80066fe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2220      	movs	r2, #32
 8006736:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a34      	ldr	r2, [pc, #208]	@ (800681c <UART_RxISR_16BIT+0x1b8>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d01f      	beq.n	8006790 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d018      	beq.n	8006790 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	e853 3f00 	ldrex	r3, [r3]
 800676a:	61fb      	str	r3, [r7, #28]
   return(result);
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006772:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	461a      	mov	r2, r3
 800677a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800677c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800677e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006780:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006784:	e841 2300 	strex	r3, r2, [r1]
 8006788:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800678a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1e6      	bne.n	800675e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006794:	2b01      	cmp	r3, #1
 8006796:	d12e      	bne.n	80067f6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	e853 3f00 	ldrex	r3, [r3]
 80067aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f023 0310 	bic.w	r3, r3, #16
 80067b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	461a      	mov	r2, r3
 80067ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067bc:	61bb      	str	r3, [r7, #24]
 80067be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c0:	6979      	ldr	r1, [r7, #20]
 80067c2:	69ba      	ldr	r2, [r7, #24]
 80067c4:	e841 2300 	strex	r3, r2, [r1]
 80067c8:	613b      	str	r3, [r7, #16]
   return(result);
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1e6      	bne.n	800679e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	69db      	ldr	r3, [r3, #28]
 80067d6:	f003 0310 	and.w	r3, r3, #16
 80067da:	2b10      	cmp	r3, #16
 80067dc:	d103      	bne.n	80067e6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2210      	movs	r2, #16
 80067e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80067ec:	4619      	mov	r1, r3
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f7ff f874 	bl	80058dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067f4:	e00d      	b.n	8006812 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f7fa f936 	bl	8000a68 <HAL_UART_RxCpltCallback>
}
 80067fc:	e009      	b.n	8006812 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	8b1b      	ldrh	r3, [r3, #24]
 8006804:	b29a      	uxth	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f042 0208 	orr.w	r2, r2, #8
 800680e:	b292      	uxth	r2, r2
 8006810:	831a      	strh	r2, [r3, #24]
}
 8006812:	bf00      	nop
 8006814:	3770      	adds	r7, #112	@ 0x70
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	40008000 	.word	0x40008000

08006820 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <atoi>:
 8006834:	220a      	movs	r2, #10
 8006836:	2100      	movs	r1, #0
 8006838:	f000 b8e6 	b.w	8006a08 <strtol>

0800683c <srand>:
 800683c:	b538      	push	{r3, r4, r5, lr}
 800683e:	4b10      	ldr	r3, [pc, #64]	@ (8006880 <srand+0x44>)
 8006840:	681d      	ldr	r5, [r3, #0]
 8006842:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006844:	4604      	mov	r4, r0
 8006846:	b9b3      	cbnz	r3, 8006876 <srand+0x3a>
 8006848:	2018      	movs	r0, #24
 800684a:	f000 fdb9 	bl	80073c0 <malloc>
 800684e:	4602      	mov	r2, r0
 8006850:	6328      	str	r0, [r5, #48]	@ 0x30
 8006852:	b920      	cbnz	r0, 800685e <srand+0x22>
 8006854:	4b0b      	ldr	r3, [pc, #44]	@ (8006884 <srand+0x48>)
 8006856:	480c      	ldr	r0, [pc, #48]	@ (8006888 <srand+0x4c>)
 8006858:	2146      	movs	r1, #70	@ 0x46
 800685a:	f000 fd49 	bl	80072f0 <__assert_func>
 800685e:	490b      	ldr	r1, [pc, #44]	@ (800688c <srand+0x50>)
 8006860:	4b0b      	ldr	r3, [pc, #44]	@ (8006890 <srand+0x54>)
 8006862:	e9c0 1300 	strd	r1, r3, [r0]
 8006866:	4b0b      	ldr	r3, [pc, #44]	@ (8006894 <srand+0x58>)
 8006868:	6083      	str	r3, [r0, #8]
 800686a:	230b      	movs	r3, #11
 800686c:	8183      	strh	r3, [r0, #12]
 800686e:	2100      	movs	r1, #0
 8006870:	2001      	movs	r0, #1
 8006872:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006876:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006878:	2200      	movs	r2, #0
 800687a:	611c      	str	r4, [r3, #16]
 800687c:	615a      	str	r2, [r3, #20]
 800687e:	bd38      	pop	{r3, r4, r5, pc}
 8006880:	200000b8 	.word	0x200000b8
 8006884:	0800a378 	.word	0x0800a378
 8006888:	0800a38f 	.word	0x0800a38f
 800688c:	abcd330e 	.word	0xabcd330e
 8006890:	e66d1234 	.word	0xe66d1234
 8006894:	0005deec 	.word	0x0005deec

08006898 <rand>:
 8006898:	4b16      	ldr	r3, [pc, #88]	@ (80068f4 <rand+0x5c>)
 800689a:	b510      	push	{r4, lr}
 800689c:	681c      	ldr	r4, [r3, #0]
 800689e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80068a0:	b9b3      	cbnz	r3, 80068d0 <rand+0x38>
 80068a2:	2018      	movs	r0, #24
 80068a4:	f000 fd8c 	bl	80073c0 <malloc>
 80068a8:	4602      	mov	r2, r0
 80068aa:	6320      	str	r0, [r4, #48]	@ 0x30
 80068ac:	b920      	cbnz	r0, 80068b8 <rand+0x20>
 80068ae:	4b12      	ldr	r3, [pc, #72]	@ (80068f8 <rand+0x60>)
 80068b0:	4812      	ldr	r0, [pc, #72]	@ (80068fc <rand+0x64>)
 80068b2:	2152      	movs	r1, #82	@ 0x52
 80068b4:	f000 fd1c 	bl	80072f0 <__assert_func>
 80068b8:	4911      	ldr	r1, [pc, #68]	@ (8006900 <rand+0x68>)
 80068ba:	4b12      	ldr	r3, [pc, #72]	@ (8006904 <rand+0x6c>)
 80068bc:	e9c0 1300 	strd	r1, r3, [r0]
 80068c0:	4b11      	ldr	r3, [pc, #68]	@ (8006908 <rand+0x70>)
 80068c2:	6083      	str	r3, [r0, #8]
 80068c4:	230b      	movs	r3, #11
 80068c6:	8183      	strh	r3, [r0, #12]
 80068c8:	2100      	movs	r1, #0
 80068ca:	2001      	movs	r0, #1
 80068cc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80068d0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80068d2:	480e      	ldr	r0, [pc, #56]	@ (800690c <rand+0x74>)
 80068d4:	690b      	ldr	r3, [r1, #16]
 80068d6:	694c      	ldr	r4, [r1, #20]
 80068d8:	4a0d      	ldr	r2, [pc, #52]	@ (8006910 <rand+0x78>)
 80068da:	4358      	muls	r0, r3
 80068dc:	fb02 0004 	mla	r0, r2, r4, r0
 80068e0:	fba3 3202 	umull	r3, r2, r3, r2
 80068e4:	3301      	adds	r3, #1
 80068e6:	eb40 0002 	adc.w	r0, r0, r2
 80068ea:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80068ee:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80068f2:	bd10      	pop	{r4, pc}
 80068f4:	200000b8 	.word	0x200000b8
 80068f8:	0800a378 	.word	0x0800a378
 80068fc:	0800a38f 	.word	0x0800a38f
 8006900:	abcd330e 	.word	0xabcd330e
 8006904:	e66d1234 	.word	0xe66d1234
 8006908:	0005deec 	.word	0x0005deec
 800690c:	5851f42d 	.word	0x5851f42d
 8006910:	4c957f2d 	.word	0x4c957f2d

08006914 <_strtol_l.isra.0>:
 8006914:	2b24      	cmp	r3, #36	@ 0x24
 8006916:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800691a:	4686      	mov	lr, r0
 800691c:	4690      	mov	r8, r2
 800691e:	d801      	bhi.n	8006924 <_strtol_l.isra.0+0x10>
 8006920:	2b01      	cmp	r3, #1
 8006922:	d106      	bne.n	8006932 <_strtol_l.isra.0+0x1e>
 8006924:	f000 fca8 	bl	8007278 <__errno>
 8006928:	2316      	movs	r3, #22
 800692a:	6003      	str	r3, [r0, #0]
 800692c:	2000      	movs	r0, #0
 800692e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006932:	4834      	ldr	r0, [pc, #208]	@ (8006a04 <_strtol_l.isra.0+0xf0>)
 8006934:	460d      	mov	r5, r1
 8006936:	462a      	mov	r2, r5
 8006938:	f815 4b01 	ldrb.w	r4, [r5], #1
 800693c:	5d06      	ldrb	r6, [r0, r4]
 800693e:	f016 0608 	ands.w	r6, r6, #8
 8006942:	d1f8      	bne.n	8006936 <_strtol_l.isra.0+0x22>
 8006944:	2c2d      	cmp	r4, #45	@ 0x2d
 8006946:	d110      	bne.n	800696a <_strtol_l.isra.0+0x56>
 8006948:	782c      	ldrb	r4, [r5, #0]
 800694a:	2601      	movs	r6, #1
 800694c:	1c95      	adds	r5, r2, #2
 800694e:	f033 0210 	bics.w	r2, r3, #16
 8006952:	d115      	bne.n	8006980 <_strtol_l.isra.0+0x6c>
 8006954:	2c30      	cmp	r4, #48	@ 0x30
 8006956:	d10d      	bne.n	8006974 <_strtol_l.isra.0+0x60>
 8006958:	782a      	ldrb	r2, [r5, #0]
 800695a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800695e:	2a58      	cmp	r2, #88	@ 0x58
 8006960:	d108      	bne.n	8006974 <_strtol_l.isra.0+0x60>
 8006962:	786c      	ldrb	r4, [r5, #1]
 8006964:	3502      	adds	r5, #2
 8006966:	2310      	movs	r3, #16
 8006968:	e00a      	b.n	8006980 <_strtol_l.isra.0+0x6c>
 800696a:	2c2b      	cmp	r4, #43	@ 0x2b
 800696c:	bf04      	itt	eq
 800696e:	782c      	ldrbeq	r4, [r5, #0]
 8006970:	1c95      	addeq	r5, r2, #2
 8006972:	e7ec      	b.n	800694e <_strtol_l.isra.0+0x3a>
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1f6      	bne.n	8006966 <_strtol_l.isra.0+0x52>
 8006978:	2c30      	cmp	r4, #48	@ 0x30
 800697a:	bf14      	ite	ne
 800697c:	230a      	movne	r3, #10
 800697e:	2308      	moveq	r3, #8
 8006980:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006984:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006988:	2200      	movs	r2, #0
 800698a:	fbbc f9f3 	udiv	r9, ip, r3
 800698e:	4610      	mov	r0, r2
 8006990:	fb03 ca19 	mls	sl, r3, r9, ip
 8006994:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006998:	2f09      	cmp	r7, #9
 800699a:	d80f      	bhi.n	80069bc <_strtol_l.isra.0+0xa8>
 800699c:	463c      	mov	r4, r7
 800699e:	42a3      	cmp	r3, r4
 80069a0:	dd1b      	ble.n	80069da <_strtol_l.isra.0+0xc6>
 80069a2:	1c57      	adds	r7, r2, #1
 80069a4:	d007      	beq.n	80069b6 <_strtol_l.isra.0+0xa2>
 80069a6:	4581      	cmp	r9, r0
 80069a8:	d314      	bcc.n	80069d4 <_strtol_l.isra.0+0xc0>
 80069aa:	d101      	bne.n	80069b0 <_strtol_l.isra.0+0x9c>
 80069ac:	45a2      	cmp	sl, r4
 80069ae:	db11      	blt.n	80069d4 <_strtol_l.isra.0+0xc0>
 80069b0:	fb00 4003 	mla	r0, r0, r3, r4
 80069b4:	2201      	movs	r2, #1
 80069b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069ba:	e7eb      	b.n	8006994 <_strtol_l.isra.0+0x80>
 80069bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80069c0:	2f19      	cmp	r7, #25
 80069c2:	d801      	bhi.n	80069c8 <_strtol_l.isra.0+0xb4>
 80069c4:	3c37      	subs	r4, #55	@ 0x37
 80069c6:	e7ea      	b.n	800699e <_strtol_l.isra.0+0x8a>
 80069c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80069cc:	2f19      	cmp	r7, #25
 80069ce:	d804      	bhi.n	80069da <_strtol_l.isra.0+0xc6>
 80069d0:	3c57      	subs	r4, #87	@ 0x57
 80069d2:	e7e4      	b.n	800699e <_strtol_l.isra.0+0x8a>
 80069d4:	f04f 32ff 	mov.w	r2, #4294967295
 80069d8:	e7ed      	b.n	80069b6 <_strtol_l.isra.0+0xa2>
 80069da:	1c53      	adds	r3, r2, #1
 80069dc:	d108      	bne.n	80069f0 <_strtol_l.isra.0+0xdc>
 80069de:	2322      	movs	r3, #34	@ 0x22
 80069e0:	f8ce 3000 	str.w	r3, [lr]
 80069e4:	4660      	mov	r0, ip
 80069e6:	f1b8 0f00 	cmp.w	r8, #0
 80069ea:	d0a0      	beq.n	800692e <_strtol_l.isra.0+0x1a>
 80069ec:	1e69      	subs	r1, r5, #1
 80069ee:	e006      	b.n	80069fe <_strtol_l.isra.0+0xea>
 80069f0:	b106      	cbz	r6, 80069f4 <_strtol_l.isra.0+0xe0>
 80069f2:	4240      	negs	r0, r0
 80069f4:	f1b8 0f00 	cmp.w	r8, #0
 80069f8:	d099      	beq.n	800692e <_strtol_l.isra.0+0x1a>
 80069fa:	2a00      	cmp	r2, #0
 80069fc:	d1f6      	bne.n	80069ec <_strtol_l.isra.0+0xd8>
 80069fe:	f8c8 1000 	str.w	r1, [r8]
 8006a02:	e794      	b.n	800692e <_strtol_l.isra.0+0x1a>
 8006a04:	0800a457 	.word	0x0800a457

08006a08 <strtol>:
 8006a08:	4613      	mov	r3, r2
 8006a0a:	460a      	mov	r2, r1
 8006a0c:	4601      	mov	r1, r0
 8006a0e:	4802      	ldr	r0, [pc, #8]	@ (8006a18 <strtol+0x10>)
 8006a10:	6800      	ldr	r0, [r0, #0]
 8006a12:	f7ff bf7f 	b.w	8006914 <_strtol_l.isra.0>
 8006a16:	bf00      	nop
 8006a18:	200000b8 	.word	0x200000b8

08006a1c <__sflush_r>:
 8006a1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a24:	0716      	lsls	r6, r2, #28
 8006a26:	4605      	mov	r5, r0
 8006a28:	460c      	mov	r4, r1
 8006a2a:	d454      	bmi.n	8006ad6 <__sflush_r+0xba>
 8006a2c:	684b      	ldr	r3, [r1, #4]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	dc02      	bgt.n	8006a38 <__sflush_r+0x1c>
 8006a32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	dd48      	ble.n	8006aca <__sflush_r+0xae>
 8006a38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a3a:	2e00      	cmp	r6, #0
 8006a3c:	d045      	beq.n	8006aca <__sflush_r+0xae>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a44:	682f      	ldr	r7, [r5, #0]
 8006a46:	6a21      	ldr	r1, [r4, #32]
 8006a48:	602b      	str	r3, [r5, #0]
 8006a4a:	d030      	beq.n	8006aae <__sflush_r+0x92>
 8006a4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a4e:	89a3      	ldrh	r3, [r4, #12]
 8006a50:	0759      	lsls	r1, r3, #29
 8006a52:	d505      	bpl.n	8006a60 <__sflush_r+0x44>
 8006a54:	6863      	ldr	r3, [r4, #4]
 8006a56:	1ad2      	subs	r2, r2, r3
 8006a58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a5a:	b10b      	cbz	r3, 8006a60 <__sflush_r+0x44>
 8006a5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a5e:	1ad2      	subs	r2, r2, r3
 8006a60:	2300      	movs	r3, #0
 8006a62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a64:	6a21      	ldr	r1, [r4, #32]
 8006a66:	4628      	mov	r0, r5
 8006a68:	47b0      	blx	r6
 8006a6a:	1c43      	adds	r3, r0, #1
 8006a6c:	89a3      	ldrh	r3, [r4, #12]
 8006a6e:	d106      	bne.n	8006a7e <__sflush_r+0x62>
 8006a70:	6829      	ldr	r1, [r5, #0]
 8006a72:	291d      	cmp	r1, #29
 8006a74:	d82b      	bhi.n	8006ace <__sflush_r+0xb2>
 8006a76:	4a2a      	ldr	r2, [pc, #168]	@ (8006b20 <__sflush_r+0x104>)
 8006a78:	40ca      	lsrs	r2, r1
 8006a7a:	07d6      	lsls	r6, r2, #31
 8006a7c:	d527      	bpl.n	8006ace <__sflush_r+0xb2>
 8006a7e:	2200      	movs	r2, #0
 8006a80:	6062      	str	r2, [r4, #4]
 8006a82:	04d9      	lsls	r1, r3, #19
 8006a84:	6922      	ldr	r2, [r4, #16]
 8006a86:	6022      	str	r2, [r4, #0]
 8006a88:	d504      	bpl.n	8006a94 <__sflush_r+0x78>
 8006a8a:	1c42      	adds	r2, r0, #1
 8006a8c:	d101      	bne.n	8006a92 <__sflush_r+0x76>
 8006a8e:	682b      	ldr	r3, [r5, #0]
 8006a90:	b903      	cbnz	r3, 8006a94 <__sflush_r+0x78>
 8006a92:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a96:	602f      	str	r7, [r5, #0]
 8006a98:	b1b9      	cbz	r1, 8006aca <__sflush_r+0xae>
 8006a9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a9e:	4299      	cmp	r1, r3
 8006aa0:	d002      	beq.n	8006aa8 <__sflush_r+0x8c>
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	f000 fc42 	bl	800732c <_free_r>
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	6363      	str	r3, [r4, #52]	@ 0x34
 8006aac:	e00d      	b.n	8006aca <__sflush_r+0xae>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	47b0      	blx	r6
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	1c50      	adds	r0, r2, #1
 8006ab8:	d1c9      	bne.n	8006a4e <__sflush_r+0x32>
 8006aba:	682b      	ldr	r3, [r5, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d0c6      	beq.n	8006a4e <__sflush_r+0x32>
 8006ac0:	2b1d      	cmp	r3, #29
 8006ac2:	d001      	beq.n	8006ac8 <__sflush_r+0xac>
 8006ac4:	2b16      	cmp	r3, #22
 8006ac6:	d11e      	bne.n	8006b06 <__sflush_r+0xea>
 8006ac8:	602f      	str	r7, [r5, #0]
 8006aca:	2000      	movs	r0, #0
 8006acc:	e022      	b.n	8006b14 <__sflush_r+0xf8>
 8006ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ad2:	b21b      	sxth	r3, r3
 8006ad4:	e01b      	b.n	8006b0e <__sflush_r+0xf2>
 8006ad6:	690f      	ldr	r7, [r1, #16]
 8006ad8:	2f00      	cmp	r7, #0
 8006ada:	d0f6      	beq.n	8006aca <__sflush_r+0xae>
 8006adc:	0793      	lsls	r3, r2, #30
 8006ade:	680e      	ldr	r6, [r1, #0]
 8006ae0:	bf08      	it	eq
 8006ae2:	694b      	ldreq	r3, [r1, #20]
 8006ae4:	600f      	str	r7, [r1, #0]
 8006ae6:	bf18      	it	ne
 8006ae8:	2300      	movne	r3, #0
 8006aea:	eba6 0807 	sub.w	r8, r6, r7
 8006aee:	608b      	str	r3, [r1, #8]
 8006af0:	f1b8 0f00 	cmp.w	r8, #0
 8006af4:	dde9      	ble.n	8006aca <__sflush_r+0xae>
 8006af6:	6a21      	ldr	r1, [r4, #32]
 8006af8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006afa:	4643      	mov	r3, r8
 8006afc:	463a      	mov	r2, r7
 8006afe:	4628      	mov	r0, r5
 8006b00:	47b0      	blx	r6
 8006b02:	2800      	cmp	r0, #0
 8006b04:	dc08      	bgt.n	8006b18 <__sflush_r+0xfc>
 8006b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b0e:	81a3      	strh	r3, [r4, #12]
 8006b10:	f04f 30ff 	mov.w	r0, #4294967295
 8006b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b18:	4407      	add	r7, r0
 8006b1a:	eba8 0800 	sub.w	r8, r8, r0
 8006b1e:	e7e7      	b.n	8006af0 <__sflush_r+0xd4>
 8006b20:	20400001 	.word	0x20400001

08006b24 <_fflush_r>:
 8006b24:	b538      	push	{r3, r4, r5, lr}
 8006b26:	690b      	ldr	r3, [r1, #16]
 8006b28:	4605      	mov	r5, r0
 8006b2a:	460c      	mov	r4, r1
 8006b2c:	b913      	cbnz	r3, 8006b34 <_fflush_r+0x10>
 8006b2e:	2500      	movs	r5, #0
 8006b30:	4628      	mov	r0, r5
 8006b32:	bd38      	pop	{r3, r4, r5, pc}
 8006b34:	b118      	cbz	r0, 8006b3e <_fflush_r+0x1a>
 8006b36:	6a03      	ldr	r3, [r0, #32]
 8006b38:	b90b      	cbnz	r3, 8006b3e <_fflush_r+0x1a>
 8006b3a:	f000 f8bb 	bl	8006cb4 <__sinit>
 8006b3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d0f3      	beq.n	8006b2e <_fflush_r+0xa>
 8006b46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b48:	07d0      	lsls	r0, r2, #31
 8006b4a:	d404      	bmi.n	8006b56 <_fflush_r+0x32>
 8006b4c:	0599      	lsls	r1, r3, #22
 8006b4e:	d402      	bmi.n	8006b56 <_fflush_r+0x32>
 8006b50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b52:	f000 fbbc 	bl	80072ce <__retarget_lock_acquire_recursive>
 8006b56:	4628      	mov	r0, r5
 8006b58:	4621      	mov	r1, r4
 8006b5a:	f7ff ff5f 	bl	8006a1c <__sflush_r>
 8006b5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b60:	07da      	lsls	r2, r3, #31
 8006b62:	4605      	mov	r5, r0
 8006b64:	d4e4      	bmi.n	8006b30 <_fflush_r+0xc>
 8006b66:	89a3      	ldrh	r3, [r4, #12]
 8006b68:	059b      	lsls	r3, r3, #22
 8006b6a:	d4e1      	bmi.n	8006b30 <_fflush_r+0xc>
 8006b6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b6e:	f000 fbaf 	bl	80072d0 <__retarget_lock_release_recursive>
 8006b72:	e7dd      	b.n	8006b30 <_fflush_r+0xc>

08006b74 <fflush>:
 8006b74:	4601      	mov	r1, r0
 8006b76:	b920      	cbnz	r0, 8006b82 <fflush+0xe>
 8006b78:	4a04      	ldr	r2, [pc, #16]	@ (8006b8c <fflush+0x18>)
 8006b7a:	4905      	ldr	r1, [pc, #20]	@ (8006b90 <fflush+0x1c>)
 8006b7c:	4805      	ldr	r0, [pc, #20]	@ (8006b94 <fflush+0x20>)
 8006b7e:	f000 b8b1 	b.w	8006ce4 <_fwalk_sglue>
 8006b82:	4b05      	ldr	r3, [pc, #20]	@ (8006b98 <fflush+0x24>)
 8006b84:	6818      	ldr	r0, [r3, #0]
 8006b86:	f7ff bfcd 	b.w	8006b24 <_fflush_r>
 8006b8a:	bf00      	nop
 8006b8c:	200000ac 	.word	0x200000ac
 8006b90:	08006b25 	.word	0x08006b25
 8006b94:	200000bc 	.word	0x200000bc
 8006b98:	200000b8 	.word	0x200000b8

08006b9c <std>:
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	b510      	push	{r4, lr}
 8006ba0:	4604      	mov	r4, r0
 8006ba2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ba6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006baa:	6083      	str	r3, [r0, #8]
 8006bac:	8181      	strh	r1, [r0, #12]
 8006bae:	6643      	str	r3, [r0, #100]	@ 0x64
 8006bb0:	81c2      	strh	r2, [r0, #14]
 8006bb2:	6183      	str	r3, [r0, #24]
 8006bb4:	4619      	mov	r1, r3
 8006bb6:	2208      	movs	r2, #8
 8006bb8:	305c      	adds	r0, #92	@ 0x5c
 8006bba:	f000 fae9 	bl	8007190 <memset>
 8006bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf4 <std+0x58>)
 8006bc0:	6263      	str	r3, [r4, #36]	@ 0x24
 8006bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf8 <std+0x5c>)
 8006bc4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8006bfc <std+0x60>)
 8006bc8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006bca:	4b0d      	ldr	r3, [pc, #52]	@ (8006c00 <std+0x64>)
 8006bcc:	6323      	str	r3, [r4, #48]	@ 0x30
 8006bce:	4b0d      	ldr	r3, [pc, #52]	@ (8006c04 <std+0x68>)
 8006bd0:	6224      	str	r4, [r4, #32]
 8006bd2:	429c      	cmp	r4, r3
 8006bd4:	d006      	beq.n	8006be4 <std+0x48>
 8006bd6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006bda:	4294      	cmp	r4, r2
 8006bdc:	d002      	beq.n	8006be4 <std+0x48>
 8006bde:	33d0      	adds	r3, #208	@ 0xd0
 8006be0:	429c      	cmp	r4, r3
 8006be2:	d105      	bne.n	8006bf0 <std+0x54>
 8006be4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bec:	f000 bb6e 	b.w	80072cc <__retarget_lock_init_recursive>
 8006bf0:	bd10      	pop	{r4, pc}
 8006bf2:	bf00      	nop
 8006bf4:	08006fad 	.word	0x08006fad
 8006bf8:	08006fcf 	.word	0x08006fcf
 8006bfc:	08007007 	.word	0x08007007
 8006c00:	0800702b 	.word	0x0800702b
 8006c04:	200006cc 	.word	0x200006cc

08006c08 <stdio_exit_handler>:
 8006c08:	4a02      	ldr	r2, [pc, #8]	@ (8006c14 <stdio_exit_handler+0xc>)
 8006c0a:	4903      	ldr	r1, [pc, #12]	@ (8006c18 <stdio_exit_handler+0x10>)
 8006c0c:	4803      	ldr	r0, [pc, #12]	@ (8006c1c <stdio_exit_handler+0x14>)
 8006c0e:	f000 b869 	b.w	8006ce4 <_fwalk_sglue>
 8006c12:	bf00      	nop
 8006c14:	200000ac 	.word	0x200000ac
 8006c18:	08006b25 	.word	0x08006b25
 8006c1c:	200000bc 	.word	0x200000bc

08006c20 <cleanup_stdio>:
 8006c20:	6841      	ldr	r1, [r0, #4]
 8006c22:	4b0c      	ldr	r3, [pc, #48]	@ (8006c54 <cleanup_stdio+0x34>)
 8006c24:	4299      	cmp	r1, r3
 8006c26:	b510      	push	{r4, lr}
 8006c28:	4604      	mov	r4, r0
 8006c2a:	d001      	beq.n	8006c30 <cleanup_stdio+0x10>
 8006c2c:	f7ff ff7a 	bl	8006b24 <_fflush_r>
 8006c30:	68a1      	ldr	r1, [r4, #8]
 8006c32:	4b09      	ldr	r3, [pc, #36]	@ (8006c58 <cleanup_stdio+0x38>)
 8006c34:	4299      	cmp	r1, r3
 8006c36:	d002      	beq.n	8006c3e <cleanup_stdio+0x1e>
 8006c38:	4620      	mov	r0, r4
 8006c3a:	f7ff ff73 	bl	8006b24 <_fflush_r>
 8006c3e:	68e1      	ldr	r1, [r4, #12]
 8006c40:	4b06      	ldr	r3, [pc, #24]	@ (8006c5c <cleanup_stdio+0x3c>)
 8006c42:	4299      	cmp	r1, r3
 8006c44:	d004      	beq.n	8006c50 <cleanup_stdio+0x30>
 8006c46:	4620      	mov	r0, r4
 8006c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c4c:	f7ff bf6a 	b.w	8006b24 <_fflush_r>
 8006c50:	bd10      	pop	{r4, pc}
 8006c52:	bf00      	nop
 8006c54:	200006cc 	.word	0x200006cc
 8006c58:	20000734 	.word	0x20000734
 8006c5c:	2000079c 	.word	0x2000079c

08006c60 <global_stdio_init.part.0>:
 8006c60:	b510      	push	{r4, lr}
 8006c62:	4b0b      	ldr	r3, [pc, #44]	@ (8006c90 <global_stdio_init.part.0+0x30>)
 8006c64:	4c0b      	ldr	r4, [pc, #44]	@ (8006c94 <global_stdio_init.part.0+0x34>)
 8006c66:	4a0c      	ldr	r2, [pc, #48]	@ (8006c98 <global_stdio_init.part.0+0x38>)
 8006c68:	601a      	str	r2, [r3, #0]
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	2104      	movs	r1, #4
 8006c70:	f7ff ff94 	bl	8006b9c <std>
 8006c74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c78:	2201      	movs	r2, #1
 8006c7a:	2109      	movs	r1, #9
 8006c7c:	f7ff ff8e 	bl	8006b9c <std>
 8006c80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c84:	2202      	movs	r2, #2
 8006c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c8a:	2112      	movs	r1, #18
 8006c8c:	f7ff bf86 	b.w	8006b9c <std>
 8006c90:	20000804 	.word	0x20000804
 8006c94:	200006cc 	.word	0x200006cc
 8006c98:	08006c09 	.word	0x08006c09

08006c9c <__sfp_lock_acquire>:
 8006c9c:	4801      	ldr	r0, [pc, #4]	@ (8006ca4 <__sfp_lock_acquire+0x8>)
 8006c9e:	f000 bb16 	b.w	80072ce <__retarget_lock_acquire_recursive>
 8006ca2:	bf00      	nop
 8006ca4:	2000080d 	.word	0x2000080d

08006ca8 <__sfp_lock_release>:
 8006ca8:	4801      	ldr	r0, [pc, #4]	@ (8006cb0 <__sfp_lock_release+0x8>)
 8006caa:	f000 bb11 	b.w	80072d0 <__retarget_lock_release_recursive>
 8006cae:	bf00      	nop
 8006cb0:	2000080d 	.word	0x2000080d

08006cb4 <__sinit>:
 8006cb4:	b510      	push	{r4, lr}
 8006cb6:	4604      	mov	r4, r0
 8006cb8:	f7ff fff0 	bl	8006c9c <__sfp_lock_acquire>
 8006cbc:	6a23      	ldr	r3, [r4, #32]
 8006cbe:	b11b      	cbz	r3, 8006cc8 <__sinit+0x14>
 8006cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cc4:	f7ff bff0 	b.w	8006ca8 <__sfp_lock_release>
 8006cc8:	4b04      	ldr	r3, [pc, #16]	@ (8006cdc <__sinit+0x28>)
 8006cca:	6223      	str	r3, [r4, #32]
 8006ccc:	4b04      	ldr	r3, [pc, #16]	@ (8006ce0 <__sinit+0x2c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1f5      	bne.n	8006cc0 <__sinit+0xc>
 8006cd4:	f7ff ffc4 	bl	8006c60 <global_stdio_init.part.0>
 8006cd8:	e7f2      	b.n	8006cc0 <__sinit+0xc>
 8006cda:	bf00      	nop
 8006cdc:	08006c21 	.word	0x08006c21
 8006ce0:	20000804 	.word	0x20000804

08006ce4 <_fwalk_sglue>:
 8006ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ce8:	4607      	mov	r7, r0
 8006cea:	4688      	mov	r8, r1
 8006cec:	4614      	mov	r4, r2
 8006cee:	2600      	movs	r6, #0
 8006cf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006cf4:	f1b9 0901 	subs.w	r9, r9, #1
 8006cf8:	d505      	bpl.n	8006d06 <_fwalk_sglue+0x22>
 8006cfa:	6824      	ldr	r4, [r4, #0]
 8006cfc:	2c00      	cmp	r4, #0
 8006cfe:	d1f7      	bne.n	8006cf0 <_fwalk_sglue+0xc>
 8006d00:	4630      	mov	r0, r6
 8006d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d06:	89ab      	ldrh	r3, [r5, #12]
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d907      	bls.n	8006d1c <_fwalk_sglue+0x38>
 8006d0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d10:	3301      	adds	r3, #1
 8006d12:	d003      	beq.n	8006d1c <_fwalk_sglue+0x38>
 8006d14:	4629      	mov	r1, r5
 8006d16:	4638      	mov	r0, r7
 8006d18:	47c0      	blx	r8
 8006d1a:	4306      	orrs	r6, r0
 8006d1c:	3568      	adds	r5, #104	@ 0x68
 8006d1e:	e7e9      	b.n	8006cf4 <_fwalk_sglue+0x10>

08006d20 <iprintf>:
 8006d20:	b40f      	push	{r0, r1, r2, r3}
 8006d22:	b507      	push	{r0, r1, r2, lr}
 8006d24:	4906      	ldr	r1, [pc, #24]	@ (8006d40 <iprintf+0x20>)
 8006d26:	ab04      	add	r3, sp, #16
 8006d28:	6808      	ldr	r0, [r1, #0]
 8006d2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d2e:	6881      	ldr	r1, [r0, #8]
 8006d30:	9301      	str	r3, [sp, #4]
 8006d32:	f000 fd7d 	bl	8007830 <_vfiprintf_r>
 8006d36:	b003      	add	sp, #12
 8006d38:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d3c:	b004      	add	sp, #16
 8006d3e:	4770      	bx	lr
 8006d40:	200000b8 	.word	0x200000b8

08006d44 <_puts_r>:
 8006d44:	6a03      	ldr	r3, [r0, #32]
 8006d46:	b570      	push	{r4, r5, r6, lr}
 8006d48:	6884      	ldr	r4, [r0, #8]
 8006d4a:	4605      	mov	r5, r0
 8006d4c:	460e      	mov	r6, r1
 8006d4e:	b90b      	cbnz	r3, 8006d54 <_puts_r+0x10>
 8006d50:	f7ff ffb0 	bl	8006cb4 <__sinit>
 8006d54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d56:	07db      	lsls	r3, r3, #31
 8006d58:	d405      	bmi.n	8006d66 <_puts_r+0x22>
 8006d5a:	89a3      	ldrh	r3, [r4, #12]
 8006d5c:	0598      	lsls	r0, r3, #22
 8006d5e:	d402      	bmi.n	8006d66 <_puts_r+0x22>
 8006d60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d62:	f000 fab4 	bl	80072ce <__retarget_lock_acquire_recursive>
 8006d66:	89a3      	ldrh	r3, [r4, #12]
 8006d68:	0719      	lsls	r1, r3, #28
 8006d6a:	d502      	bpl.n	8006d72 <_puts_r+0x2e>
 8006d6c:	6923      	ldr	r3, [r4, #16]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d135      	bne.n	8006dde <_puts_r+0x9a>
 8006d72:	4621      	mov	r1, r4
 8006d74:	4628      	mov	r0, r5
 8006d76:	f000 f99b 	bl	80070b0 <__swsetup_r>
 8006d7a:	b380      	cbz	r0, 8006dde <_puts_r+0x9a>
 8006d7c:	f04f 35ff 	mov.w	r5, #4294967295
 8006d80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d82:	07da      	lsls	r2, r3, #31
 8006d84:	d405      	bmi.n	8006d92 <_puts_r+0x4e>
 8006d86:	89a3      	ldrh	r3, [r4, #12]
 8006d88:	059b      	lsls	r3, r3, #22
 8006d8a:	d402      	bmi.n	8006d92 <_puts_r+0x4e>
 8006d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d8e:	f000 fa9f 	bl	80072d0 <__retarget_lock_release_recursive>
 8006d92:	4628      	mov	r0, r5
 8006d94:	bd70      	pop	{r4, r5, r6, pc}
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	da04      	bge.n	8006da4 <_puts_r+0x60>
 8006d9a:	69a2      	ldr	r2, [r4, #24]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	dc17      	bgt.n	8006dd0 <_puts_r+0x8c>
 8006da0:	290a      	cmp	r1, #10
 8006da2:	d015      	beq.n	8006dd0 <_puts_r+0x8c>
 8006da4:	6823      	ldr	r3, [r4, #0]
 8006da6:	1c5a      	adds	r2, r3, #1
 8006da8:	6022      	str	r2, [r4, #0]
 8006daa:	7019      	strb	r1, [r3, #0]
 8006dac:	68a3      	ldr	r3, [r4, #8]
 8006dae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006db2:	3b01      	subs	r3, #1
 8006db4:	60a3      	str	r3, [r4, #8]
 8006db6:	2900      	cmp	r1, #0
 8006db8:	d1ed      	bne.n	8006d96 <_puts_r+0x52>
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	da11      	bge.n	8006de2 <_puts_r+0x9e>
 8006dbe:	4622      	mov	r2, r4
 8006dc0:	210a      	movs	r1, #10
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	f000 f935 	bl	8007032 <__swbuf_r>
 8006dc8:	3001      	adds	r0, #1
 8006dca:	d0d7      	beq.n	8006d7c <_puts_r+0x38>
 8006dcc:	250a      	movs	r5, #10
 8006dce:	e7d7      	b.n	8006d80 <_puts_r+0x3c>
 8006dd0:	4622      	mov	r2, r4
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	f000 f92d 	bl	8007032 <__swbuf_r>
 8006dd8:	3001      	adds	r0, #1
 8006dda:	d1e7      	bne.n	8006dac <_puts_r+0x68>
 8006ddc:	e7ce      	b.n	8006d7c <_puts_r+0x38>
 8006dde:	3e01      	subs	r6, #1
 8006de0:	e7e4      	b.n	8006dac <_puts_r+0x68>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	6022      	str	r2, [r4, #0]
 8006de8:	220a      	movs	r2, #10
 8006dea:	701a      	strb	r2, [r3, #0]
 8006dec:	e7ee      	b.n	8006dcc <_puts_r+0x88>
	...

08006df0 <puts>:
 8006df0:	4b02      	ldr	r3, [pc, #8]	@ (8006dfc <puts+0xc>)
 8006df2:	4601      	mov	r1, r0
 8006df4:	6818      	ldr	r0, [r3, #0]
 8006df6:	f7ff bfa5 	b.w	8006d44 <_puts_r>
 8006dfa:	bf00      	nop
 8006dfc:	200000b8 	.word	0x200000b8

08006e00 <setvbuf>:
 8006e00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006e04:	461d      	mov	r5, r3
 8006e06:	4b57      	ldr	r3, [pc, #348]	@ (8006f64 <setvbuf+0x164>)
 8006e08:	681f      	ldr	r7, [r3, #0]
 8006e0a:	4604      	mov	r4, r0
 8006e0c:	460e      	mov	r6, r1
 8006e0e:	4690      	mov	r8, r2
 8006e10:	b127      	cbz	r7, 8006e1c <setvbuf+0x1c>
 8006e12:	6a3b      	ldr	r3, [r7, #32]
 8006e14:	b913      	cbnz	r3, 8006e1c <setvbuf+0x1c>
 8006e16:	4638      	mov	r0, r7
 8006e18:	f7ff ff4c 	bl	8006cb4 <__sinit>
 8006e1c:	f1b8 0f02 	cmp.w	r8, #2
 8006e20:	d006      	beq.n	8006e30 <setvbuf+0x30>
 8006e22:	f1b8 0f01 	cmp.w	r8, #1
 8006e26:	f200 809a 	bhi.w	8006f5e <setvbuf+0x15e>
 8006e2a:	2d00      	cmp	r5, #0
 8006e2c:	f2c0 8097 	blt.w	8006f5e <setvbuf+0x15e>
 8006e30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e32:	07d9      	lsls	r1, r3, #31
 8006e34:	d405      	bmi.n	8006e42 <setvbuf+0x42>
 8006e36:	89a3      	ldrh	r3, [r4, #12]
 8006e38:	059a      	lsls	r2, r3, #22
 8006e3a:	d402      	bmi.n	8006e42 <setvbuf+0x42>
 8006e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e3e:	f000 fa46 	bl	80072ce <__retarget_lock_acquire_recursive>
 8006e42:	4621      	mov	r1, r4
 8006e44:	4638      	mov	r0, r7
 8006e46:	f7ff fe6d 	bl	8006b24 <_fflush_r>
 8006e4a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e4c:	b141      	cbz	r1, 8006e60 <setvbuf+0x60>
 8006e4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e52:	4299      	cmp	r1, r3
 8006e54:	d002      	beq.n	8006e5c <setvbuf+0x5c>
 8006e56:	4638      	mov	r0, r7
 8006e58:	f000 fa68 	bl	800732c <_free_r>
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e60:	2300      	movs	r3, #0
 8006e62:	61a3      	str	r3, [r4, #24]
 8006e64:	6063      	str	r3, [r4, #4]
 8006e66:	89a3      	ldrh	r3, [r4, #12]
 8006e68:	061b      	lsls	r3, r3, #24
 8006e6a:	d503      	bpl.n	8006e74 <setvbuf+0x74>
 8006e6c:	6921      	ldr	r1, [r4, #16]
 8006e6e:	4638      	mov	r0, r7
 8006e70:	f000 fa5c 	bl	800732c <_free_r>
 8006e74:	89a3      	ldrh	r3, [r4, #12]
 8006e76:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006e7a:	f023 0303 	bic.w	r3, r3, #3
 8006e7e:	f1b8 0f02 	cmp.w	r8, #2
 8006e82:	81a3      	strh	r3, [r4, #12]
 8006e84:	d061      	beq.n	8006f4a <setvbuf+0x14a>
 8006e86:	ab01      	add	r3, sp, #4
 8006e88:	466a      	mov	r2, sp
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	4638      	mov	r0, r7
 8006e8e:	f000 ff85 	bl	8007d9c <__swhatbuf_r>
 8006e92:	89a3      	ldrh	r3, [r4, #12]
 8006e94:	4318      	orrs	r0, r3
 8006e96:	81a0      	strh	r0, [r4, #12]
 8006e98:	bb2d      	cbnz	r5, 8006ee6 <setvbuf+0xe6>
 8006e9a:	9d00      	ldr	r5, [sp, #0]
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	f000 fa8f 	bl	80073c0 <malloc>
 8006ea2:	4606      	mov	r6, r0
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	d152      	bne.n	8006f4e <setvbuf+0x14e>
 8006ea8:	f8dd 9000 	ldr.w	r9, [sp]
 8006eac:	45a9      	cmp	r9, r5
 8006eae:	d140      	bne.n	8006f32 <setvbuf+0x132>
 8006eb0:	f04f 35ff 	mov.w	r5, #4294967295
 8006eb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eb8:	f043 0202 	orr.w	r2, r3, #2
 8006ebc:	81a2      	strh	r2, [r4, #12]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	60a2      	str	r2, [r4, #8]
 8006ec2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006ec6:	6022      	str	r2, [r4, #0]
 8006ec8:	6122      	str	r2, [r4, #16]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	6162      	str	r2, [r4, #20]
 8006ece:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ed0:	07d6      	lsls	r6, r2, #31
 8006ed2:	d404      	bmi.n	8006ede <setvbuf+0xde>
 8006ed4:	0598      	lsls	r0, r3, #22
 8006ed6:	d402      	bmi.n	8006ede <setvbuf+0xde>
 8006ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eda:	f000 f9f9 	bl	80072d0 <__retarget_lock_release_recursive>
 8006ede:	4628      	mov	r0, r5
 8006ee0:	b003      	add	sp, #12
 8006ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ee6:	2e00      	cmp	r6, #0
 8006ee8:	d0d8      	beq.n	8006e9c <setvbuf+0x9c>
 8006eea:	6a3b      	ldr	r3, [r7, #32]
 8006eec:	b913      	cbnz	r3, 8006ef4 <setvbuf+0xf4>
 8006eee:	4638      	mov	r0, r7
 8006ef0:	f7ff fee0 	bl	8006cb4 <__sinit>
 8006ef4:	f1b8 0f01 	cmp.w	r8, #1
 8006ef8:	bf08      	it	eq
 8006efa:	89a3      	ldrheq	r3, [r4, #12]
 8006efc:	6026      	str	r6, [r4, #0]
 8006efe:	bf04      	itt	eq
 8006f00:	f043 0301 	orreq.w	r3, r3, #1
 8006f04:	81a3      	strheq	r3, [r4, #12]
 8006f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f0a:	f013 0208 	ands.w	r2, r3, #8
 8006f0e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006f12:	d01e      	beq.n	8006f52 <setvbuf+0x152>
 8006f14:	07d9      	lsls	r1, r3, #31
 8006f16:	bf41      	itttt	mi
 8006f18:	2200      	movmi	r2, #0
 8006f1a:	426d      	negmi	r5, r5
 8006f1c:	60a2      	strmi	r2, [r4, #8]
 8006f1e:	61a5      	strmi	r5, [r4, #24]
 8006f20:	bf58      	it	pl
 8006f22:	60a5      	strpl	r5, [r4, #8]
 8006f24:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f26:	07d2      	lsls	r2, r2, #31
 8006f28:	d401      	bmi.n	8006f2e <setvbuf+0x12e>
 8006f2a:	059b      	lsls	r3, r3, #22
 8006f2c:	d513      	bpl.n	8006f56 <setvbuf+0x156>
 8006f2e:	2500      	movs	r5, #0
 8006f30:	e7d5      	b.n	8006ede <setvbuf+0xde>
 8006f32:	4648      	mov	r0, r9
 8006f34:	f000 fa44 	bl	80073c0 <malloc>
 8006f38:	4606      	mov	r6, r0
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	d0b8      	beq.n	8006eb0 <setvbuf+0xb0>
 8006f3e:	89a3      	ldrh	r3, [r4, #12]
 8006f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f44:	81a3      	strh	r3, [r4, #12]
 8006f46:	464d      	mov	r5, r9
 8006f48:	e7cf      	b.n	8006eea <setvbuf+0xea>
 8006f4a:	2500      	movs	r5, #0
 8006f4c:	e7b2      	b.n	8006eb4 <setvbuf+0xb4>
 8006f4e:	46a9      	mov	r9, r5
 8006f50:	e7f5      	b.n	8006f3e <setvbuf+0x13e>
 8006f52:	60a2      	str	r2, [r4, #8]
 8006f54:	e7e6      	b.n	8006f24 <setvbuf+0x124>
 8006f56:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f58:	f000 f9ba 	bl	80072d0 <__retarget_lock_release_recursive>
 8006f5c:	e7e7      	b.n	8006f2e <setvbuf+0x12e>
 8006f5e:	f04f 35ff 	mov.w	r5, #4294967295
 8006f62:	e7bc      	b.n	8006ede <setvbuf+0xde>
 8006f64:	200000b8 	.word	0x200000b8

08006f68 <siprintf>:
 8006f68:	b40e      	push	{r1, r2, r3}
 8006f6a:	b510      	push	{r4, lr}
 8006f6c:	b09d      	sub	sp, #116	@ 0x74
 8006f6e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006f70:	9002      	str	r0, [sp, #8]
 8006f72:	9006      	str	r0, [sp, #24]
 8006f74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006f78:	480a      	ldr	r0, [pc, #40]	@ (8006fa4 <siprintf+0x3c>)
 8006f7a:	9107      	str	r1, [sp, #28]
 8006f7c:	9104      	str	r1, [sp, #16]
 8006f7e:	490a      	ldr	r1, [pc, #40]	@ (8006fa8 <siprintf+0x40>)
 8006f80:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f84:	9105      	str	r1, [sp, #20]
 8006f86:	2400      	movs	r4, #0
 8006f88:	a902      	add	r1, sp, #8
 8006f8a:	6800      	ldr	r0, [r0, #0]
 8006f8c:	9301      	str	r3, [sp, #4]
 8006f8e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006f90:	f000 fb28 	bl	80075e4 <_svfiprintf_r>
 8006f94:	9b02      	ldr	r3, [sp, #8]
 8006f96:	701c      	strb	r4, [r3, #0]
 8006f98:	b01d      	add	sp, #116	@ 0x74
 8006f9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f9e:	b003      	add	sp, #12
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	200000b8 	.word	0x200000b8
 8006fa8:	ffff0208 	.word	0xffff0208

08006fac <__sread>:
 8006fac:	b510      	push	{r4, lr}
 8006fae:	460c      	mov	r4, r1
 8006fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fb4:	f000 f93c 	bl	8007230 <_read_r>
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	bfab      	itete	ge
 8006fbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006fbe:	89a3      	ldrhlt	r3, [r4, #12]
 8006fc0:	181b      	addge	r3, r3, r0
 8006fc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006fc6:	bfac      	ite	ge
 8006fc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006fca:	81a3      	strhlt	r3, [r4, #12]
 8006fcc:	bd10      	pop	{r4, pc}

08006fce <__swrite>:
 8006fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fd2:	461f      	mov	r7, r3
 8006fd4:	898b      	ldrh	r3, [r1, #12]
 8006fd6:	05db      	lsls	r3, r3, #23
 8006fd8:	4605      	mov	r5, r0
 8006fda:	460c      	mov	r4, r1
 8006fdc:	4616      	mov	r6, r2
 8006fde:	d505      	bpl.n	8006fec <__swrite+0x1e>
 8006fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f000 f910 	bl	800720c <_lseek_r>
 8006fec:	89a3      	ldrh	r3, [r4, #12]
 8006fee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ff2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ff6:	81a3      	strh	r3, [r4, #12]
 8006ff8:	4632      	mov	r2, r6
 8006ffa:	463b      	mov	r3, r7
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007002:	f000 b927 	b.w	8007254 <_write_r>

08007006 <__sseek>:
 8007006:	b510      	push	{r4, lr}
 8007008:	460c      	mov	r4, r1
 800700a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800700e:	f000 f8fd 	bl	800720c <_lseek_r>
 8007012:	1c43      	adds	r3, r0, #1
 8007014:	89a3      	ldrh	r3, [r4, #12]
 8007016:	bf15      	itete	ne
 8007018:	6560      	strne	r0, [r4, #84]	@ 0x54
 800701a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800701e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007022:	81a3      	strheq	r3, [r4, #12]
 8007024:	bf18      	it	ne
 8007026:	81a3      	strhne	r3, [r4, #12]
 8007028:	bd10      	pop	{r4, pc}

0800702a <__sclose>:
 800702a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800702e:	f000 b8dd 	b.w	80071ec <_close_r>

08007032 <__swbuf_r>:
 8007032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007034:	460e      	mov	r6, r1
 8007036:	4614      	mov	r4, r2
 8007038:	4605      	mov	r5, r0
 800703a:	b118      	cbz	r0, 8007044 <__swbuf_r+0x12>
 800703c:	6a03      	ldr	r3, [r0, #32]
 800703e:	b90b      	cbnz	r3, 8007044 <__swbuf_r+0x12>
 8007040:	f7ff fe38 	bl	8006cb4 <__sinit>
 8007044:	69a3      	ldr	r3, [r4, #24]
 8007046:	60a3      	str	r3, [r4, #8]
 8007048:	89a3      	ldrh	r3, [r4, #12]
 800704a:	071a      	lsls	r2, r3, #28
 800704c:	d501      	bpl.n	8007052 <__swbuf_r+0x20>
 800704e:	6923      	ldr	r3, [r4, #16]
 8007050:	b943      	cbnz	r3, 8007064 <__swbuf_r+0x32>
 8007052:	4621      	mov	r1, r4
 8007054:	4628      	mov	r0, r5
 8007056:	f000 f82b 	bl	80070b0 <__swsetup_r>
 800705a:	b118      	cbz	r0, 8007064 <__swbuf_r+0x32>
 800705c:	f04f 37ff 	mov.w	r7, #4294967295
 8007060:	4638      	mov	r0, r7
 8007062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	6922      	ldr	r2, [r4, #16]
 8007068:	1a98      	subs	r0, r3, r2
 800706a:	6963      	ldr	r3, [r4, #20]
 800706c:	b2f6      	uxtb	r6, r6
 800706e:	4283      	cmp	r3, r0
 8007070:	4637      	mov	r7, r6
 8007072:	dc05      	bgt.n	8007080 <__swbuf_r+0x4e>
 8007074:	4621      	mov	r1, r4
 8007076:	4628      	mov	r0, r5
 8007078:	f7ff fd54 	bl	8006b24 <_fflush_r>
 800707c:	2800      	cmp	r0, #0
 800707e:	d1ed      	bne.n	800705c <__swbuf_r+0x2a>
 8007080:	68a3      	ldr	r3, [r4, #8]
 8007082:	3b01      	subs	r3, #1
 8007084:	60a3      	str	r3, [r4, #8]
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	1c5a      	adds	r2, r3, #1
 800708a:	6022      	str	r2, [r4, #0]
 800708c:	701e      	strb	r6, [r3, #0]
 800708e:	6962      	ldr	r2, [r4, #20]
 8007090:	1c43      	adds	r3, r0, #1
 8007092:	429a      	cmp	r2, r3
 8007094:	d004      	beq.n	80070a0 <__swbuf_r+0x6e>
 8007096:	89a3      	ldrh	r3, [r4, #12]
 8007098:	07db      	lsls	r3, r3, #31
 800709a:	d5e1      	bpl.n	8007060 <__swbuf_r+0x2e>
 800709c:	2e0a      	cmp	r6, #10
 800709e:	d1df      	bne.n	8007060 <__swbuf_r+0x2e>
 80070a0:	4621      	mov	r1, r4
 80070a2:	4628      	mov	r0, r5
 80070a4:	f7ff fd3e 	bl	8006b24 <_fflush_r>
 80070a8:	2800      	cmp	r0, #0
 80070aa:	d0d9      	beq.n	8007060 <__swbuf_r+0x2e>
 80070ac:	e7d6      	b.n	800705c <__swbuf_r+0x2a>
	...

080070b0 <__swsetup_r>:
 80070b0:	b538      	push	{r3, r4, r5, lr}
 80070b2:	4b29      	ldr	r3, [pc, #164]	@ (8007158 <__swsetup_r+0xa8>)
 80070b4:	4605      	mov	r5, r0
 80070b6:	6818      	ldr	r0, [r3, #0]
 80070b8:	460c      	mov	r4, r1
 80070ba:	b118      	cbz	r0, 80070c4 <__swsetup_r+0x14>
 80070bc:	6a03      	ldr	r3, [r0, #32]
 80070be:	b90b      	cbnz	r3, 80070c4 <__swsetup_r+0x14>
 80070c0:	f7ff fdf8 	bl	8006cb4 <__sinit>
 80070c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070c8:	0719      	lsls	r1, r3, #28
 80070ca:	d422      	bmi.n	8007112 <__swsetup_r+0x62>
 80070cc:	06da      	lsls	r2, r3, #27
 80070ce:	d407      	bmi.n	80070e0 <__swsetup_r+0x30>
 80070d0:	2209      	movs	r2, #9
 80070d2:	602a      	str	r2, [r5, #0]
 80070d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070d8:	81a3      	strh	r3, [r4, #12]
 80070da:	f04f 30ff 	mov.w	r0, #4294967295
 80070de:	e033      	b.n	8007148 <__swsetup_r+0x98>
 80070e0:	0758      	lsls	r0, r3, #29
 80070e2:	d512      	bpl.n	800710a <__swsetup_r+0x5a>
 80070e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070e6:	b141      	cbz	r1, 80070fa <__swsetup_r+0x4a>
 80070e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070ec:	4299      	cmp	r1, r3
 80070ee:	d002      	beq.n	80070f6 <__swsetup_r+0x46>
 80070f0:	4628      	mov	r0, r5
 80070f2:	f000 f91b 	bl	800732c <_free_r>
 80070f6:	2300      	movs	r3, #0
 80070f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80070fa:	89a3      	ldrh	r3, [r4, #12]
 80070fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007100:	81a3      	strh	r3, [r4, #12]
 8007102:	2300      	movs	r3, #0
 8007104:	6063      	str	r3, [r4, #4]
 8007106:	6923      	ldr	r3, [r4, #16]
 8007108:	6023      	str	r3, [r4, #0]
 800710a:	89a3      	ldrh	r3, [r4, #12]
 800710c:	f043 0308 	orr.w	r3, r3, #8
 8007110:	81a3      	strh	r3, [r4, #12]
 8007112:	6923      	ldr	r3, [r4, #16]
 8007114:	b94b      	cbnz	r3, 800712a <__swsetup_r+0x7a>
 8007116:	89a3      	ldrh	r3, [r4, #12]
 8007118:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800711c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007120:	d003      	beq.n	800712a <__swsetup_r+0x7a>
 8007122:	4621      	mov	r1, r4
 8007124:	4628      	mov	r0, r5
 8007126:	f000 fe5f 	bl	8007de8 <__smakebuf_r>
 800712a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800712e:	f013 0201 	ands.w	r2, r3, #1
 8007132:	d00a      	beq.n	800714a <__swsetup_r+0x9a>
 8007134:	2200      	movs	r2, #0
 8007136:	60a2      	str	r2, [r4, #8]
 8007138:	6962      	ldr	r2, [r4, #20]
 800713a:	4252      	negs	r2, r2
 800713c:	61a2      	str	r2, [r4, #24]
 800713e:	6922      	ldr	r2, [r4, #16]
 8007140:	b942      	cbnz	r2, 8007154 <__swsetup_r+0xa4>
 8007142:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007146:	d1c5      	bne.n	80070d4 <__swsetup_r+0x24>
 8007148:	bd38      	pop	{r3, r4, r5, pc}
 800714a:	0799      	lsls	r1, r3, #30
 800714c:	bf58      	it	pl
 800714e:	6962      	ldrpl	r2, [r4, #20]
 8007150:	60a2      	str	r2, [r4, #8]
 8007152:	e7f4      	b.n	800713e <__swsetup_r+0x8e>
 8007154:	2000      	movs	r0, #0
 8007156:	e7f7      	b.n	8007148 <__swsetup_r+0x98>
 8007158:	200000b8 	.word	0x200000b8

0800715c <memmove>:
 800715c:	4288      	cmp	r0, r1
 800715e:	b510      	push	{r4, lr}
 8007160:	eb01 0402 	add.w	r4, r1, r2
 8007164:	d902      	bls.n	800716c <memmove+0x10>
 8007166:	4284      	cmp	r4, r0
 8007168:	4623      	mov	r3, r4
 800716a:	d807      	bhi.n	800717c <memmove+0x20>
 800716c:	1e43      	subs	r3, r0, #1
 800716e:	42a1      	cmp	r1, r4
 8007170:	d008      	beq.n	8007184 <memmove+0x28>
 8007172:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007176:	f803 2f01 	strb.w	r2, [r3, #1]!
 800717a:	e7f8      	b.n	800716e <memmove+0x12>
 800717c:	4402      	add	r2, r0
 800717e:	4601      	mov	r1, r0
 8007180:	428a      	cmp	r2, r1
 8007182:	d100      	bne.n	8007186 <memmove+0x2a>
 8007184:	bd10      	pop	{r4, pc}
 8007186:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800718a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800718e:	e7f7      	b.n	8007180 <memmove+0x24>

08007190 <memset>:
 8007190:	4402      	add	r2, r0
 8007192:	4603      	mov	r3, r0
 8007194:	4293      	cmp	r3, r2
 8007196:	d100      	bne.n	800719a <memset+0xa>
 8007198:	4770      	bx	lr
 800719a:	f803 1b01 	strb.w	r1, [r3], #1
 800719e:	e7f9      	b.n	8007194 <memset+0x4>

080071a0 <strncmp>:
 80071a0:	b510      	push	{r4, lr}
 80071a2:	b16a      	cbz	r2, 80071c0 <strncmp+0x20>
 80071a4:	3901      	subs	r1, #1
 80071a6:	1884      	adds	r4, r0, r2
 80071a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d103      	bne.n	80071bc <strncmp+0x1c>
 80071b4:	42a0      	cmp	r0, r4
 80071b6:	d001      	beq.n	80071bc <strncmp+0x1c>
 80071b8:	2a00      	cmp	r2, #0
 80071ba:	d1f5      	bne.n	80071a8 <strncmp+0x8>
 80071bc:	1ad0      	subs	r0, r2, r3
 80071be:	bd10      	pop	{r4, pc}
 80071c0:	4610      	mov	r0, r2
 80071c2:	e7fc      	b.n	80071be <strncmp+0x1e>

080071c4 <strncpy>:
 80071c4:	b510      	push	{r4, lr}
 80071c6:	3901      	subs	r1, #1
 80071c8:	4603      	mov	r3, r0
 80071ca:	b132      	cbz	r2, 80071da <strncpy+0x16>
 80071cc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80071d0:	f803 4b01 	strb.w	r4, [r3], #1
 80071d4:	3a01      	subs	r2, #1
 80071d6:	2c00      	cmp	r4, #0
 80071d8:	d1f7      	bne.n	80071ca <strncpy+0x6>
 80071da:	441a      	add	r2, r3
 80071dc:	2100      	movs	r1, #0
 80071de:	4293      	cmp	r3, r2
 80071e0:	d100      	bne.n	80071e4 <strncpy+0x20>
 80071e2:	bd10      	pop	{r4, pc}
 80071e4:	f803 1b01 	strb.w	r1, [r3], #1
 80071e8:	e7f9      	b.n	80071de <strncpy+0x1a>
	...

080071ec <_close_r>:
 80071ec:	b538      	push	{r3, r4, r5, lr}
 80071ee:	4d06      	ldr	r5, [pc, #24]	@ (8007208 <_close_r+0x1c>)
 80071f0:	2300      	movs	r3, #0
 80071f2:	4604      	mov	r4, r0
 80071f4:	4608      	mov	r0, r1
 80071f6:	602b      	str	r3, [r5, #0]
 80071f8:	f7fb f81e 	bl	8002238 <_close>
 80071fc:	1c43      	adds	r3, r0, #1
 80071fe:	d102      	bne.n	8007206 <_close_r+0x1a>
 8007200:	682b      	ldr	r3, [r5, #0]
 8007202:	b103      	cbz	r3, 8007206 <_close_r+0x1a>
 8007204:	6023      	str	r3, [r4, #0]
 8007206:	bd38      	pop	{r3, r4, r5, pc}
 8007208:	20000808 	.word	0x20000808

0800720c <_lseek_r>:
 800720c:	b538      	push	{r3, r4, r5, lr}
 800720e:	4d07      	ldr	r5, [pc, #28]	@ (800722c <_lseek_r+0x20>)
 8007210:	4604      	mov	r4, r0
 8007212:	4608      	mov	r0, r1
 8007214:	4611      	mov	r1, r2
 8007216:	2200      	movs	r2, #0
 8007218:	602a      	str	r2, [r5, #0]
 800721a:	461a      	mov	r2, r3
 800721c:	f7fb f833 	bl	8002286 <_lseek>
 8007220:	1c43      	adds	r3, r0, #1
 8007222:	d102      	bne.n	800722a <_lseek_r+0x1e>
 8007224:	682b      	ldr	r3, [r5, #0]
 8007226:	b103      	cbz	r3, 800722a <_lseek_r+0x1e>
 8007228:	6023      	str	r3, [r4, #0]
 800722a:	bd38      	pop	{r3, r4, r5, pc}
 800722c:	20000808 	.word	0x20000808

08007230 <_read_r>:
 8007230:	b538      	push	{r3, r4, r5, lr}
 8007232:	4d07      	ldr	r5, [pc, #28]	@ (8007250 <_read_r+0x20>)
 8007234:	4604      	mov	r4, r0
 8007236:	4608      	mov	r0, r1
 8007238:	4611      	mov	r1, r2
 800723a:	2200      	movs	r2, #0
 800723c:	602a      	str	r2, [r5, #0]
 800723e:	461a      	mov	r2, r3
 8007240:	f7fa ffc1 	bl	80021c6 <_read>
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	d102      	bne.n	800724e <_read_r+0x1e>
 8007248:	682b      	ldr	r3, [r5, #0]
 800724a:	b103      	cbz	r3, 800724e <_read_r+0x1e>
 800724c:	6023      	str	r3, [r4, #0]
 800724e:	bd38      	pop	{r3, r4, r5, pc}
 8007250:	20000808 	.word	0x20000808

08007254 <_write_r>:
 8007254:	b538      	push	{r3, r4, r5, lr}
 8007256:	4d07      	ldr	r5, [pc, #28]	@ (8007274 <_write_r+0x20>)
 8007258:	4604      	mov	r4, r0
 800725a:	4608      	mov	r0, r1
 800725c:	4611      	mov	r1, r2
 800725e:	2200      	movs	r2, #0
 8007260:	602a      	str	r2, [r5, #0]
 8007262:	461a      	mov	r2, r3
 8007264:	f7fa ffcc 	bl	8002200 <_write>
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d102      	bne.n	8007272 <_write_r+0x1e>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	b103      	cbz	r3, 8007272 <_write_r+0x1e>
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	20000808 	.word	0x20000808

08007278 <__errno>:
 8007278:	4b01      	ldr	r3, [pc, #4]	@ (8007280 <__errno+0x8>)
 800727a:	6818      	ldr	r0, [r3, #0]
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	200000b8 	.word	0x200000b8

08007284 <__libc_init_array>:
 8007284:	b570      	push	{r4, r5, r6, lr}
 8007286:	4d0d      	ldr	r5, [pc, #52]	@ (80072bc <__libc_init_array+0x38>)
 8007288:	4c0d      	ldr	r4, [pc, #52]	@ (80072c0 <__libc_init_array+0x3c>)
 800728a:	1b64      	subs	r4, r4, r5
 800728c:	10a4      	asrs	r4, r4, #2
 800728e:	2600      	movs	r6, #0
 8007290:	42a6      	cmp	r6, r4
 8007292:	d109      	bne.n	80072a8 <__libc_init_array+0x24>
 8007294:	4d0b      	ldr	r5, [pc, #44]	@ (80072c4 <__libc_init_array+0x40>)
 8007296:	4c0c      	ldr	r4, [pc, #48]	@ (80072c8 <__libc_init_array+0x44>)
 8007298:	f000 fe96 	bl	8007fc8 <_init>
 800729c:	1b64      	subs	r4, r4, r5
 800729e:	10a4      	asrs	r4, r4, #2
 80072a0:	2600      	movs	r6, #0
 80072a2:	42a6      	cmp	r6, r4
 80072a4:	d105      	bne.n	80072b2 <__libc_init_array+0x2e>
 80072a6:	bd70      	pop	{r4, r5, r6, pc}
 80072a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80072ac:	4798      	blx	r3
 80072ae:	3601      	adds	r6, #1
 80072b0:	e7ee      	b.n	8007290 <__libc_init_array+0xc>
 80072b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80072b6:	4798      	blx	r3
 80072b8:	3601      	adds	r6, #1
 80072ba:	e7f2      	b.n	80072a2 <__libc_init_array+0x1e>
 80072bc:	0800a560 	.word	0x0800a560
 80072c0:	0800a560 	.word	0x0800a560
 80072c4:	0800a560 	.word	0x0800a560
 80072c8:	0800a564 	.word	0x0800a564

080072cc <__retarget_lock_init_recursive>:
 80072cc:	4770      	bx	lr

080072ce <__retarget_lock_acquire_recursive>:
 80072ce:	4770      	bx	lr

080072d0 <__retarget_lock_release_recursive>:
 80072d0:	4770      	bx	lr

080072d2 <memcpy>:
 80072d2:	440a      	add	r2, r1
 80072d4:	4291      	cmp	r1, r2
 80072d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80072da:	d100      	bne.n	80072de <memcpy+0xc>
 80072dc:	4770      	bx	lr
 80072de:	b510      	push	{r4, lr}
 80072e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072e8:	4291      	cmp	r1, r2
 80072ea:	d1f9      	bne.n	80072e0 <memcpy+0xe>
 80072ec:	bd10      	pop	{r4, pc}
	...

080072f0 <__assert_func>:
 80072f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072f2:	4614      	mov	r4, r2
 80072f4:	461a      	mov	r2, r3
 80072f6:	4b09      	ldr	r3, [pc, #36]	@ (800731c <__assert_func+0x2c>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4605      	mov	r5, r0
 80072fc:	68d8      	ldr	r0, [r3, #12]
 80072fe:	b14c      	cbz	r4, 8007314 <__assert_func+0x24>
 8007300:	4b07      	ldr	r3, [pc, #28]	@ (8007320 <__assert_func+0x30>)
 8007302:	9100      	str	r1, [sp, #0]
 8007304:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007308:	4906      	ldr	r1, [pc, #24]	@ (8007324 <__assert_func+0x34>)
 800730a:	462b      	mov	r3, r5
 800730c:	f000 fd34 	bl	8007d78 <fiprintf>
 8007310:	f000 fdd8 	bl	8007ec4 <abort>
 8007314:	4b04      	ldr	r3, [pc, #16]	@ (8007328 <__assert_func+0x38>)
 8007316:	461c      	mov	r4, r3
 8007318:	e7f3      	b.n	8007302 <__assert_func+0x12>
 800731a:	bf00      	nop
 800731c:	200000b8 	.word	0x200000b8
 8007320:	0800a3e7 	.word	0x0800a3e7
 8007324:	0800a3f4 	.word	0x0800a3f4
 8007328:	0800a422 	.word	0x0800a422

0800732c <_free_r>:
 800732c:	b538      	push	{r3, r4, r5, lr}
 800732e:	4605      	mov	r5, r0
 8007330:	2900      	cmp	r1, #0
 8007332:	d041      	beq.n	80073b8 <_free_r+0x8c>
 8007334:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007338:	1f0c      	subs	r4, r1, #4
 800733a:	2b00      	cmp	r3, #0
 800733c:	bfb8      	it	lt
 800733e:	18e4      	addlt	r4, r4, r3
 8007340:	f000 f8e8 	bl	8007514 <__malloc_lock>
 8007344:	4a1d      	ldr	r2, [pc, #116]	@ (80073bc <_free_r+0x90>)
 8007346:	6813      	ldr	r3, [r2, #0]
 8007348:	b933      	cbnz	r3, 8007358 <_free_r+0x2c>
 800734a:	6063      	str	r3, [r4, #4]
 800734c:	6014      	str	r4, [r2, #0]
 800734e:	4628      	mov	r0, r5
 8007350:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007354:	f000 b8e4 	b.w	8007520 <__malloc_unlock>
 8007358:	42a3      	cmp	r3, r4
 800735a:	d908      	bls.n	800736e <_free_r+0x42>
 800735c:	6820      	ldr	r0, [r4, #0]
 800735e:	1821      	adds	r1, r4, r0
 8007360:	428b      	cmp	r3, r1
 8007362:	bf01      	itttt	eq
 8007364:	6819      	ldreq	r1, [r3, #0]
 8007366:	685b      	ldreq	r3, [r3, #4]
 8007368:	1809      	addeq	r1, r1, r0
 800736a:	6021      	streq	r1, [r4, #0]
 800736c:	e7ed      	b.n	800734a <_free_r+0x1e>
 800736e:	461a      	mov	r2, r3
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	b10b      	cbz	r3, 8007378 <_free_r+0x4c>
 8007374:	42a3      	cmp	r3, r4
 8007376:	d9fa      	bls.n	800736e <_free_r+0x42>
 8007378:	6811      	ldr	r1, [r2, #0]
 800737a:	1850      	adds	r0, r2, r1
 800737c:	42a0      	cmp	r0, r4
 800737e:	d10b      	bne.n	8007398 <_free_r+0x6c>
 8007380:	6820      	ldr	r0, [r4, #0]
 8007382:	4401      	add	r1, r0
 8007384:	1850      	adds	r0, r2, r1
 8007386:	4283      	cmp	r3, r0
 8007388:	6011      	str	r1, [r2, #0]
 800738a:	d1e0      	bne.n	800734e <_free_r+0x22>
 800738c:	6818      	ldr	r0, [r3, #0]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	6053      	str	r3, [r2, #4]
 8007392:	4408      	add	r0, r1
 8007394:	6010      	str	r0, [r2, #0]
 8007396:	e7da      	b.n	800734e <_free_r+0x22>
 8007398:	d902      	bls.n	80073a0 <_free_r+0x74>
 800739a:	230c      	movs	r3, #12
 800739c:	602b      	str	r3, [r5, #0]
 800739e:	e7d6      	b.n	800734e <_free_r+0x22>
 80073a0:	6820      	ldr	r0, [r4, #0]
 80073a2:	1821      	adds	r1, r4, r0
 80073a4:	428b      	cmp	r3, r1
 80073a6:	bf04      	itt	eq
 80073a8:	6819      	ldreq	r1, [r3, #0]
 80073aa:	685b      	ldreq	r3, [r3, #4]
 80073ac:	6063      	str	r3, [r4, #4]
 80073ae:	bf04      	itt	eq
 80073b0:	1809      	addeq	r1, r1, r0
 80073b2:	6021      	streq	r1, [r4, #0]
 80073b4:	6054      	str	r4, [r2, #4]
 80073b6:	e7ca      	b.n	800734e <_free_r+0x22>
 80073b8:	bd38      	pop	{r3, r4, r5, pc}
 80073ba:	bf00      	nop
 80073bc:	20000814 	.word	0x20000814

080073c0 <malloc>:
 80073c0:	4b02      	ldr	r3, [pc, #8]	@ (80073cc <malloc+0xc>)
 80073c2:	4601      	mov	r1, r0
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	f000 b825 	b.w	8007414 <_malloc_r>
 80073ca:	bf00      	nop
 80073cc:	200000b8 	.word	0x200000b8

080073d0 <sbrk_aligned>:
 80073d0:	b570      	push	{r4, r5, r6, lr}
 80073d2:	4e0f      	ldr	r6, [pc, #60]	@ (8007410 <sbrk_aligned+0x40>)
 80073d4:	460c      	mov	r4, r1
 80073d6:	6831      	ldr	r1, [r6, #0]
 80073d8:	4605      	mov	r5, r0
 80073da:	b911      	cbnz	r1, 80073e2 <sbrk_aligned+0x12>
 80073dc:	f000 fd62 	bl	8007ea4 <_sbrk_r>
 80073e0:	6030      	str	r0, [r6, #0]
 80073e2:	4621      	mov	r1, r4
 80073e4:	4628      	mov	r0, r5
 80073e6:	f000 fd5d 	bl	8007ea4 <_sbrk_r>
 80073ea:	1c43      	adds	r3, r0, #1
 80073ec:	d103      	bne.n	80073f6 <sbrk_aligned+0x26>
 80073ee:	f04f 34ff 	mov.w	r4, #4294967295
 80073f2:	4620      	mov	r0, r4
 80073f4:	bd70      	pop	{r4, r5, r6, pc}
 80073f6:	1cc4      	adds	r4, r0, #3
 80073f8:	f024 0403 	bic.w	r4, r4, #3
 80073fc:	42a0      	cmp	r0, r4
 80073fe:	d0f8      	beq.n	80073f2 <sbrk_aligned+0x22>
 8007400:	1a21      	subs	r1, r4, r0
 8007402:	4628      	mov	r0, r5
 8007404:	f000 fd4e 	bl	8007ea4 <_sbrk_r>
 8007408:	3001      	adds	r0, #1
 800740a:	d1f2      	bne.n	80073f2 <sbrk_aligned+0x22>
 800740c:	e7ef      	b.n	80073ee <sbrk_aligned+0x1e>
 800740e:	bf00      	nop
 8007410:	20000810 	.word	0x20000810

08007414 <_malloc_r>:
 8007414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007418:	1ccd      	adds	r5, r1, #3
 800741a:	f025 0503 	bic.w	r5, r5, #3
 800741e:	3508      	adds	r5, #8
 8007420:	2d0c      	cmp	r5, #12
 8007422:	bf38      	it	cc
 8007424:	250c      	movcc	r5, #12
 8007426:	2d00      	cmp	r5, #0
 8007428:	4606      	mov	r6, r0
 800742a:	db01      	blt.n	8007430 <_malloc_r+0x1c>
 800742c:	42a9      	cmp	r1, r5
 800742e:	d904      	bls.n	800743a <_malloc_r+0x26>
 8007430:	230c      	movs	r3, #12
 8007432:	6033      	str	r3, [r6, #0]
 8007434:	2000      	movs	r0, #0
 8007436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800743a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007510 <_malloc_r+0xfc>
 800743e:	f000 f869 	bl	8007514 <__malloc_lock>
 8007442:	f8d8 3000 	ldr.w	r3, [r8]
 8007446:	461c      	mov	r4, r3
 8007448:	bb44      	cbnz	r4, 800749c <_malloc_r+0x88>
 800744a:	4629      	mov	r1, r5
 800744c:	4630      	mov	r0, r6
 800744e:	f7ff ffbf 	bl	80073d0 <sbrk_aligned>
 8007452:	1c43      	adds	r3, r0, #1
 8007454:	4604      	mov	r4, r0
 8007456:	d158      	bne.n	800750a <_malloc_r+0xf6>
 8007458:	f8d8 4000 	ldr.w	r4, [r8]
 800745c:	4627      	mov	r7, r4
 800745e:	2f00      	cmp	r7, #0
 8007460:	d143      	bne.n	80074ea <_malloc_r+0xd6>
 8007462:	2c00      	cmp	r4, #0
 8007464:	d04b      	beq.n	80074fe <_malloc_r+0xea>
 8007466:	6823      	ldr	r3, [r4, #0]
 8007468:	4639      	mov	r1, r7
 800746a:	4630      	mov	r0, r6
 800746c:	eb04 0903 	add.w	r9, r4, r3
 8007470:	f000 fd18 	bl	8007ea4 <_sbrk_r>
 8007474:	4581      	cmp	r9, r0
 8007476:	d142      	bne.n	80074fe <_malloc_r+0xea>
 8007478:	6821      	ldr	r1, [r4, #0]
 800747a:	1a6d      	subs	r5, r5, r1
 800747c:	4629      	mov	r1, r5
 800747e:	4630      	mov	r0, r6
 8007480:	f7ff ffa6 	bl	80073d0 <sbrk_aligned>
 8007484:	3001      	adds	r0, #1
 8007486:	d03a      	beq.n	80074fe <_malloc_r+0xea>
 8007488:	6823      	ldr	r3, [r4, #0]
 800748a:	442b      	add	r3, r5
 800748c:	6023      	str	r3, [r4, #0]
 800748e:	f8d8 3000 	ldr.w	r3, [r8]
 8007492:	685a      	ldr	r2, [r3, #4]
 8007494:	bb62      	cbnz	r2, 80074f0 <_malloc_r+0xdc>
 8007496:	f8c8 7000 	str.w	r7, [r8]
 800749a:	e00f      	b.n	80074bc <_malloc_r+0xa8>
 800749c:	6822      	ldr	r2, [r4, #0]
 800749e:	1b52      	subs	r2, r2, r5
 80074a0:	d420      	bmi.n	80074e4 <_malloc_r+0xd0>
 80074a2:	2a0b      	cmp	r2, #11
 80074a4:	d917      	bls.n	80074d6 <_malloc_r+0xc2>
 80074a6:	1961      	adds	r1, r4, r5
 80074a8:	42a3      	cmp	r3, r4
 80074aa:	6025      	str	r5, [r4, #0]
 80074ac:	bf18      	it	ne
 80074ae:	6059      	strne	r1, [r3, #4]
 80074b0:	6863      	ldr	r3, [r4, #4]
 80074b2:	bf08      	it	eq
 80074b4:	f8c8 1000 	streq.w	r1, [r8]
 80074b8:	5162      	str	r2, [r4, r5]
 80074ba:	604b      	str	r3, [r1, #4]
 80074bc:	4630      	mov	r0, r6
 80074be:	f000 f82f 	bl	8007520 <__malloc_unlock>
 80074c2:	f104 000b 	add.w	r0, r4, #11
 80074c6:	1d23      	adds	r3, r4, #4
 80074c8:	f020 0007 	bic.w	r0, r0, #7
 80074cc:	1ac2      	subs	r2, r0, r3
 80074ce:	bf1c      	itt	ne
 80074d0:	1a1b      	subne	r3, r3, r0
 80074d2:	50a3      	strne	r3, [r4, r2]
 80074d4:	e7af      	b.n	8007436 <_malloc_r+0x22>
 80074d6:	6862      	ldr	r2, [r4, #4]
 80074d8:	42a3      	cmp	r3, r4
 80074da:	bf0c      	ite	eq
 80074dc:	f8c8 2000 	streq.w	r2, [r8]
 80074e0:	605a      	strne	r2, [r3, #4]
 80074e2:	e7eb      	b.n	80074bc <_malloc_r+0xa8>
 80074e4:	4623      	mov	r3, r4
 80074e6:	6864      	ldr	r4, [r4, #4]
 80074e8:	e7ae      	b.n	8007448 <_malloc_r+0x34>
 80074ea:	463c      	mov	r4, r7
 80074ec:	687f      	ldr	r7, [r7, #4]
 80074ee:	e7b6      	b.n	800745e <_malloc_r+0x4a>
 80074f0:	461a      	mov	r2, r3
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	42a3      	cmp	r3, r4
 80074f6:	d1fb      	bne.n	80074f0 <_malloc_r+0xdc>
 80074f8:	2300      	movs	r3, #0
 80074fa:	6053      	str	r3, [r2, #4]
 80074fc:	e7de      	b.n	80074bc <_malloc_r+0xa8>
 80074fe:	230c      	movs	r3, #12
 8007500:	6033      	str	r3, [r6, #0]
 8007502:	4630      	mov	r0, r6
 8007504:	f000 f80c 	bl	8007520 <__malloc_unlock>
 8007508:	e794      	b.n	8007434 <_malloc_r+0x20>
 800750a:	6005      	str	r5, [r0, #0]
 800750c:	e7d6      	b.n	80074bc <_malloc_r+0xa8>
 800750e:	bf00      	nop
 8007510:	20000814 	.word	0x20000814

08007514 <__malloc_lock>:
 8007514:	4801      	ldr	r0, [pc, #4]	@ (800751c <__malloc_lock+0x8>)
 8007516:	f7ff beda 	b.w	80072ce <__retarget_lock_acquire_recursive>
 800751a:	bf00      	nop
 800751c:	2000080c 	.word	0x2000080c

08007520 <__malloc_unlock>:
 8007520:	4801      	ldr	r0, [pc, #4]	@ (8007528 <__malloc_unlock+0x8>)
 8007522:	f7ff bed5 	b.w	80072d0 <__retarget_lock_release_recursive>
 8007526:	bf00      	nop
 8007528:	2000080c 	.word	0x2000080c

0800752c <__ssputs_r>:
 800752c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007530:	688e      	ldr	r6, [r1, #8]
 8007532:	461f      	mov	r7, r3
 8007534:	42be      	cmp	r6, r7
 8007536:	680b      	ldr	r3, [r1, #0]
 8007538:	4682      	mov	sl, r0
 800753a:	460c      	mov	r4, r1
 800753c:	4690      	mov	r8, r2
 800753e:	d82d      	bhi.n	800759c <__ssputs_r+0x70>
 8007540:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007544:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007548:	d026      	beq.n	8007598 <__ssputs_r+0x6c>
 800754a:	6965      	ldr	r5, [r4, #20]
 800754c:	6909      	ldr	r1, [r1, #16]
 800754e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007552:	eba3 0901 	sub.w	r9, r3, r1
 8007556:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800755a:	1c7b      	adds	r3, r7, #1
 800755c:	444b      	add	r3, r9
 800755e:	106d      	asrs	r5, r5, #1
 8007560:	429d      	cmp	r5, r3
 8007562:	bf38      	it	cc
 8007564:	461d      	movcc	r5, r3
 8007566:	0553      	lsls	r3, r2, #21
 8007568:	d527      	bpl.n	80075ba <__ssputs_r+0x8e>
 800756a:	4629      	mov	r1, r5
 800756c:	f7ff ff52 	bl	8007414 <_malloc_r>
 8007570:	4606      	mov	r6, r0
 8007572:	b360      	cbz	r0, 80075ce <__ssputs_r+0xa2>
 8007574:	6921      	ldr	r1, [r4, #16]
 8007576:	464a      	mov	r2, r9
 8007578:	f7ff feab 	bl	80072d2 <memcpy>
 800757c:	89a3      	ldrh	r3, [r4, #12]
 800757e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007582:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007586:	81a3      	strh	r3, [r4, #12]
 8007588:	6126      	str	r6, [r4, #16]
 800758a:	6165      	str	r5, [r4, #20]
 800758c:	444e      	add	r6, r9
 800758e:	eba5 0509 	sub.w	r5, r5, r9
 8007592:	6026      	str	r6, [r4, #0]
 8007594:	60a5      	str	r5, [r4, #8]
 8007596:	463e      	mov	r6, r7
 8007598:	42be      	cmp	r6, r7
 800759a:	d900      	bls.n	800759e <__ssputs_r+0x72>
 800759c:	463e      	mov	r6, r7
 800759e:	6820      	ldr	r0, [r4, #0]
 80075a0:	4632      	mov	r2, r6
 80075a2:	4641      	mov	r1, r8
 80075a4:	f7ff fdda 	bl	800715c <memmove>
 80075a8:	68a3      	ldr	r3, [r4, #8]
 80075aa:	1b9b      	subs	r3, r3, r6
 80075ac:	60a3      	str	r3, [r4, #8]
 80075ae:	6823      	ldr	r3, [r4, #0]
 80075b0:	4433      	add	r3, r6
 80075b2:	6023      	str	r3, [r4, #0]
 80075b4:	2000      	movs	r0, #0
 80075b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ba:	462a      	mov	r2, r5
 80075bc:	f000 fc89 	bl	8007ed2 <_realloc_r>
 80075c0:	4606      	mov	r6, r0
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d1e0      	bne.n	8007588 <__ssputs_r+0x5c>
 80075c6:	6921      	ldr	r1, [r4, #16]
 80075c8:	4650      	mov	r0, sl
 80075ca:	f7ff feaf 	bl	800732c <_free_r>
 80075ce:	230c      	movs	r3, #12
 80075d0:	f8ca 3000 	str.w	r3, [sl]
 80075d4:	89a3      	ldrh	r3, [r4, #12]
 80075d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075da:	81a3      	strh	r3, [r4, #12]
 80075dc:	f04f 30ff 	mov.w	r0, #4294967295
 80075e0:	e7e9      	b.n	80075b6 <__ssputs_r+0x8a>
	...

080075e4 <_svfiprintf_r>:
 80075e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e8:	4698      	mov	r8, r3
 80075ea:	898b      	ldrh	r3, [r1, #12]
 80075ec:	061b      	lsls	r3, r3, #24
 80075ee:	b09d      	sub	sp, #116	@ 0x74
 80075f0:	4607      	mov	r7, r0
 80075f2:	460d      	mov	r5, r1
 80075f4:	4614      	mov	r4, r2
 80075f6:	d510      	bpl.n	800761a <_svfiprintf_r+0x36>
 80075f8:	690b      	ldr	r3, [r1, #16]
 80075fa:	b973      	cbnz	r3, 800761a <_svfiprintf_r+0x36>
 80075fc:	2140      	movs	r1, #64	@ 0x40
 80075fe:	f7ff ff09 	bl	8007414 <_malloc_r>
 8007602:	6028      	str	r0, [r5, #0]
 8007604:	6128      	str	r0, [r5, #16]
 8007606:	b930      	cbnz	r0, 8007616 <_svfiprintf_r+0x32>
 8007608:	230c      	movs	r3, #12
 800760a:	603b      	str	r3, [r7, #0]
 800760c:	f04f 30ff 	mov.w	r0, #4294967295
 8007610:	b01d      	add	sp, #116	@ 0x74
 8007612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007616:	2340      	movs	r3, #64	@ 0x40
 8007618:	616b      	str	r3, [r5, #20]
 800761a:	2300      	movs	r3, #0
 800761c:	9309      	str	r3, [sp, #36]	@ 0x24
 800761e:	2320      	movs	r3, #32
 8007620:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007624:	f8cd 800c 	str.w	r8, [sp, #12]
 8007628:	2330      	movs	r3, #48	@ 0x30
 800762a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80077c8 <_svfiprintf_r+0x1e4>
 800762e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007632:	f04f 0901 	mov.w	r9, #1
 8007636:	4623      	mov	r3, r4
 8007638:	469a      	mov	sl, r3
 800763a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800763e:	b10a      	cbz	r2, 8007644 <_svfiprintf_r+0x60>
 8007640:	2a25      	cmp	r2, #37	@ 0x25
 8007642:	d1f9      	bne.n	8007638 <_svfiprintf_r+0x54>
 8007644:	ebba 0b04 	subs.w	fp, sl, r4
 8007648:	d00b      	beq.n	8007662 <_svfiprintf_r+0x7e>
 800764a:	465b      	mov	r3, fp
 800764c:	4622      	mov	r2, r4
 800764e:	4629      	mov	r1, r5
 8007650:	4638      	mov	r0, r7
 8007652:	f7ff ff6b 	bl	800752c <__ssputs_r>
 8007656:	3001      	adds	r0, #1
 8007658:	f000 80a7 	beq.w	80077aa <_svfiprintf_r+0x1c6>
 800765c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800765e:	445a      	add	r2, fp
 8007660:	9209      	str	r2, [sp, #36]	@ 0x24
 8007662:	f89a 3000 	ldrb.w	r3, [sl]
 8007666:	2b00      	cmp	r3, #0
 8007668:	f000 809f 	beq.w	80077aa <_svfiprintf_r+0x1c6>
 800766c:	2300      	movs	r3, #0
 800766e:	f04f 32ff 	mov.w	r2, #4294967295
 8007672:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007676:	f10a 0a01 	add.w	sl, sl, #1
 800767a:	9304      	str	r3, [sp, #16]
 800767c:	9307      	str	r3, [sp, #28]
 800767e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007682:	931a      	str	r3, [sp, #104]	@ 0x68
 8007684:	4654      	mov	r4, sl
 8007686:	2205      	movs	r2, #5
 8007688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800768c:	484e      	ldr	r0, [pc, #312]	@ (80077c8 <_svfiprintf_r+0x1e4>)
 800768e:	f7f8 fdb7 	bl	8000200 <memchr>
 8007692:	9a04      	ldr	r2, [sp, #16]
 8007694:	b9d8      	cbnz	r0, 80076ce <_svfiprintf_r+0xea>
 8007696:	06d0      	lsls	r0, r2, #27
 8007698:	bf44      	itt	mi
 800769a:	2320      	movmi	r3, #32
 800769c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076a0:	0711      	lsls	r1, r2, #28
 80076a2:	bf44      	itt	mi
 80076a4:	232b      	movmi	r3, #43	@ 0x2b
 80076a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076aa:	f89a 3000 	ldrb.w	r3, [sl]
 80076ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80076b0:	d015      	beq.n	80076de <_svfiprintf_r+0xfa>
 80076b2:	9a07      	ldr	r2, [sp, #28]
 80076b4:	4654      	mov	r4, sl
 80076b6:	2000      	movs	r0, #0
 80076b8:	f04f 0c0a 	mov.w	ip, #10
 80076bc:	4621      	mov	r1, r4
 80076be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076c2:	3b30      	subs	r3, #48	@ 0x30
 80076c4:	2b09      	cmp	r3, #9
 80076c6:	d94b      	bls.n	8007760 <_svfiprintf_r+0x17c>
 80076c8:	b1b0      	cbz	r0, 80076f8 <_svfiprintf_r+0x114>
 80076ca:	9207      	str	r2, [sp, #28]
 80076cc:	e014      	b.n	80076f8 <_svfiprintf_r+0x114>
 80076ce:	eba0 0308 	sub.w	r3, r0, r8
 80076d2:	fa09 f303 	lsl.w	r3, r9, r3
 80076d6:	4313      	orrs	r3, r2
 80076d8:	9304      	str	r3, [sp, #16]
 80076da:	46a2      	mov	sl, r4
 80076dc:	e7d2      	b.n	8007684 <_svfiprintf_r+0xa0>
 80076de:	9b03      	ldr	r3, [sp, #12]
 80076e0:	1d19      	adds	r1, r3, #4
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	9103      	str	r1, [sp, #12]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	bfbb      	ittet	lt
 80076ea:	425b      	neglt	r3, r3
 80076ec:	f042 0202 	orrlt.w	r2, r2, #2
 80076f0:	9307      	strge	r3, [sp, #28]
 80076f2:	9307      	strlt	r3, [sp, #28]
 80076f4:	bfb8      	it	lt
 80076f6:	9204      	strlt	r2, [sp, #16]
 80076f8:	7823      	ldrb	r3, [r4, #0]
 80076fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80076fc:	d10a      	bne.n	8007714 <_svfiprintf_r+0x130>
 80076fe:	7863      	ldrb	r3, [r4, #1]
 8007700:	2b2a      	cmp	r3, #42	@ 0x2a
 8007702:	d132      	bne.n	800776a <_svfiprintf_r+0x186>
 8007704:	9b03      	ldr	r3, [sp, #12]
 8007706:	1d1a      	adds	r2, r3, #4
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	9203      	str	r2, [sp, #12]
 800770c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007710:	3402      	adds	r4, #2
 8007712:	9305      	str	r3, [sp, #20]
 8007714:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80077d8 <_svfiprintf_r+0x1f4>
 8007718:	7821      	ldrb	r1, [r4, #0]
 800771a:	2203      	movs	r2, #3
 800771c:	4650      	mov	r0, sl
 800771e:	f7f8 fd6f 	bl	8000200 <memchr>
 8007722:	b138      	cbz	r0, 8007734 <_svfiprintf_r+0x150>
 8007724:	9b04      	ldr	r3, [sp, #16]
 8007726:	eba0 000a 	sub.w	r0, r0, sl
 800772a:	2240      	movs	r2, #64	@ 0x40
 800772c:	4082      	lsls	r2, r0
 800772e:	4313      	orrs	r3, r2
 8007730:	3401      	adds	r4, #1
 8007732:	9304      	str	r3, [sp, #16]
 8007734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007738:	4824      	ldr	r0, [pc, #144]	@ (80077cc <_svfiprintf_r+0x1e8>)
 800773a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800773e:	2206      	movs	r2, #6
 8007740:	f7f8 fd5e 	bl	8000200 <memchr>
 8007744:	2800      	cmp	r0, #0
 8007746:	d036      	beq.n	80077b6 <_svfiprintf_r+0x1d2>
 8007748:	4b21      	ldr	r3, [pc, #132]	@ (80077d0 <_svfiprintf_r+0x1ec>)
 800774a:	bb1b      	cbnz	r3, 8007794 <_svfiprintf_r+0x1b0>
 800774c:	9b03      	ldr	r3, [sp, #12]
 800774e:	3307      	adds	r3, #7
 8007750:	f023 0307 	bic.w	r3, r3, #7
 8007754:	3308      	adds	r3, #8
 8007756:	9303      	str	r3, [sp, #12]
 8007758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800775a:	4433      	add	r3, r6
 800775c:	9309      	str	r3, [sp, #36]	@ 0x24
 800775e:	e76a      	b.n	8007636 <_svfiprintf_r+0x52>
 8007760:	fb0c 3202 	mla	r2, ip, r2, r3
 8007764:	460c      	mov	r4, r1
 8007766:	2001      	movs	r0, #1
 8007768:	e7a8      	b.n	80076bc <_svfiprintf_r+0xd8>
 800776a:	2300      	movs	r3, #0
 800776c:	3401      	adds	r4, #1
 800776e:	9305      	str	r3, [sp, #20]
 8007770:	4619      	mov	r1, r3
 8007772:	f04f 0c0a 	mov.w	ip, #10
 8007776:	4620      	mov	r0, r4
 8007778:	f810 2b01 	ldrb.w	r2, [r0], #1
 800777c:	3a30      	subs	r2, #48	@ 0x30
 800777e:	2a09      	cmp	r2, #9
 8007780:	d903      	bls.n	800778a <_svfiprintf_r+0x1a6>
 8007782:	2b00      	cmp	r3, #0
 8007784:	d0c6      	beq.n	8007714 <_svfiprintf_r+0x130>
 8007786:	9105      	str	r1, [sp, #20]
 8007788:	e7c4      	b.n	8007714 <_svfiprintf_r+0x130>
 800778a:	fb0c 2101 	mla	r1, ip, r1, r2
 800778e:	4604      	mov	r4, r0
 8007790:	2301      	movs	r3, #1
 8007792:	e7f0      	b.n	8007776 <_svfiprintf_r+0x192>
 8007794:	ab03      	add	r3, sp, #12
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	462a      	mov	r2, r5
 800779a:	4b0e      	ldr	r3, [pc, #56]	@ (80077d4 <_svfiprintf_r+0x1f0>)
 800779c:	a904      	add	r1, sp, #16
 800779e:	4638      	mov	r0, r7
 80077a0:	f3af 8000 	nop.w
 80077a4:	1c42      	adds	r2, r0, #1
 80077a6:	4606      	mov	r6, r0
 80077a8:	d1d6      	bne.n	8007758 <_svfiprintf_r+0x174>
 80077aa:	89ab      	ldrh	r3, [r5, #12]
 80077ac:	065b      	lsls	r3, r3, #25
 80077ae:	f53f af2d 	bmi.w	800760c <_svfiprintf_r+0x28>
 80077b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077b4:	e72c      	b.n	8007610 <_svfiprintf_r+0x2c>
 80077b6:	ab03      	add	r3, sp, #12
 80077b8:	9300      	str	r3, [sp, #0]
 80077ba:	462a      	mov	r2, r5
 80077bc:	4b05      	ldr	r3, [pc, #20]	@ (80077d4 <_svfiprintf_r+0x1f0>)
 80077be:	a904      	add	r1, sp, #16
 80077c0:	4638      	mov	r0, r7
 80077c2:	f000 f9bb 	bl	8007b3c <_printf_i>
 80077c6:	e7ed      	b.n	80077a4 <_svfiprintf_r+0x1c0>
 80077c8:	0800a423 	.word	0x0800a423
 80077cc:	0800a42d 	.word	0x0800a42d
 80077d0:	00000000 	.word	0x00000000
 80077d4:	0800752d 	.word	0x0800752d
 80077d8:	0800a429 	.word	0x0800a429

080077dc <__sfputc_r>:
 80077dc:	6893      	ldr	r3, [r2, #8]
 80077de:	3b01      	subs	r3, #1
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	b410      	push	{r4}
 80077e4:	6093      	str	r3, [r2, #8]
 80077e6:	da08      	bge.n	80077fa <__sfputc_r+0x1e>
 80077e8:	6994      	ldr	r4, [r2, #24]
 80077ea:	42a3      	cmp	r3, r4
 80077ec:	db01      	blt.n	80077f2 <__sfputc_r+0x16>
 80077ee:	290a      	cmp	r1, #10
 80077f0:	d103      	bne.n	80077fa <__sfputc_r+0x1e>
 80077f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077f6:	f7ff bc1c 	b.w	8007032 <__swbuf_r>
 80077fa:	6813      	ldr	r3, [r2, #0]
 80077fc:	1c58      	adds	r0, r3, #1
 80077fe:	6010      	str	r0, [r2, #0]
 8007800:	7019      	strb	r1, [r3, #0]
 8007802:	4608      	mov	r0, r1
 8007804:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007808:	4770      	bx	lr

0800780a <__sfputs_r>:
 800780a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800780c:	4606      	mov	r6, r0
 800780e:	460f      	mov	r7, r1
 8007810:	4614      	mov	r4, r2
 8007812:	18d5      	adds	r5, r2, r3
 8007814:	42ac      	cmp	r4, r5
 8007816:	d101      	bne.n	800781c <__sfputs_r+0x12>
 8007818:	2000      	movs	r0, #0
 800781a:	e007      	b.n	800782c <__sfputs_r+0x22>
 800781c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007820:	463a      	mov	r2, r7
 8007822:	4630      	mov	r0, r6
 8007824:	f7ff ffda 	bl	80077dc <__sfputc_r>
 8007828:	1c43      	adds	r3, r0, #1
 800782a:	d1f3      	bne.n	8007814 <__sfputs_r+0xa>
 800782c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007830 <_vfiprintf_r>:
 8007830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007834:	460d      	mov	r5, r1
 8007836:	b09d      	sub	sp, #116	@ 0x74
 8007838:	4614      	mov	r4, r2
 800783a:	4698      	mov	r8, r3
 800783c:	4606      	mov	r6, r0
 800783e:	b118      	cbz	r0, 8007848 <_vfiprintf_r+0x18>
 8007840:	6a03      	ldr	r3, [r0, #32]
 8007842:	b90b      	cbnz	r3, 8007848 <_vfiprintf_r+0x18>
 8007844:	f7ff fa36 	bl	8006cb4 <__sinit>
 8007848:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800784a:	07d9      	lsls	r1, r3, #31
 800784c:	d405      	bmi.n	800785a <_vfiprintf_r+0x2a>
 800784e:	89ab      	ldrh	r3, [r5, #12]
 8007850:	059a      	lsls	r2, r3, #22
 8007852:	d402      	bmi.n	800785a <_vfiprintf_r+0x2a>
 8007854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007856:	f7ff fd3a 	bl	80072ce <__retarget_lock_acquire_recursive>
 800785a:	89ab      	ldrh	r3, [r5, #12]
 800785c:	071b      	lsls	r3, r3, #28
 800785e:	d501      	bpl.n	8007864 <_vfiprintf_r+0x34>
 8007860:	692b      	ldr	r3, [r5, #16]
 8007862:	b99b      	cbnz	r3, 800788c <_vfiprintf_r+0x5c>
 8007864:	4629      	mov	r1, r5
 8007866:	4630      	mov	r0, r6
 8007868:	f7ff fc22 	bl	80070b0 <__swsetup_r>
 800786c:	b170      	cbz	r0, 800788c <_vfiprintf_r+0x5c>
 800786e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007870:	07dc      	lsls	r4, r3, #31
 8007872:	d504      	bpl.n	800787e <_vfiprintf_r+0x4e>
 8007874:	f04f 30ff 	mov.w	r0, #4294967295
 8007878:	b01d      	add	sp, #116	@ 0x74
 800787a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800787e:	89ab      	ldrh	r3, [r5, #12]
 8007880:	0598      	lsls	r0, r3, #22
 8007882:	d4f7      	bmi.n	8007874 <_vfiprintf_r+0x44>
 8007884:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007886:	f7ff fd23 	bl	80072d0 <__retarget_lock_release_recursive>
 800788a:	e7f3      	b.n	8007874 <_vfiprintf_r+0x44>
 800788c:	2300      	movs	r3, #0
 800788e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007890:	2320      	movs	r3, #32
 8007892:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007896:	f8cd 800c 	str.w	r8, [sp, #12]
 800789a:	2330      	movs	r3, #48	@ 0x30
 800789c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007a4c <_vfiprintf_r+0x21c>
 80078a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80078a4:	f04f 0901 	mov.w	r9, #1
 80078a8:	4623      	mov	r3, r4
 80078aa:	469a      	mov	sl, r3
 80078ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078b0:	b10a      	cbz	r2, 80078b6 <_vfiprintf_r+0x86>
 80078b2:	2a25      	cmp	r2, #37	@ 0x25
 80078b4:	d1f9      	bne.n	80078aa <_vfiprintf_r+0x7a>
 80078b6:	ebba 0b04 	subs.w	fp, sl, r4
 80078ba:	d00b      	beq.n	80078d4 <_vfiprintf_r+0xa4>
 80078bc:	465b      	mov	r3, fp
 80078be:	4622      	mov	r2, r4
 80078c0:	4629      	mov	r1, r5
 80078c2:	4630      	mov	r0, r6
 80078c4:	f7ff ffa1 	bl	800780a <__sfputs_r>
 80078c8:	3001      	adds	r0, #1
 80078ca:	f000 80a7 	beq.w	8007a1c <_vfiprintf_r+0x1ec>
 80078ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078d0:	445a      	add	r2, fp
 80078d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80078d4:	f89a 3000 	ldrb.w	r3, [sl]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 809f 	beq.w	8007a1c <_vfiprintf_r+0x1ec>
 80078de:	2300      	movs	r3, #0
 80078e0:	f04f 32ff 	mov.w	r2, #4294967295
 80078e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078e8:	f10a 0a01 	add.w	sl, sl, #1
 80078ec:	9304      	str	r3, [sp, #16]
 80078ee:	9307      	str	r3, [sp, #28]
 80078f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80078f6:	4654      	mov	r4, sl
 80078f8:	2205      	movs	r2, #5
 80078fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078fe:	4853      	ldr	r0, [pc, #332]	@ (8007a4c <_vfiprintf_r+0x21c>)
 8007900:	f7f8 fc7e 	bl	8000200 <memchr>
 8007904:	9a04      	ldr	r2, [sp, #16]
 8007906:	b9d8      	cbnz	r0, 8007940 <_vfiprintf_r+0x110>
 8007908:	06d1      	lsls	r1, r2, #27
 800790a:	bf44      	itt	mi
 800790c:	2320      	movmi	r3, #32
 800790e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007912:	0713      	lsls	r3, r2, #28
 8007914:	bf44      	itt	mi
 8007916:	232b      	movmi	r3, #43	@ 0x2b
 8007918:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800791c:	f89a 3000 	ldrb.w	r3, [sl]
 8007920:	2b2a      	cmp	r3, #42	@ 0x2a
 8007922:	d015      	beq.n	8007950 <_vfiprintf_r+0x120>
 8007924:	9a07      	ldr	r2, [sp, #28]
 8007926:	4654      	mov	r4, sl
 8007928:	2000      	movs	r0, #0
 800792a:	f04f 0c0a 	mov.w	ip, #10
 800792e:	4621      	mov	r1, r4
 8007930:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007934:	3b30      	subs	r3, #48	@ 0x30
 8007936:	2b09      	cmp	r3, #9
 8007938:	d94b      	bls.n	80079d2 <_vfiprintf_r+0x1a2>
 800793a:	b1b0      	cbz	r0, 800796a <_vfiprintf_r+0x13a>
 800793c:	9207      	str	r2, [sp, #28]
 800793e:	e014      	b.n	800796a <_vfiprintf_r+0x13a>
 8007940:	eba0 0308 	sub.w	r3, r0, r8
 8007944:	fa09 f303 	lsl.w	r3, r9, r3
 8007948:	4313      	orrs	r3, r2
 800794a:	9304      	str	r3, [sp, #16]
 800794c:	46a2      	mov	sl, r4
 800794e:	e7d2      	b.n	80078f6 <_vfiprintf_r+0xc6>
 8007950:	9b03      	ldr	r3, [sp, #12]
 8007952:	1d19      	adds	r1, r3, #4
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	9103      	str	r1, [sp, #12]
 8007958:	2b00      	cmp	r3, #0
 800795a:	bfbb      	ittet	lt
 800795c:	425b      	neglt	r3, r3
 800795e:	f042 0202 	orrlt.w	r2, r2, #2
 8007962:	9307      	strge	r3, [sp, #28]
 8007964:	9307      	strlt	r3, [sp, #28]
 8007966:	bfb8      	it	lt
 8007968:	9204      	strlt	r2, [sp, #16]
 800796a:	7823      	ldrb	r3, [r4, #0]
 800796c:	2b2e      	cmp	r3, #46	@ 0x2e
 800796e:	d10a      	bne.n	8007986 <_vfiprintf_r+0x156>
 8007970:	7863      	ldrb	r3, [r4, #1]
 8007972:	2b2a      	cmp	r3, #42	@ 0x2a
 8007974:	d132      	bne.n	80079dc <_vfiprintf_r+0x1ac>
 8007976:	9b03      	ldr	r3, [sp, #12]
 8007978:	1d1a      	adds	r2, r3, #4
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	9203      	str	r2, [sp, #12]
 800797e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007982:	3402      	adds	r4, #2
 8007984:	9305      	str	r3, [sp, #20]
 8007986:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007a5c <_vfiprintf_r+0x22c>
 800798a:	7821      	ldrb	r1, [r4, #0]
 800798c:	2203      	movs	r2, #3
 800798e:	4650      	mov	r0, sl
 8007990:	f7f8 fc36 	bl	8000200 <memchr>
 8007994:	b138      	cbz	r0, 80079a6 <_vfiprintf_r+0x176>
 8007996:	9b04      	ldr	r3, [sp, #16]
 8007998:	eba0 000a 	sub.w	r0, r0, sl
 800799c:	2240      	movs	r2, #64	@ 0x40
 800799e:	4082      	lsls	r2, r0
 80079a0:	4313      	orrs	r3, r2
 80079a2:	3401      	adds	r4, #1
 80079a4:	9304      	str	r3, [sp, #16]
 80079a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079aa:	4829      	ldr	r0, [pc, #164]	@ (8007a50 <_vfiprintf_r+0x220>)
 80079ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80079b0:	2206      	movs	r2, #6
 80079b2:	f7f8 fc25 	bl	8000200 <memchr>
 80079b6:	2800      	cmp	r0, #0
 80079b8:	d03f      	beq.n	8007a3a <_vfiprintf_r+0x20a>
 80079ba:	4b26      	ldr	r3, [pc, #152]	@ (8007a54 <_vfiprintf_r+0x224>)
 80079bc:	bb1b      	cbnz	r3, 8007a06 <_vfiprintf_r+0x1d6>
 80079be:	9b03      	ldr	r3, [sp, #12]
 80079c0:	3307      	adds	r3, #7
 80079c2:	f023 0307 	bic.w	r3, r3, #7
 80079c6:	3308      	adds	r3, #8
 80079c8:	9303      	str	r3, [sp, #12]
 80079ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079cc:	443b      	add	r3, r7
 80079ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80079d0:	e76a      	b.n	80078a8 <_vfiprintf_r+0x78>
 80079d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80079d6:	460c      	mov	r4, r1
 80079d8:	2001      	movs	r0, #1
 80079da:	e7a8      	b.n	800792e <_vfiprintf_r+0xfe>
 80079dc:	2300      	movs	r3, #0
 80079de:	3401      	adds	r4, #1
 80079e0:	9305      	str	r3, [sp, #20]
 80079e2:	4619      	mov	r1, r3
 80079e4:	f04f 0c0a 	mov.w	ip, #10
 80079e8:	4620      	mov	r0, r4
 80079ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079ee:	3a30      	subs	r2, #48	@ 0x30
 80079f0:	2a09      	cmp	r2, #9
 80079f2:	d903      	bls.n	80079fc <_vfiprintf_r+0x1cc>
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d0c6      	beq.n	8007986 <_vfiprintf_r+0x156>
 80079f8:	9105      	str	r1, [sp, #20]
 80079fa:	e7c4      	b.n	8007986 <_vfiprintf_r+0x156>
 80079fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a00:	4604      	mov	r4, r0
 8007a02:	2301      	movs	r3, #1
 8007a04:	e7f0      	b.n	80079e8 <_vfiprintf_r+0x1b8>
 8007a06:	ab03      	add	r3, sp, #12
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	462a      	mov	r2, r5
 8007a0c:	4b12      	ldr	r3, [pc, #72]	@ (8007a58 <_vfiprintf_r+0x228>)
 8007a0e:	a904      	add	r1, sp, #16
 8007a10:	4630      	mov	r0, r6
 8007a12:	f3af 8000 	nop.w
 8007a16:	4607      	mov	r7, r0
 8007a18:	1c78      	adds	r0, r7, #1
 8007a1a:	d1d6      	bne.n	80079ca <_vfiprintf_r+0x19a>
 8007a1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a1e:	07d9      	lsls	r1, r3, #31
 8007a20:	d405      	bmi.n	8007a2e <_vfiprintf_r+0x1fe>
 8007a22:	89ab      	ldrh	r3, [r5, #12]
 8007a24:	059a      	lsls	r2, r3, #22
 8007a26:	d402      	bmi.n	8007a2e <_vfiprintf_r+0x1fe>
 8007a28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a2a:	f7ff fc51 	bl	80072d0 <__retarget_lock_release_recursive>
 8007a2e:	89ab      	ldrh	r3, [r5, #12]
 8007a30:	065b      	lsls	r3, r3, #25
 8007a32:	f53f af1f 	bmi.w	8007874 <_vfiprintf_r+0x44>
 8007a36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a38:	e71e      	b.n	8007878 <_vfiprintf_r+0x48>
 8007a3a:	ab03      	add	r3, sp, #12
 8007a3c:	9300      	str	r3, [sp, #0]
 8007a3e:	462a      	mov	r2, r5
 8007a40:	4b05      	ldr	r3, [pc, #20]	@ (8007a58 <_vfiprintf_r+0x228>)
 8007a42:	a904      	add	r1, sp, #16
 8007a44:	4630      	mov	r0, r6
 8007a46:	f000 f879 	bl	8007b3c <_printf_i>
 8007a4a:	e7e4      	b.n	8007a16 <_vfiprintf_r+0x1e6>
 8007a4c:	0800a423 	.word	0x0800a423
 8007a50:	0800a42d 	.word	0x0800a42d
 8007a54:	00000000 	.word	0x00000000
 8007a58:	0800780b 	.word	0x0800780b
 8007a5c:	0800a429 	.word	0x0800a429

08007a60 <_printf_common>:
 8007a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a64:	4616      	mov	r6, r2
 8007a66:	4698      	mov	r8, r3
 8007a68:	688a      	ldr	r2, [r1, #8]
 8007a6a:	690b      	ldr	r3, [r1, #16]
 8007a6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a70:	4293      	cmp	r3, r2
 8007a72:	bfb8      	it	lt
 8007a74:	4613      	movlt	r3, r2
 8007a76:	6033      	str	r3, [r6, #0]
 8007a78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a7c:	4607      	mov	r7, r0
 8007a7e:	460c      	mov	r4, r1
 8007a80:	b10a      	cbz	r2, 8007a86 <_printf_common+0x26>
 8007a82:	3301      	adds	r3, #1
 8007a84:	6033      	str	r3, [r6, #0]
 8007a86:	6823      	ldr	r3, [r4, #0]
 8007a88:	0699      	lsls	r1, r3, #26
 8007a8a:	bf42      	ittt	mi
 8007a8c:	6833      	ldrmi	r3, [r6, #0]
 8007a8e:	3302      	addmi	r3, #2
 8007a90:	6033      	strmi	r3, [r6, #0]
 8007a92:	6825      	ldr	r5, [r4, #0]
 8007a94:	f015 0506 	ands.w	r5, r5, #6
 8007a98:	d106      	bne.n	8007aa8 <_printf_common+0x48>
 8007a9a:	f104 0a19 	add.w	sl, r4, #25
 8007a9e:	68e3      	ldr	r3, [r4, #12]
 8007aa0:	6832      	ldr	r2, [r6, #0]
 8007aa2:	1a9b      	subs	r3, r3, r2
 8007aa4:	42ab      	cmp	r3, r5
 8007aa6:	dc26      	bgt.n	8007af6 <_printf_common+0x96>
 8007aa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007aac:	6822      	ldr	r2, [r4, #0]
 8007aae:	3b00      	subs	r3, #0
 8007ab0:	bf18      	it	ne
 8007ab2:	2301      	movne	r3, #1
 8007ab4:	0692      	lsls	r2, r2, #26
 8007ab6:	d42b      	bmi.n	8007b10 <_printf_common+0xb0>
 8007ab8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007abc:	4641      	mov	r1, r8
 8007abe:	4638      	mov	r0, r7
 8007ac0:	47c8      	blx	r9
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	d01e      	beq.n	8007b04 <_printf_common+0xa4>
 8007ac6:	6823      	ldr	r3, [r4, #0]
 8007ac8:	6922      	ldr	r2, [r4, #16]
 8007aca:	f003 0306 	and.w	r3, r3, #6
 8007ace:	2b04      	cmp	r3, #4
 8007ad0:	bf02      	ittt	eq
 8007ad2:	68e5      	ldreq	r5, [r4, #12]
 8007ad4:	6833      	ldreq	r3, [r6, #0]
 8007ad6:	1aed      	subeq	r5, r5, r3
 8007ad8:	68a3      	ldr	r3, [r4, #8]
 8007ada:	bf0c      	ite	eq
 8007adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ae0:	2500      	movne	r5, #0
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	bfc4      	itt	gt
 8007ae6:	1a9b      	subgt	r3, r3, r2
 8007ae8:	18ed      	addgt	r5, r5, r3
 8007aea:	2600      	movs	r6, #0
 8007aec:	341a      	adds	r4, #26
 8007aee:	42b5      	cmp	r5, r6
 8007af0:	d11a      	bne.n	8007b28 <_printf_common+0xc8>
 8007af2:	2000      	movs	r0, #0
 8007af4:	e008      	b.n	8007b08 <_printf_common+0xa8>
 8007af6:	2301      	movs	r3, #1
 8007af8:	4652      	mov	r2, sl
 8007afa:	4641      	mov	r1, r8
 8007afc:	4638      	mov	r0, r7
 8007afe:	47c8      	blx	r9
 8007b00:	3001      	adds	r0, #1
 8007b02:	d103      	bne.n	8007b0c <_printf_common+0xac>
 8007b04:	f04f 30ff 	mov.w	r0, #4294967295
 8007b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b0c:	3501      	adds	r5, #1
 8007b0e:	e7c6      	b.n	8007a9e <_printf_common+0x3e>
 8007b10:	18e1      	adds	r1, r4, r3
 8007b12:	1c5a      	adds	r2, r3, #1
 8007b14:	2030      	movs	r0, #48	@ 0x30
 8007b16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b1a:	4422      	add	r2, r4
 8007b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b24:	3302      	adds	r3, #2
 8007b26:	e7c7      	b.n	8007ab8 <_printf_common+0x58>
 8007b28:	2301      	movs	r3, #1
 8007b2a:	4622      	mov	r2, r4
 8007b2c:	4641      	mov	r1, r8
 8007b2e:	4638      	mov	r0, r7
 8007b30:	47c8      	blx	r9
 8007b32:	3001      	adds	r0, #1
 8007b34:	d0e6      	beq.n	8007b04 <_printf_common+0xa4>
 8007b36:	3601      	adds	r6, #1
 8007b38:	e7d9      	b.n	8007aee <_printf_common+0x8e>
	...

08007b3c <_printf_i>:
 8007b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b40:	7e0f      	ldrb	r7, [r1, #24]
 8007b42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b44:	2f78      	cmp	r7, #120	@ 0x78
 8007b46:	4691      	mov	r9, r2
 8007b48:	4680      	mov	r8, r0
 8007b4a:	460c      	mov	r4, r1
 8007b4c:	469a      	mov	sl, r3
 8007b4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b52:	d807      	bhi.n	8007b64 <_printf_i+0x28>
 8007b54:	2f62      	cmp	r7, #98	@ 0x62
 8007b56:	d80a      	bhi.n	8007b6e <_printf_i+0x32>
 8007b58:	2f00      	cmp	r7, #0
 8007b5a:	f000 80d1 	beq.w	8007d00 <_printf_i+0x1c4>
 8007b5e:	2f58      	cmp	r7, #88	@ 0x58
 8007b60:	f000 80b8 	beq.w	8007cd4 <_printf_i+0x198>
 8007b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b6c:	e03a      	b.n	8007be4 <_printf_i+0xa8>
 8007b6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b72:	2b15      	cmp	r3, #21
 8007b74:	d8f6      	bhi.n	8007b64 <_printf_i+0x28>
 8007b76:	a101      	add	r1, pc, #4	@ (adr r1, 8007b7c <_printf_i+0x40>)
 8007b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b7c:	08007bd5 	.word	0x08007bd5
 8007b80:	08007be9 	.word	0x08007be9
 8007b84:	08007b65 	.word	0x08007b65
 8007b88:	08007b65 	.word	0x08007b65
 8007b8c:	08007b65 	.word	0x08007b65
 8007b90:	08007b65 	.word	0x08007b65
 8007b94:	08007be9 	.word	0x08007be9
 8007b98:	08007b65 	.word	0x08007b65
 8007b9c:	08007b65 	.word	0x08007b65
 8007ba0:	08007b65 	.word	0x08007b65
 8007ba4:	08007b65 	.word	0x08007b65
 8007ba8:	08007ce7 	.word	0x08007ce7
 8007bac:	08007c13 	.word	0x08007c13
 8007bb0:	08007ca1 	.word	0x08007ca1
 8007bb4:	08007b65 	.word	0x08007b65
 8007bb8:	08007b65 	.word	0x08007b65
 8007bbc:	08007d09 	.word	0x08007d09
 8007bc0:	08007b65 	.word	0x08007b65
 8007bc4:	08007c13 	.word	0x08007c13
 8007bc8:	08007b65 	.word	0x08007b65
 8007bcc:	08007b65 	.word	0x08007b65
 8007bd0:	08007ca9 	.word	0x08007ca9
 8007bd4:	6833      	ldr	r3, [r6, #0]
 8007bd6:	1d1a      	adds	r2, r3, #4
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	6032      	str	r2, [r6, #0]
 8007bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007be0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007be4:	2301      	movs	r3, #1
 8007be6:	e09c      	b.n	8007d22 <_printf_i+0x1e6>
 8007be8:	6833      	ldr	r3, [r6, #0]
 8007bea:	6820      	ldr	r0, [r4, #0]
 8007bec:	1d19      	adds	r1, r3, #4
 8007bee:	6031      	str	r1, [r6, #0]
 8007bf0:	0606      	lsls	r6, r0, #24
 8007bf2:	d501      	bpl.n	8007bf8 <_printf_i+0xbc>
 8007bf4:	681d      	ldr	r5, [r3, #0]
 8007bf6:	e003      	b.n	8007c00 <_printf_i+0xc4>
 8007bf8:	0645      	lsls	r5, r0, #25
 8007bfa:	d5fb      	bpl.n	8007bf4 <_printf_i+0xb8>
 8007bfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c00:	2d00      	cmp	r5, #0
 8007c02:	da03      	bge.n	8007c0c <_printf_i+0xd0>
 8007c04:	232d      	movs	r3, #45	@ 0x2d
 8007c06:	426d      	negs	r5, r5
 8007c08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c0c:	4858      	ldr	r0, [pc, #352]	@ (8007d70 <_printf_i+0x234>)
 8007c0e:	230a      	movs	r3, #10
 8007c10:	e011      	b.n	8007c36 <_printf_i+0xfa>
 8007c12:	6821      	ldr	r1, [r4, #0]
 8007c14:	6833      	ldr	r3, [r6, #0]
 8007c16:	0608      	lsls	r0, r1, #24
 8007c18:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c1c:	d402      	bmi.n	8007c24 <_printf_i+0xe8>
 8007c1e:	0649      	lsls	r1, r1, #25
 8007c20:	bf48      	it	mi
 8007c22:	b2ad      	uxthmi	r5, r5
 8007c24:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c26:	4852      	ldr	r0, [pc, #328]	@ (8007d70 <_printf_i+0x234>)
 8007c28:	6033      	str	r3, [r6, #0]
 8007c2a:	bf14      	ite	ne
 8007c2c:	230a      	movne	r3, #10
 8007c2e:	2308      	moveq	r3, #8
 8007c30:	2100      	movs	r1, #0
 8007c32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c36:	6866      	ldr	r6, [r4, #4]
 8007c38:	60a6      	str	r6, [r4, #8]
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	db05      	blt.n	8007c4a <_printf_i+0x10e>
 8007c3e:	6821      	ldr	r1, [r4, #0]
 8007c40:	432e      	orrs	r6, r5
 8007c42:	f021 0104 	bic.w	r1, r1, #4
 8007c46:	6021      	str	r1, [r4, #0]
 8007c48:	d04b      	beq.n	8007ce2 <_printf_i+0x1a6>
 8007c4a:	4616      	mov	r6, r2
 8007c4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c50:	fb03 5711 	mls	r7, r3, r1, r5
 8007c54:	5dc7      	ldrb	r7, [r0, r7]
 8007c56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c5a:	462f      	mov	r7, r5
 8007c5c:	42bb      	cmp	r3, r7
 8007c5e:	460d      	mov	r5, r1
 8007c60:	d9f4      	bls.n	8007c4c <_printf_i+0x110>
 8007c62:	2b08      	cmp	r3, #8
 8007c64:	d10b      	bne.n	8007c7e <_printf_i+0x142>
 8007c66:	6823      	ldr	r3, [r4, #0]
 8007c68:	07df      	lsls	r7, r3, #31
 8007c6a:	d508      	bpl.n	8007c7e <_printf_i+0x142>
 8007c6c:	6923      	ldr	r3, [r4, #16]
 8007c6e:	6861      	ldr	r1, [r4, #4]
 8007c70:	4299      	cmp	r1, r3
 8007c72:	bfde      	ittt	le
 8007c74:	2330      	movle	r3, #48	@ 0x30
 8007c76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c7e:	1b92      	subs	r2, r2, r6
 8007c80:	6122      	str	r2, [r4, #16]
 8007c82:	f8cd a000 	str.w	sl, [sp]
 8007c86:	464b      	mov	r3, r9
 8007c88:	aa03      	add	r2, sp, #12
 8007c8a:	4621      	mov	r1, r4
 8007c8c:	4640      	mov	r0, r8
 8007c8e:	f7ff fee7 	bl	8007a60 <_printf_common>
 8007c92:	3001      	adds	r0, #1
 8007c94:	d14a      	bne.n	8007d2c <_printf_i+0x1f0>
 8007c96:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9a:	b004      	add	sp, #16
 8007c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ca0:	6823      	ldr	r3, [r4, #0]
 8007ca2:	f043 0320 	orr.w	r3, r3, #32
 8007ca6:	6023      	str	r3, [r4, #0]
 8007ca8:	4832      	ldr	r0, [pc, #200]	@ (8007d74 <_printf_i+0x238>)
 8007caa:	2778      	movs	r7, #120	@ 0x78
 8007cac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007cb0:	6823      	ldr	r3, [r4, #0]
 8007cb2:	6831      	ldr	r1, [r6, #0]
 8007cb4:	061f      	lsls	r7, r3, #24
 8007cb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cba:	d402      	bmi.n	8007cc2 <_printf_i+0x186>
 8007cbc:	065f      	lsls	r7, r3, #25
 8007cbe:	bf48      	it	mi
 8007cc0:	b2ad      	uxthmi	r5, r5
 8007cc2:	6031      	str	r1, [r6, #0]
 8007cc4:	07d9      	lsls	r1, r3, #31
 8007cc6:	bf44      	itt	mi
 8007cc8:	f043 0320 	orrmi.w	r3, r3, #32
 8007ccc:	6023      	strmi	r3, [r4, #0]
 8007cce:	b11d      	cbz	r5, 8007cd8 <_printf_i+0x19c>
 8007cd0:	2310      	movs	r3, #16
 8007cd2:	e7ad      	b.n	8007c30 <_printf_i+0xf4>
 8007cd4:	4826      	ldr	r0, [pc, #152]	@ (8007d70 <_printf_i+0x234>)
 8007cd6:	e7e9      	b.n	8007cac <_printf_i+0x170>
 8007cd8:	6823      	ldr	r3, [r4, #0]
 8007cda:	f023 0320 	bic.w	r3, r3, #32
 8007cde:	6023      	str	r3, [r4, #0]
 8007ce0:	e7f6      	b.n	8007cd0 <_printf_i+0x194>
 8007ce2:	4616      	mov	r6, r2
 8007ce4:	e7bd      	b.n	8007c62 <_printf_i+0x126>
 8007ce6:	6833      	ldr	r3, [r6, #0]
 8007ce8:	6825      	ldr	r5, [r4, #0]
 8007cea:	6961      	ldr	r1, [r4, #20]
 8007cec:	1d18      	adds	r0, r3, #4
 8007cee:	6030      	str	r0, [r6, #0]
 8007cf0:	062e      	lsls	r6, r5, #24
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	d501      	bpl.n	8007cfa <_printf_i+0x1be>
 8007cf6:	6019      	str	r1, [r3, #0]
 8007cf8:	e002      	b.n	8007d00 <_printf_i+0x1c4>
 8007cfa:	0668      	lsls	r0, r5, #25
 8007cfc:	d5fb      	bpl.n	8007cf6 <_printf_i+0x1ba>
 8007cfe:	8019      	strh	r1, [r3, #0]
 8007d00:	2300      	movs	r3, #0
 8007d02:	6123      	str	r3, [r4, #16]
 8007d04:	4616      	mov	r6, r2
 8007d06:	e7bc      	b.n	8007c82 <_printf_i+0x146>
 8007d08:	6833      	ldr	r3, [r6, #0]
 8007d0a:	1d1a      	adds	r2, r3, #4
 8007d0c:	6032      	str	r2, [r6, #0]
 8007d0e:	681e      	ldr	r6, [r3, #0]
 8007d10:	6862      	ldr	r2, [r4, #4]
 8007d12:	2100      	movs	r1, #0
 8007d14:	4630      	mov	r0, r6
 8007d16:	f7f8 fa73 	bl	8000200 <memchr>
 8007d1a:	b108      	cbz	r0, 8007d20 <_printf_i+0x1e4>
 8007d1c:	1b80      	subs	r0, r0, r6
 8007d1e:	6060      	str	r0, [r4, #4]
 8007d20:	6863      	ldr	r3, [r4, #4]
 8007d22:	6123      	str	r3, [r4, #16]
 8007d24:	2300      	movs	r3, #0
 8007d26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d2a:	e7aa      	b.n	8007c82 <_printf_i+0x146>
 8007d2c:	6923      	ldr	r3, [r4, #16]
 8007d2e:	4632      	mov	r2, r6
 8007d30:	4649      	mov	r1, r9
 8007d32:	4640      	mov	r0, r8
 8007d34:	47d0      	blx	sl
 8007d36:	3001      	adds	r0, #1
 8007d38:	d0ad      	beq.n	8007c96 <_printf_i+0x15a>
 8007d3a:	6823      	ldr	r3, [r4, #0]
 8007d3c:	079b      	lsls	r3, r3, #30
 8007d3e:	d413      	bmi.n	8007d68 <_printf_i+0x22c>
 8007d40:	68e0      	ldr	r0, [r4, #12]
 8007d42:	9b03      	ldr	r3, [sp, #12]
 8007d44:	4298      	cmp	r0, r3
 8007d46:	bfb8      	it	lt
 8007d48:	4618      	movlt	r0, r3
 8007d4a:	e7a6      	b.n	8007c9a <_printf_i+0x15e>
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	4632      	mov	r2, r6
 8007d50:	4649      	mov	r1, r9
 8007d52:	4640      	mov	r0, r8
 8007d54:	47d0      	blx	sl
 8007d56:	3001      	adds	r0, #1
 8007d58:	d09d      	beq.n	8007c96 <_printf_i+0x15a>
 8007d5a:	3501      	adds	r5, #1
 8007d5c:	68e3      	ldr	r3, [r4, #12]
 8007d5e:	9903      	ldr	r1, [sp, #12]
 8007d60:	1a5b      	subs	r3, r3, r1
 8007d62:	42ab      	cmp	r3, r5
 8007d64:	dcf2      	bgt.n	8007d4c <_printf_i+0x210>
 8007d66:	e7eb      	b.n	8007d40 <_printf_i+0x204>
 8007d68:	2500      	movs	r5, #0
 8007d6a:	f104 0619 	add.w	r6, r4, #25
 8007d6e:	e7f5      	b.n	8007d5c <_printf_i+0x220>
 8007d70:	0800a434 	.word	0x0800a434
 8007d74:	0800a445 	.word	0x0800a445

08007d78 <fiprintf>:
 8007d78:	b40e      	push	{r1, r2, r3}
 8007d7a:	b503      	push	{r0, r1, lr}
 8007d7c:	4601      	mov	r1, r0
 8007d7e:	ab03      	add	r3, sp, #12
 8007d80:	4805      	ldr	r0, [pc, #20]	@ (8007d98 <fiprintf+0x20>)
 8007d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d86:	6800      	ldr	r0, [r0, #0]
 8007d88:	9301      	str	r3, [sp, #4]
 8007d8a:	f7ff fd51 	bl	8007830 <_vfiprintf_r>
 8007d8e:	b002      	add	sp, #8
 8007d90:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d94:	b003      	add	sp, #12
 8007d96:	4770      	bx	lr
 8007d98:	200000b8 	.word	0x200000b8

08007d9c <__swhatbuf_r>:
 8007d9c:	b570      	push	{r4, r5, r6, lr}
 8007d9e:	460c      	mov	r4, r1
 8007da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da4:	2900      	cmp	r1, #0
 8007da6:	b096      	sub	sp, #88	@ 0x58
 8007da8:	4615      	mov	r5, r2
 8007daa:	461e      	mov	r6, r3
 8007dac:	da0d      	bge.n	8007dca <__swhatbuf_r+0x2e>
 8007dae:	89a3      	ldrh	r3, [r4, #12]
 8007db0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007db4:	f04f 0100 	mov.w	r1, #0
 8007db8:	bf14      	ite	ne
 8007dba:	2340      	movne	r3, #64	@ 0x40
 8007dbc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	6031      	str	r1, [r6, #0]
 8007dc4:	602b      	str	r3, [r5, #0]
 8007dc6:	b016      	add	sp, #88	@ 0x58
 8007dc8:	bd70      	pop	{r4, r5, r6, pc}
 8007dca:	466a      	mov	r2, sp
 8007dcc:	f000 f848 	bl	8007e60 <_fstat_r>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	dbec      	blt.n	8007dae <__swhatbuf_r+0x12>
 8007dd4:	9901      	ldr	r1, [sp, #4]
 8007dd6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007dda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007dde:	4259      	negs	r1, r3
 8007de0:	4159      	adcs	r1, r3
 8007de2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007de6:	e7eb      	b.n	8007dc0 <__swhatbuf_r+0x24>

08007de8 <__smakebuf_r>:
 8007de8:	898b      	ldrh	r3, [r1, #12]
 8007dea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dec:	079d      	lsls	r5, r3, #30
 8007dee:	4606      	mov	r6, r0
 8007df0:	460c      	mov	r4, r1
 8007df2:	d507      	bpl.n	8007e04 <__smakebuf_r+0x1c>
 8007df4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007df8:	6023      	str	r3, [r4, #0]
 8007dfa:	6123      	str	r3, [r4, #16]
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	6163      	str	r3, [r4, #20]
 8007e00:	b003      	add	sp, #12
 8007e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e04:	ab01      	add	r3, sp, #4
 8007e06:	466a      	mov	r2, sp
 8007e08:	f7ff ffc8 	bl	8007d9c <__swhatbuf_r>
 8007e0c:	9f00      	ldr	r7, [sp, #0]
 8007e0e:	4605      	mov	r5, r0
 8007e10:	4639      	mov	r1, r7
 8007e12:	4630      	mov	r0, r6
 8007e14:	f7ff fafe 	bl	8007414 <_malloc_r>
 8007e18:	b948      	cbnz	r0, 8007e2e <__smakebuf_r+0x46>
 8007e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e1e:	059a      	lsls	r2, r3, #22
 8007e20:	d4ee      	bmi.n	8007e00 <__smakebuf_r+0x18>
 8007e22:	f023 0303 	bic.w	r3, r3, #3
 8007e26:	f043 0302 	orr.w	r3, r3, #2
 8007e2a:	81a3      	strh	r3, [r4, #12]
 8007e2c:	e7e2      	b.n	8007df4 <__smakebuf_r+0xc>
 8007e2e:	89a3      	ldrh	r3, [r4, #12]
 8007e30:	6020      	str	r0, [r4, #0]
 8007e32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e36:	81a3      	strh	r3, [r4, #12]
 8007e38:	9b01      	ldr	r3, [sp, #4]
 8007e3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e3e:	b15b      	cbz	r3, 8007e58 <__smakebuf_r+0x70>
 8007e40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e44:	4630      	mov	r0, r6
 8007e46:	f000 f81d 	bl	8007e84 <_isatty_r>
 8007e4a:	b128      	cbz	r0, 8007e58 <__smakebuf_r+0x70>
 8007e4c:	89a3      	ldrh	r3, [r4, #12]
 8007e4e:	f023 0303 	bic.w	r3, r3, #3
 8007e52:	f043 0301 	orr.w	r3, r3, #1
 8007e56:	81a3      	strh	r3, [r4, #12]
 8007e58:	89a3      	ldrh	r3, [r4, #12]
 8007e5a:	431d      	orrs	r5, r3
 8007e5c:	81a5      	strh	r5, [r4, #12]
 8007e5e:	e7cf      	b.n	8007e00 <__smakebuf_r+0x18>

08007e60 <_fstat_r>:
 8007e60:	b538      	push	{r3, r4, r5, lr}
 8007e62:	4d07      	ldr	r5, [pc, #28]	@ (8007e80 <_fstat_r+0x20>)
 8007e64:	2300      	movs	r3, #0
 8007e66:	4604      	mov	r4, r0
 8007e68:	4608      	mov	r0, r1
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	602b      	str	r3, [r5, #0]
 8007e6e:	f7fa f9ef 	bl	8002250 <_fstat>
 8007e72:	1c43      	adds	r3, r0, #1
 8007e74:	d102      	bne.n	8007e7c <_fstat_r+0x1c>
 8007e76:	682b      	ldr	r3, [r5, #0]
 8007e78:	b103      	cbz	r3, 8007e7c <_fstat_r+0x1c>
 8007e7a:	6023      	str	r3, [r4, #0]
 8007e7c:	bd38      	pop	{r3, r4, r5, pc}
 8007e7e:	bf00      	nop
 8007e80:	20000808 	.word	0x20000808

08007e84 <_isatty_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4d06      	ldr	r5, [pc, #24]	@ (8007ea0 <_isatty_r+0x1c>)
 8007e88:	2300      	movs	r3, #0
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	4608      	mov	r0, r1
 8007e8e:	602b      	str	r3, [r5, #0]
 8007e90:	f7fa f9ee 	bl	8002270 <_isatty>
 8007e94:	1c43      	adds	r3, r0, #1
 8007e96:	d102      	bne.n	8007e9e <_isatty_r+0x1a>
 8007e98:	682b      	ldr	r3, [r5, #0]
 8007e9a:	b103      	cbz	r3, 8007e9e <_isatty_r+0x1a>
 8007e9c:	6023      	str	r3, [r4, #0]
 8007e9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ea0:	20000808 	.word	0x20000808

08007ea4 <_sbrk_r>:
 8007ea4:	b538      	push	{r3, r4, r5, lr}
 8007ea6:	4d06      	ldr	r5, [pc, #24]	@ (8007ec0 <_sbrk_r+0x1c>)
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	4604      	mov	r4, r0
 8007eac:	4608      	mov	r0, r1
 8007eae:	602b      	str	r3, [r5, #0]
 8007eb0:	f7fa f9f6 	bl	80022a0 <_sbrk>
 8007eb4:	1c43      	adds	r3, r0, #1
 8007eb6:	d102      	bne.n	8007ebe <_sbrk_r+0x1a>
 8007eb8:	682b      	ldr	r3, [r5, #0]
 8007eba:	b103      	cbz	r3, 8007ebe <_sbrk_r+0x1a>
 8007ebc:	6023      	str	r3, [r4, #0]
 8007ebe:	bd38      	pop	{r3, r4, r5, pc}
 8007ec0:	20000808 	.word	0x20000808

08007ec4 <abort>:
 8007ec4:	b508      	push	{r3, lr}
 8007ec6:	2006      	movs	r0, #6
 8007ec8:	f000 f85a 	bl	8007f80 <raise>
 8007ecc:	2001      	movs	r0, #1
 8007ece:	f7fa f96f 	bl	80021b0 <_exit>

08007ed2 <_realloc_r>:
 8007ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ed6:	4607      	mov	r7, r0
 8007ed8:	4614      	mov	r4, r2
 8007eda:	460d      	mov	r5, r1
 8007edc:	b921      	cbnz	r1, 8007ee8 <_realloc_r+0x16>
 8007ede:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee2:	4611      	mov	r1, r2
 8007ee4:	f7ff ba96 	b.w	8007414 <_malloc_r>
 8007ee8:	b92a      	cbnz	r2, 8007ef6 <_realloc_r+0x24>
 8007eea:	f7ff fa1f 	bl	800732c <_free_r>
 8007eee:	4625      	mov	r5, r4
 8007ef0:	4628      	mov	r0, r5
 8007ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ef6:	f000 f85f 	bl	8007fb8 <_malloc_usable_size_r>
 8007efa:	4284      	cmp	r4, r0
 8007efc:	4606      	mov	r6, r0
 8007efe:	d802      	bhi.n	8007f06 <_realloc_r+0x34>
 8007f00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f04:	d8f4      	bhi.n	8007ef0 <_realloc_r+0x1e>
 8007f06:	4621      	mov	r1, r4
 8007f08:	4638      	mov	r0, r7
 8007f0a:	f7ff fa83 	bl	8007414 <_malloc_r>
 8007f0e:	4680      	mov	r8, r0
 8007f10:	b908      	cbnz	r0, 8007f16 <_realloc_r+0x44>
 8007f12:	4645      	mov	r5, r8
 8007f14:	e7ec      	b.n	8007ef0 <_realloc_r+0x1e>
 8007f16:	42b4      	cmp	r4, r6
 8007f18:	4622      	mov	r2, r4
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	bf28      	it	cs
 8007f1e:	4632      	movcs	r2, r6
 8007f20:	f7ff f9d7 	bl	80072d2 <memcpy>
 8007f24:	4629      	mov	r1, r5
 8007f26:	4638      	mov	r0, r7
 8007f28:	f7ff fa00 	bl	800732c <_free_r>
 8007f2c:	e7f1      	b.n	8007f12 <_realloc_r+0x40>

08007f2e <_raise_r>:
 8007f2e:	291f      	cmp	r1, #31
 8007f30:	b538      	push	{r3, r4, r5, lr}
 8007f32:	4605      	mov	r5, r0
 8007f34:	460c      	mov	r4, r1
 8007f36:	d904      	bls.n	8007f42 <_raise_r+0x14>
 8007f38:	2316      	movs	r3, #22
 8007f3a:	6003      	str	r3, [r0, #0]
 8007f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f40:	bd38      	pop	{r3, r4, r5, pc}
 8007f42:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007f44:	b112      	cbz	r2, 8007f4c <_raise_r+0x1e>
 8007f46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f4a:	b94b      	cbnz	r3, 8007f60 <_raise_r+0x32>
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	f000 f831 	bl	8007fb4 <_getpid_r>
 8007f52:	4622      	mov	r2, r4
 8007f54:	4601      	mov	r1, r0
 8007f56:	4628      	mov	r0, r5
 8007f58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f5c:	f000 b818 	b.w	8007f90 <_kill_r>
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d00a      	beq.n	8007f7a <_raise_r+0x4c>
 8007f64:	1c59      	adds	r1, r3, #1
 8007f66:	d103      	bne.n	8007f70 <_raise_r+0x42>
 8007f68:	2316      	movs	r3, #22
 8007f6a:	6003      	str	r3, [r0, #0]
 8007f6c:	2001      	movs	r0, #1
 8007f6e:	e7e7      	b.n	8007f40 <_raise_r+0x12>
 8007f70:	2100      	movs	r1, #0
 8007f72:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007f76:	4620      	mov	r0, r4
 8007f78:	4798      	blx	r3
 8007f7a:	2000      	movs	r0, #0
 8007f7c:	e7e0      	b.n	8007f40 <_raise_r+0x12>
	...

08007f80 <raise>:
 8007f80:	4b02      	ldr	r3, [pc, #8]	@ (8007f8c <raise+0xc>)
 8007f82:	4601      	mov	r1, r0
 8007f84:	6818      	ldr	r0, [r3, #0]
 8007f86:	f7ff bfd2 	b.w	8007f2e <_raise_r>
 8007f8a:	bf00      	nop
 8007f8c:	200000b8 	.word	0x200000b8

08007f90 <_kill_r>:
 8007f90:	b538      	push	{r3, r4, r5, lr}
 8007f92:	4d07      	ldr	r5, [pc, #28]	@ (8007fb0 <_kill_r+0x20>)
 8007f94:	2300      	movs	r3, #0
 8007f96:	4604      	mov	r4, r0
 8007f98:	4608      	mov	r0, r1
 8007f9a:	4611      	mov	r1, r2
 8007f9c:	602b      	str	r3, [r5, #0]
 8007f9e:	f7fa f8f7 	bl	8002190 <_kill>
 8007fa2:	1c43      	adds	r3, r0, #1
 8007fa4:	d102      	bne.n	8007fac <_kill_r+0x1c>
 8007fa6:	682b      	ldr	r3, [r5, #0]
 8007fa8:	b103      	cbz	r3, 8007fac <_kill_r+0x1c>
 8007faa:	6023      	str	r3, [r4, #0]
 8007fac:	bd38      	pop	{r3, r4, r5, pc}
 8007fae:	bf00      	nop
 8007fb0:	20000808 	.word	0x20000808

08007fb4 <_getpid_r>:
 8007fb4:	f7fa b8e4 	b.w	8002180 <_getpid>

08007fb8 <_malloc_usable_size_r>:
 8007fb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fbc:	1f18      	subs	r0, r3, #4
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	bfbc      	itt	lt
 8007fc2:	580b      	ldrlt	r3, [r1, r0]
 8007fc4:	18c0      	addlt	r0, r0, r3
 8007fc6:	4770      	bx	lr

08007fc8 <_init>:
 8007fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fca:	bf00      	nop
 8007fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fce:	bc08      	pop	{r3}
 8007fd0:	469e      	mov	lr, r3
 8007fd2:	4770      	bx	lr

08007fd4 <_fini>:
 8007fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fd6:	bf00      	nop
 8007fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fda:	bc08      	pop	{r3}
 8007fdc:	469e      	mov	lr, r3
 8007fde:	4770      	bx	lr
