/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * (C) Copyright 2007-2012
 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
 * Berg Xing <bergxing@allwinnertech.com>
 * Tom Cubie <tangliang@allwinnertech.com>
 *
 * Sunxi platform dram register definition.
 */

#ifndef _SUNXI_DRAM_H
#define _SUNXI_DRAM_H

#include <asm/io.h>
#include <linux/types.h>

/* dram regs definition */
#if defined(CONFIG_MACH_SUN50IW3) || defined(CONFIG_MACH_SUN8IW16) \
		|| defined (CONFIG_MACH_SUN8IW18) \
		|| defined (CONFIG_MACH_SUN50IW9) \
		|| defined (CONFIG_MACH_SUN8IW19) \
		|| defined (CONFIG_MACH_SUN50IW10) \
		|| defined (CONFIG_MACH_SUN50IW11) \
		|| defined (CONFIG_MACH_SUN8IW15) \
		|| defined (CONFIG_MACH_SUN8IW7)

#define  CONFIG_DRAM_VER_1

typedef struct __DRAM_PARA
{
	//normal configuration
	unsigned int        dram_clk;
	//dram_type DDR2: 2     DDR3: 3   LPDDR2: 6   LPDDR3: 7  DDR3L: 31
	unsigned int        dram_type;
	unsigned int        dram_zq;		//do not need
	unsigned int		dram_odt_en;

	//control configuration
	unsigned int		dram_para1;
	unsigned int		dram_para2;

	//timing configuration
	unsigned int		dram_mr0;
	unsigned int		dram_mr1;
	unsigned int		dram_mr2;
	unsigned int		dram_mr3;
	unsigned int		dram_tpr0;	//DRAMTMG0
	unsigned int		dram_tpr1;	//DRAMTMG1
	unsigned int		dram_tpr2;	//DRAMTMG2
	unsigned int		dram_tpr3;	//DRAMTMG3
	unsigned int		dram_tpr4;	//DRAMTMG4
	unsigned int		dram_tpr5;	//DRAMTMG5
	unsigned int		dram_tpr6;	//DRAMTMG8

	//reserved for future use
	unsigned int		dram_tpr7;
	unsigned int		dram_tpr8;
	unsigned int		dram_tpr9;
	unsigned int		dram_tpr10;
	unsigned int		dram_tpr11;
	unsigned int		dram_tpr12;
	unsigned int		dram_tpr13;

}__dram_para_t;

#ifdef FPGA_PLATFORM
unsigned int mctl_init(void *para);
#else
extern int init_DRAM(int type, __dram_para_t *buff);
#endif
extern int update_fdt_dram_para(void *dtb_base);
#else
#error "platform not support"
#endif


#endif /* _SUNXI_DRAM_H */
