TimeQuest Timing Analyzer report for system_top
Fri Dec  6 13:37:47 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Output Enable Times
 52. Minimum Output Enable Times
 53. Output Disable Times
 54. Minimum Output Disable Times
 55. Slow 1200mV 0C Model Metastability Report
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 62. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 63. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 66. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Fast 1200mV 0C Model Metastability Report
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Signal Integrity Metrics (Slow 1200mv 0c Model)
 88. Signal Integrity Metrics (Slow 1200mv 85c Model)
 89. Signal Integrity Metrics (Fast 1200mv 0c Model)
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; system_top                                        ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  34.4%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; system_top.out.sdc ; OK     ; Fri Dec  6 13:37:20 2013 ;
+--------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 37.29 MHz ; 37.29 MHz       ; CLOCK_50            ;      ;
; 75.67 MHz ; 75.67 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -6.815 ; -6449.699     ;
; altera_reserved_tck ; 43.392 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -0.078 ; -0.113        ;
; altera_reserved_tck ; 0.402  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.625 ; 0.000         ;
; altera_reserved_tck ; 48.001 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.196 ; 0.000         ;
; CLOCK_50            ; 1.798 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.526  ; 0.000              ;
; altera_reserved_tck ; 49.487 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -6.815 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 26.788     ;
; -6.736 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 26.689     ;
; -6.666 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 26.554     ;
; -6.451 ; Processor:core|gte:CP2|bb[0][5]     ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 26.382     ;
; -6.433 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 26.386     ;
; -6.388 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 26.276     ;
; -6.383 ; Processor:core|gte:CP2|ll2[0][34]   ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 26.321     ;
; -6.378 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 26.265     ;
; -6.359 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 26.219     ;
; -6.337 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|bb[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 26.299     ;
; -6.288 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 26.261     ;
; -6.287 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 26.240     ;
; -6.272 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|bb[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 26.604     ;
; -6.271 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 26.162     ;
; -6.269 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 26.145     ;
; -6.247 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 26.200     ;
; -6.242 ; Processor:core|gte:CP2|bb[1][5]     ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 26.195     ;
; -6.235 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 26.171     ;
; -6.220 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 26.520     ;
; -6.195 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 26.131     ;
; -6.193 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.321      ; 26.512     ;
; -6.180 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 26.480     ;
; -6.179 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 26.062     ;
; -6.178 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[2][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 26.060     ;
; -6.138 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[2][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 26.036     ;
; -6.106 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 25.974     ;
; -6.100 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 25.987     ;
; -6.081 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[0][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 25.941     ;
; -6.079 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 26.015     ;
; -6.073 ; Processor:core|gte:CP2|gg[0][9]     ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.515     ; 25.556     ;
; -6.072 ; Processor:core|gte:CP2|bb[0][10]    ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 26.009     ;
; -6.067 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[2][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 25.964     ;
; -6.049 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.317      ; 26.364     ;
; -6.039 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 25.975     ;
; -6.038 ; Processor:core|gte:CP2|ll2[0][30]   ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 25.996     ;
; -6.034 ; Processor:core|gte:CP2|ll2[0][29]   ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 26.003     ;
; -5.993 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 25.884     ;
; -5.991 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[0][19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 25.867     ;
; -5.985 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 25.876     ;
; -5.974 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|bb[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 25.954     ;
; -5.973 ; Processor:core|gte:CP2|bb[0][5]     ; Processor:core|gte:CP2|bb[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 25.893     ;
; -5.967 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[2][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 25.852     ;
; -5.964 ; Processor:core|gte:CP2|gg[0][2]     ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.515     ; 25.447     ;
; -5.919 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[1][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 25.784     ;
; -5.918 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|bb[0][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 25.880     ;
; -5.915 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[0][11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.321      ; 26.234     ;
; -5.911 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[1][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 25.824     ;
; -5.908 ; Processor:core|gte:CP2|bb[0][5]     ; Processor:core|gte:CP2|bb[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.292      ; 26.198     ;
; -5.900 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[2][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 25.782     ;
; -5.896 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.378      ; 26.272     ;
; -5.896 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[2][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 25.804     ;
; -5.892 ; Processor:core|gte:CP2|bb[1][12]    ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 25.825     ;
; -5.891 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 25.844     ;
; -5.880 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 25.775     ;
; -5.878 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.309      ; 26.185     ;
; -5.876 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 25.759     ;
; -5.871 ; Processor:core|gte:CP2|ll2[0][33]   ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 25.829     ;
; -5.871 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[1][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 25.784     ;
; -5.870 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 25.765     ;
; -5.860 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[2][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 25.758     ;
; -5.859 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 25.758     ;
; -5.859 ; Processor:core|gte:CP2|ll2[0][32]   ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 25.826     ;
; -5.856 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.378      ; 26.232     ;
; -5.851 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 25.804     ;
; -5.841 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 25.772     ;
; -5.837 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.329      ; 26.164     ;
; -5.828 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 25.696     ;
; -5.826 ; Processor:core|gte:CP2|ll2[0][34]   ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 25.694     ;
; -5.824 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 25.684     ;
; -5.819 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.312      ; 26.129     ;
; -5.817 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.340      ; 26.155     ;
; -5.810 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|bb[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 25.772     ;
; -5.806 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[2][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 25.720     ;
; -5.801 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[0][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 25.732     ;
; -5.795 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 25.748     ;
; -5.792 ; Processor:core|gte:CP2|cop2c[21][0] ; Processor:core|gte:CP2|rr[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 26.057     ;
; -5.789 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[2][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 25.686     ;
; -5.788 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|rr[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.340      ; 26.126     ;
; -5.787 ; Processor:core|gte:CP2|ll2[0][34]   ; Processor:core|gte:CP2|rr[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 25.725     ;
; -5.785 ; Processor:core|gte:CP2|gg[0][9]     ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.516     ; 25.267     ;
; -5.785 ; Processor:core|gte:CP2|bb[0][1]     ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 25.724     ;
; -5.782 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.309      ; 26.089     ;
; -5.771 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[0][12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.317      ; 26.086     ;
; -5.769 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 26.078     ;
; -5.766 ; Processor:core|gte:CP2|gg[0][9]     ; Processor:core|gte:CP2|gg[0][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.543     ; 25.221     ;
; -5.766 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|rr[2][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 25.680     ;
; -5.764 ; Processor:core|gte:CP2|bb[1][5]     ; Processor:core|gte:CP2|bb[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 25.706     ;
; -5.763 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[2][45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 25.648     ;
; -5.745 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|bb[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 26.077     ;
; -5.742 ; Processor:core|gte:CP2|ll2[0][27]   ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 25.701     ;
; -5.732 ; Processor:core|gte:CP2|bb[0][12]    ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 25.665     ;
; -5.729 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 25.615     ;
; -5.726 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[2][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 25.623     ;
; -5.723 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[0][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 25.609     ;
; -5.722 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[2][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.344      ; 26.064     ;
; -5.719 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|gg[1][17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 25.612     ;
; -5.707 ; Processor:core|gte:CP2|n[1]         ; Processor:core|gte:CP2|gg[0][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 25.598     ;
; -5.699 ; Processor:core|gte:CP2|bb[1][5]     ; Processor:core|gte:CP2|bb[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.314      ; 26.011     ;
; -5.694 ; Processor:core|gte:CP2|n[0]         ; Processor:core|gte:CP2|bb[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 25.674     ;
; -5.690 ; Processor:core|gte:CP2|ll2[0][37]   ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 25.633     ;
+--------+-------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 6.783      ;
; 43.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 6.731      ;
; 43.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 6.475      ;
; 43.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 6.456      ;
; 44.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.922      ;
; 44.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.827      ;
; 44.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 5.724      ;
; 44.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.693      ;
; 44.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 5.589      ;
; 44.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.452      ;
; 44.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.451      ;
; 44.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 5.230      ;
; 45.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.041      ;
; 45.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 5.022      ;
; 45.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 4.789      ;
; 45.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.429      ;
; 46.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.142      ;
; 46.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.031      ;
; 46.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.891      ;
; 46.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.717      ;
; 47.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.079      ;
; 47.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.976      ;
; 47.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.375      ;
; 48.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.280      ;
; 91.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 8.012      ;
; 91.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 8.012      ;
; 91.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 8.012      ;
; 91.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 8.012      ;
; 91.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 8.012      ;
; 91.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 8.014      ;
; 91.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 8.014      ;
; 91.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 8.014      ;
; 91.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 8.014      ;
; 91.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 8.014      ;
; 91.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 8.014      ;
; 91.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 8.014      ;
; 92.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 7.815      ;
; 92.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 7.815      ;
; 92.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 7.815      ;
; 92.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 7.815      ;
; 92.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 7.815      ;
; 92.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 7.815      ;
; 92.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 7.815      ;
; 92.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[842]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.156     ; 7.785      ;
; 92.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.156     ; 7.785      ;
; 92.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.156     ; 7.785      ;
; 92.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[839]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.156     ; 7.785      ;
; 92.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[838]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.156     ; 7.785      ;
; 92.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[837]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.156     ; 7.785      ;
; 92.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[836]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.156     ; 7.785      ;
; 92.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[835]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.156     ; 7.785      ;
; 92.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 7.761      ;
; 92.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[833]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 7.761      ;
; 92.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[832]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 7.761      ;
; 92.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 7.761      ;
; 92.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 7.761      ;
; 92.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[829]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 7.761      ;
; 92.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[828]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 7.761      ;
; 92.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.763      ;
; 92.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.763      ;
; 92.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.763      ;
; 92.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.763      ;
; 92.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.763      ;
; 92.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[866]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 7.749      ;
; 92.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[865]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 7.749      ;
; 92.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[864]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 7.749      ;
; 92.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[863]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 7.749      ;
; 92.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[862]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 7.749      ;
; 92.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[861]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 7.749      ;
; 92.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[860]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 7.749      ;
; 92.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[847]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.743      ;
; 92.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[846]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.743      ;
; 92.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[845]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.743      ;
; 92.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[844]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.743      ;
; 92.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.743      ;
; 92.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 7.715      ;
; 92.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 7.715      ;
; 92.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 7.715      ;
; 92.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 7.715      ;
; 92.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 7.715      ;
; 92.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[310]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 7.738      ;
; 92.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 7.709      ;
; 92.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[867]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 7.709      ;
; 92.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 7.728      ;
; 92.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[320]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 7.722      ;
; 92.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 7.646      ;
; 92.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 7.646      ;
; 92.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 7.646      ;
; 92.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 7.646      ;
; 92.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 7.646      ;
; 92.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 7.646      ;
; 92.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 7.646      ;
; 92.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 7.646      ;
; 92.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 7.686      ;
; 92.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.628      ;
; 92.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.628      ;
; 92.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.628      ;
; 92.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.628      ;
; 92.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.628      ;
; 92.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.628      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.078 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.843      ; 2.951      ;
; -0.035 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.841      ; 2.992      ;
; 0.002  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.828      ; 3.016      ;
; 0.004  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.834      ; 3.024      ;
; 0.010  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[143]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.839      ; 3.035      ;
; 0.021  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[138]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.812      ; 3.019      ;
; 0.021  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.812      ; 3.019      ;
; 0.031  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.839      ; 3.056      ;
; 0.040  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[142]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.839      ; 3.065      ;
; 0.047  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.837      ; 3.070      ;
; 0.050  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.807      ; 3.043      ;
; 0.055  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.811      ; 3.052      ;
; 0.086  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.846      ; 3.118      ;
; 0.087  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.846      ; 3.119      ;
; 0.094  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.849      ; 3.129      ;
; 0.099  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.833      ; 3.118      ;
; 0.100  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.834      ; 3.120      ;
; 0.106  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.833      ; 3.125      ;
; 0.107  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[9]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.946      ; 3.239      ;
; 0.112  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.796      ; 3.094      ;
; 0.128  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.816      ; 3.130      ;
; 0.128  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.840      ; 3.154      ;
; 0.131  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.827      ; 3.144      ;
; 0.132  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.833      ; 3.151      ;
; 0.132  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[12]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.929      ; 3.247      ;
; 0.138  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[137]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.842      ; 3.166      ;
; 0.140  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[153]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.862      ; 3.188      ;
; 0.143  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.830      ; 3.159      ;
; 0.144  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[148]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.840      ; 3.170      ;
; 0.145  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.824      ; 3.155      ;
; 0.145  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.840      ; 3.171      ;
; 0.147  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.824      ; 3.157      ;
; 0.154  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.830      ; 3.170      ;
; 0.157  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[150]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.824      ; 3.167      ;
; 0.157  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.847      ; 3.190      ;
; 0.157  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.824      ; 3.167      ;
; 0.161  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.841      ; 3.188      ;
; 0.161  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.841      ; 3.188      ;
; 0.163  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.833      ; 3.182      ;
; 0.168  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.840      ; 3.194      ;
; 0.171  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.829      ; 3.186      ;
; 0.171  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.807      ; 3.164      ;
; 0.172  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[13]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.963      ; 3.321      ;
; 0.173  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.807      ; 3.166      ;
; 0.173  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.850      ; 3.209      ;
; 0.173  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.829      ; 3.188      ;
; 0.179  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.839      ; 3.204      ;
; 0.180  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.840      ; 3.206      ;
; 0.186  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.838      ; 3.210      ;
; 0.187  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.862      ; 3.235      ;
; 0.192  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.839      ; 3.217      ;
; 0.193  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[147]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.851      ; 3.230      ;
; 0.193  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.851      ; 3.230      ;
; 0.195  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.836      ; 3.217      ;
; 0.202  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[19]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.941      ; 3.329      ;
; 0.204  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[17]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.948      ; 3.338      ;
; 0.206  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.816      ; 3.208      ;
; 0.209  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[139]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.841      ; 3.236      ;
; 0.212  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[146]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.811      ; 3.209      ;
; 0.216  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[23]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.945      ; 3.347      ;
; 0.217  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.838      ; 3.241      ;
; 0.217  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.838      ; 3.241      ;
; 0.225  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.841      ; 3.252      ;
; 0.231  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[6]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.926      ; 3.343      ;
; 0.231  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[18]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.935      ; 3.352      ;
; 0.235  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.812      ; 3.233      ;
; 0.257  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.831      ; 3.274      ;
; 0.260  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.830      ; 3.276      ;
; 0.265  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[24]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.958      ; 3.409      ;
; 0.317  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.921      ; 3.424      ;
; 0.318  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[28]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.915      ; 3.419      ;
; 0.320  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.939      ; 3.445      ;
; 0.321  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[15]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.940      ; 3.447      ;
; 0.324  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[20]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.948      ; 3.458      ;
; 0.328  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.997      ;
; 0.329  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.004      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 0.997      ;
; 0.331  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[144]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.840      ; 3.357      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.007      ;
; 0.333  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.011      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][360] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.003      ;
; 0.335  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.005      ;
; 0.335  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][299] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 0.998      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][387] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.007      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.001      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.018      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.008      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.019      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][337] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.018      ;
; 0.339  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.010      ;
; 0.340  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.010      ;
; 0.341  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][437] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a432~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.006      ;
; 0.343  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.005      ;
; 0.343  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][409] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a396~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.013      ;
; 0.345  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.010      ;
; 0.345  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.020      ;
; 0.346  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a144~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.009      ;
; 0.346  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a180~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.008      ;
; 0.346  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][413] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a396~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.006      ;
; 0.347  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.018      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.689      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.692      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[434]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[433]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[426]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[425]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[320]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[421]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[420]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[418]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[417]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[389]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[386]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[385]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[314]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[313]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[310]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[309]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[309]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[308]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[289]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[239]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.625 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.495      ; 5.745      ;
; 16.626 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.517      ; 5.766      ;
; 16.626 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.517      ; 5.766      ;
; 16.626 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.517      ; 5.766      ;
; 16.627 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.491      ; 5.739      ;
; 16.627 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.491      ; 5.739      ;
; 16.627 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.510      ; 5.758      ;
; 16.627 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.507      ; 5.755      ;
; 16.627 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.510      ; 5.758      ;
; 16.627 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.507      ; 5.755      ;
; 16.628 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.462      ; 5.709      ;
; 16.628 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.504      ; 5.751      ;
; 16.628 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.504      ; 5.751      ;
; 16.628 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.513      ; 5.760      ;
; 16.628 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.516      ; 5.763      ;
; 16.629 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.483      ; 5.729      ;
; 16.629 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.476      ; 5.722      ;
; 16.630 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.488      ; 5.733      ;
; 16.630 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.493      ; 5.738      ;
; 16.630 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.493      ; 5.738      ;
; 16.630 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.493      ; 5.738      ;
; 16.630 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.493      ; 5.738      ;
; 16.632 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.464      ; 5.707      ;
; 16.633 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.606      ; 5.858      ;
; 16.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.611      ; 5.862      ;
; 16.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.611      ; 5.862      ;
; 16.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.628      ; 5.879      ;
; 16.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.628      ; 5.879      ;
; 16.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.628      ; 5.879      ;
; 16.634 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.628      ; 5.879      ;
; 16.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.602      ; 5.852      ;
; 16.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.602      ; 5.852      ;
; 16.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.621      ; 5.871      ;
; 16.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.621      ; 5.871      ;
; 16.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.618      ; 5.868      ;
; 16.635 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.618      ; 5.868      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.573      ; 5.822      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.592      ; 5.841      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.592      ; 5.841      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.615      ; 5.864      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.615      ; 5.864      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.627      ; 5.876      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.624      ; 5.873      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.627      ; 5.876      ;
; 16.636 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.624      ; 5.873      ;
; 16.637 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.594      ; 5.842      ;
; 16.637 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.594      ; 5.842      ;
; 16.637 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.587      ; 5.835      ;
; 16.637 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.581      ; 5.829      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.567      ; 5.814      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.604      ; 5.851      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.604      ; 5.851      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.599      ; 5.846      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.604      ; 5.851      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.604      ; 5.851      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.604      ; 5.851      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.599      ; 5.846      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.567      ; 5.814      ;
; 16.638 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.599      ; 5.846      ;
; 16.640 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.575      ; 5.820      ;
; 16.640 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.575      ; 5.820      ;
; 16.640 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.575      ; 5.820      ;
; 16.641 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.498      ; 5.732      ;
; 16.642 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.494      ; 5.727      ;
; 16.642 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.494      ; 5.727      ;
; 16.642 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.500      ; 5.733      ;
; 16.642 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.518      ; 5.751      ;
; 16.642 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.518      ; 5.751      ;
; 16.642 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.518      ; 5.751      ;
; 16.644 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.476      ; 5.707      ;
; 16.645 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.488      ; 5.718      ;
; 16.649 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.609      ; 5.845      ;
; 16.649 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.606      ; 5.842      ;
; 16.650 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.605      ; 5.840      ;
; 16.650 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.605      ; 5.840      ;
; 16.650 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.611      ; 5.846      ;
; 16.650 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.629      ; 5.864      ;
; 16.650 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.629      ; 5.864      ;
; 16.650 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.629      ; 5.864      ;
; 16.652 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.587      ; 5.820      ;
; 16.652 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.587      ; 5.820      ;
; 16.653 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.599      ; 5.831      ;
; 16.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.607      ; 5.623      ;
; 16.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.607      ; 5.623      ;
; 16.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.604      ; 5.620      ;
; 16.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.604      ; 5.620      ;
; 16.840 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.613      ; 5.629      ;
; 16.841 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.580      ; 5.595      ;
; 16.841 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.610      ; 5.625      ;
; 16.841 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.592      ; 5.607      ;
; 16.841 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.614      ; 5.629      ;
; 16.841 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.601      ; 5.616      ;
; 16.841 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.601      ; 5.616      ;
; 16.841 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.614      ; 5.629      ;
; 16.841 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.614      ; 5.629      ;
; 16.842 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.588      ; 5.602      ;
; 16.842 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.588      ; 5.602      ;
; 16.842 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.559      ; 5.573      ;
; 16.842 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.590      ; 5.604      ;
; 16.842 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.590      ; 5.604      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.175      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.512      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 7.513      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 7.513      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 7.513      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 7.513      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 7.513      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.514      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.514      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.514      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.514      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.514      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.514      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.514      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.504      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[320]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[318]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[317]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[314]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[313]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[312]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[311]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[310]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[309]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[308]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[307]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 7.502      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1097] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 7.433      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1096] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 7.433      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1095] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 7.433      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1094] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 7.433      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1093] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 7.433      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1092] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 7.433      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1091] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 7.433      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1079] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.437      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1078] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 7.435      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1077] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 7.435      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1076] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 7.435      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1075] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 7.435      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1074] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 7.435      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1073] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.437      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1072] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.437      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1071] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.437      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1070] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.437      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1069] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 7.437      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1068] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 7.435      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1067] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.181     ; 7.435      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 7.443      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 7.443      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 7.443      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 7.443      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 7.443      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 7.443      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 7.443      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 7.441      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 7.441      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 7.441      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 7.441      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 7.441      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 7.441      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 7.441      ;
; 92.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 7.441      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 7.430      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 7.430      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 7.430      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1099] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 7.430      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1098] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 7.430      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.516      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.516      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.516      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.516      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.516      ;
; 92.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.516      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.522      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.986      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.980      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.980      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.986      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.998      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.998      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.998      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.998      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.998      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.998      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.998      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.998      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.025      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.025      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.025      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.025      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.025      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.025      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.025      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.025      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1121] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1085] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 7.079      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1084] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 7.079      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1083] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 7.079      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1082] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 7.079      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1081] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 7.079      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1080] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 7.079      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 7.087      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[833]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 7.087      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[832]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 7.087      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 7.087      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 7.087      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[829]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 7.087      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[828]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 7.087      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 7.084      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 7.084      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 7.084      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 7.084      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 7.084      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 7.073      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 7.075      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 7.075      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 7.075      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 7.075      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 7.075      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1090] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 7.077      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1089] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 7.077      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1088] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 7.077      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1087] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 7.077      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1086] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 7.077      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1042] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 7.058      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1041] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 7.058      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1030] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 7.082      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1029] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 7.082      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1028] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 7.082      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1027] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 7.082      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1026] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 7.082      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1025] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 7.084      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1024] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 7.084      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1023] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 7.084      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1022] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 7.084      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1021] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 7.084      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1020] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 7.084      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1003] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 7.070      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1002] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 7.070      ;
; 6.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1001] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 7.070      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.266      ; 5.250      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.266      ; 5.250      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.266      ; 5.250      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.266      ; 5.250      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.265      ; 5.249      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.265      ; 5.249      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.265      ; 5.249      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.266      ; 5.250      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[8]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.266      ; 5.250      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[9]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.265      ; 5.249      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[10]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.265      ; 5.249      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[11]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.265      ; 5.249      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[12]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.265      ; 5.249      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.253      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|f_pop                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.253      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.253      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.100000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.270      ; 5.254      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000010                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.253      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000100000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.270      ; 5.254      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.001000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.271      ; 5.255      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000100                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.270      ; 5.254      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.253      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000010000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.271      ; 5.255      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000010000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.270      ; 5.254      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000001000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.271      ; 5.255      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000001000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.270      ; 5.254      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000000001                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.271      ; 5.255      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000001                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.271      ; 5.255      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[1]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.273      ; 5.257      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[0]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.273      ; 5.257      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[2]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.273      ; 5.257      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.273      ; 5.257      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.273      ; 5.257      ;
; 1.798 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_valid_out                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.273      ; 5.257      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.010000000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.272      ; 5.257      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.010000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.272      ; 5.257      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|ack_refresh_request                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.271      ; 5.256      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_request                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.271      ; 5.256      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.272      ; 5.257      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.272      ; 5.257      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.267      ; 5.252      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.267      ; 5.252      ;
; 1.799 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.271      ; 5.256      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.230      ; 5.216      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.230      ; 5.216      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.230      ; 5.216      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.230      ; 5.216      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.230      ; 5.216      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.001                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.011                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.268      ; 5.254      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.000                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.000                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.111                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.268      ; 5.254      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.111                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.268      ; 5.254      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.268      ; 5.254      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.268      ; 5.254      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.010                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.268      ; 5.254      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.268      ; 5.254      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.268      ; 5.254      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.101                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.101                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|init_done                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_addr[12]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.800 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.269      ; 5.255      ;
; 1.801 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.251      ; 5.238      ;
; 1.802 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.248      ; 5.236      ;
; 1.802 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.229      ;
; 1.802 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.229      ;
; 1.802 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.248      ; 5.236      ;
; 1.802 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.229      ;
; 1.802 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.229      ;
; 1.802 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.229      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.242      ; 5.231      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.237      ; 5.226      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.242      ; 5.231      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.230      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.242      ; 5.231      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.230      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.242      ; 5.231      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.230      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.242      ; 5.231      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.242      ; 5.231      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.230      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.238      ; 5.227      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.237      ; 5.226      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.238      ; 5.227      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.237      ; 5.226      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.237      ; 5.226      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.237      ; 5.226      ;
; 1.803 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.241      ; 5.230      ;
; 2.021 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_25                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.195      ; 5.346      ;
; 2.021 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_26                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.195      ; 5.346      ;
; 2.021 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_27                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.195      ; 5.346      ;
; 2.022 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_23                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.163      ; 5.315      ;
; 2.023 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.151      ; 5.304      ;
; 2.023 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_1                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.176      ; 5.329      ;
; 2.024 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.170      ; 5.324      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a5~porta_address_reg0                                                                        ;
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a19~porta_address_reg0                                                                       ;
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a24~porta_address_reg0                                                                       ;
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a127~porta_address_reg0                                                                      ;
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a231~porta_address_reg0                                                                      ;
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a3~porta_address_reg0                                                                        ;
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a64~porta_address_reg0                                                                       ;
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a180~porta_address_reg0 ;
; 9.526 ; 9.761        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a180~porta_we_reg       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a0~porta_address_reg0                                                                        ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a13~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a29~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a31~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a16~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a1~porta_address_reg0                                                                        ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a15~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a19~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a23~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a28~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a31~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a3~porta_address_reg0                                                                        ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a10~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a12~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a13~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a16~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a18~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a19~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a3~porta_address_reg0                                                                        ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a0~porta_address_reg0                                                                        ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a10~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a16~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a20~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a5~porta_address_reg0                                                                        ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a105~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a109~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a112~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a11~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a128~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a134~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a136~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a144~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a146~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a14~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a155~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a174~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a178~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a180~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a185~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a18~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a192~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a196~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a199~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a206~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a20~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a212~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a215~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a217~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a221~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a223~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a224~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a240~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a242~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a244~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a250~porta_address_reg0                                                                      ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a28~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a29~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a31~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a38~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a43~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a61~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a6~porta_address_reg0                                                                        ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a91~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a99~porta_address_reg0                                                                       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~porta_address_reg0 ;
; 9.527 ; 9.762        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~porta_we_reg       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a16~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a26~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a27~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a15~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a29~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a9~porta_address_reg0                                                                        ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a18~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a22~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a101~porta_address_reg0                                                                      ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a119~porta_address_reg0                                                                      ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a148~porta_address_reg0                                                                      ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a164~porta_address_reg0                                                                      ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a176~porta_address_reg0                                                                      ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a193~porta_address_reg0                                                                      ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a203~porta_address_reg0                                                                      ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a207~porta_address_reg0                                                                      ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a21~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a25~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a32~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a40~porta_address_reg0                                                                       ;
; 9.528 ; 9.763        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a41~porta_address_reg0                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.552 ; 49.772       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1007] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1008] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1009] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1010] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1011] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1012] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1013] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1034] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1133] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1134] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1135] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1136] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1137] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1138] ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]   ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[756]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[757]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[867]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]  ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[289]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[290]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[291]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[292]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[293]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[294]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[295]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[296]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[297]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[298]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[299]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[300]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[301]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[302]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[303]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[304]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[305]                                               ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[306]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -1.066 ; -0.911 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.782 ; -1.600 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.786 ; -1.607 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.796 ; -1.617 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.771 ; -1.592 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.806 ; -1.627 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.783 ; -1.604 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.773 ; -1.594 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.803 ; -1.624 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.789 ; -1.610 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.066 ; -0.911 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.760 ; -1.581 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.760 ; -1.581 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.780 ; -1.601 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.734 ; -1.555 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.752 ; -1.573 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.759 ; -1.580 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -1.810 ; -1.631 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -1.799 ; -1.620 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -1.794 ; -1.615 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -1.787 ; -1.608 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -1.797 ; -1.618 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -1.768 ; -1.589 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -1.800 ; -1.621 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -1.814 ; -1.635 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -1.819 ; -1.640 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -1.844 ; -1.665 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.814 ; -1.635 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.814 ; -1.635 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.833 ; -1.654 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -1.832 ; -1.653 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -1.803 ; -1.624 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.789 ; -1.610 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 9.248  ; 9.573  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 9.248  ; 9.573  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.170  ; 3.595  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.940  ; 3.391  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.637  ; 3.118  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.686  ; 3.136  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.855  ; 3.298  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.784  ; 3.249  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.170  ; 3.595  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.710  ; 2.228  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.580  ; 2.169  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.169  ; 1.594  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.647  ; 2.955  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.276  ; 2.628  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.630  ; 2.085  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.668  ; 3.095  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.539  ; 3.031  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.458  ; 2.887  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.076  ; 3.491  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 6.966  ; 7.531  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 5.874  ; 6.519  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 6.966  ; 7.531  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 6.846  ; 7.309  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.271  ; 2.498  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.629  ; 6.726  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 4.589  ; 4.454  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.779  ; 2.588  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.871  ; 3.745  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.631  ; 3.538  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.602  ; 3.459  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.268  ; 3.164  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.619  ; 3.482  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.252  ; 3.139  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.700  ; 3.553  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.559  ; 3.384  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.219  ; 3.075  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.594  ; 3.485  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.657  ; 3.519  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.536  ; 3.413  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.518  ; 3.356  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.391  ; 3.292  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.210  ; 3.105  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.774  ; 3.665  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.414  ; 3.293  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.620  ; 3.512  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.700  ; 3.572  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.805  ; 3.686  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.458  ; 3.302  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.614  ; 3.483  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.535  ; 3.379  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.435  ; 3.300  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 4.589  ; 4.454  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 4.534  ; 4.399  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 4.310  ; 4.200  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 4.365  ; 4.247  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 4.053  ; 3.946  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.934  ; 3.827  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.711  ; 3.621  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -1.638 ; -1.954 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.638 ; -1.954 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.235  ; 0.799  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 0.847  ; 0.376  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 0.322  ; -0.186 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 0.872  ; 0.362  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 0.825  ; 0.310  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 0.798  ; 0.267  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 0.311  ; -0.148 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 0.444  ; -0.035 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.039  ; 0.492  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.805  ; 0.464  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.235  ; 0.799  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 0.900  ; 0.461  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.500  ; 0.104  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 0.647  ; 0.175  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 0.611  ; 0.109  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 0.846  ; 0.349  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 0.706  ; 0.236  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; -1.101 ; -1.655 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -1.101 ; -1.655 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; -1.401 ; -1.988 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -1.519 ; -2.087 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.561  ; 1.394  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.381 ; -0.517 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.030  ; 5.932  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.975  ; 5.877  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.822  ; 5.730  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.985  ; 5.887  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 6.000  ; 5.902  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.858  ; 5.766  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.883  ; 5.791  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.003  ; 5.905  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.998  ; 5.900  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.895  ; 5.803  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 6.026  ; 5.928  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 6.010  ; 5.912  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.832  ; 5.740  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.832  ; 5.740  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.991  ; 5.893  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.655  ; 0.756  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 6.050  ; 5.952  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.088  ; 5.990  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.008  ; 5.910  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.064  ; 5.966  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.058  ; 5.960  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.054  ; 5.956  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.071  ; 5.973  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.081  ; 5.983  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.070  ; 5.972  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.036  ; 5.938  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.046  ; 5.948  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.088  ; 5.990  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.005  ; 5.907  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.068  ; 5.970  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.080  ; 5.982  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.893  ; 5.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.066  ; 5.968  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 6.017  ; 5.919  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 6.006  ; 5.908  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.041  ; 5.943  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.033  ; 5.935  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 6.023  ; 5.925  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.994  ; 5.896  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 6.027  ; 5.929  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 6.000  ; 5.902  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 6.006  ; 5.908  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.032  ; 5.934  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.062  ; 5.964  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.062  ; 5.964  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 6.040  ; 5.942  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 6.040  ; 5.942  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 6.070  ; 5.972  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 6.077  ; 5.979  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 6.067  ; 5.969  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 6.067  ; 5.969  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 6.001  ; 5.903  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 6.026  ; 5.928  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.868  ; 5.776  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 6.008  ; 5.910  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.987  ; 5.889  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 8.730  ; 8.695  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 8.730  ; 8.695  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 8.666  ; 8.631  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 8.666  ; 8.631  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 8.679  ; 8.644  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 8.659  ; 8.624  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 8.669  ; 8.634  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 8.697  ; 8.662  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 8.687  ; 8.652  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 20.561 ; 20.066 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 18.535 ; 18.297 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 18.212 ; 17.991 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 19.311 ; 19.087 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 18.044 ; 17.841 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 18.506 ; 18.322 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 18.318 ; 18.115 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 18.582 ; 18.368 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 18.551 ; 18.368 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 18.017 ; 17.856 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 20.561 ; 20.066 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 17.885 ; 17.660 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 17.560 ; 17.305 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 19.902 ; 19.376 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 17.560 ; 17.308 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 17.175 ; 16.936 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 20.037 ; 19.534 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 19.453 ; 19.169 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 18.341 ; 18.055 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 18.319 ; 18.012 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 18.841 ; 18.731 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 18.094 ; 18.123 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 18.121 ; 18.006 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 17.467 ; 17.427 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 18.841 ; 18.731 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 18.295 ; 18.236 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 17.422 ; 17.359 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 18.206 ; 18.110 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 18.670 ; 18.625 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 17.847 ; 17.742 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 17.760 ; 17.669 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 18.151 ; 18.038 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 17.812 ; 17.739 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 17.920 ; 17.859 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 18.225 ; 18.164 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 17.930 ; 17.827 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 17.415 ; 17.363 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 18.105 ; 18.008 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 18.096 ; 18.094 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 16.132 ; 16.195 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 10.205 ; 10.153 ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 16.153 ; 16.128 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 15.593 ; 15.431 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.655  ; 0.756  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 10.205 ; 10.153 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.986 ; 13.476 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.713  ; 5.622  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.919  ; 5.822  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.866  ; 5.769  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.713  ; 5.622  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 5.942  ; 5.845  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.876  ; 5.779  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.890  ; 5.793  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.748  ; 5.657  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.772  ; 5.681  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.893  ; 5.796  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.888  ; 5.791  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.783  ; 5.692  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.915  ; 5.818  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.900  ; 5.803  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.723  ; 5.632  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.723  ; 5.632  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.882  ; 5.785  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.196  ; 0.294  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 5.938  ; 5.841  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.783  ; 5.692  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.898  ; 5.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.942  ; 5.845  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.952  ; 5.855  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.947  ; 5.850  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.942  ; 5.845  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.959  ; 5.862  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.969  ; 5.872  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.959  ; 5.862  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.925  ; 5.828  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.935  ; 5.838  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.976  ; 5.879  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.896  ; 5.799  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.956  ; 5.859  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.970  ; 5.873  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.783  ; 5.692  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.955  ; 5.858  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.906  ; 5.809  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.895  ; 5.798  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.930  ; 5.833  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.923  ; 5.826  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 5.913  ; 5.816  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.884  ; 5.787  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 5.916  ; 5.819  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 5.890  ; 5.793  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.895  ; 5.798  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.920  ; 5.823  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.950  ; 5.853  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.950  ; 5.853  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 5.929  ; 5.832  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 5.928  ; 5.831  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 5.959  ; 5.862  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 5.965  ; 5.868  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.757  ; 5.666  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 5.955  ; 5.858  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.892  ; 5.795  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 5.915  ; 5.818  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.757  ; 5.666  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 5.897  ; 5.800  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.878  ; 5.781  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 7.955  ; 7.920  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 8.025  ; 7.990  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 7.961  ; 7.926  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 7.961  ; 7.926  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 7.974  ; 7.939  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 7.955  ; 7.920  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 7.965  ; 7.930  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 7.992  ; 7.957  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 7.982  ; 7.947  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 9.981  ; 9.865  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 10.808 ; 10.721 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 10.745 ; 10.654 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 11.799 ; 11.704 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 10.208 ; 10.127 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 10.499 ; 10.421 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 10.775 ; 10.720 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 10.854 ; 10.730 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 10.893 ; 10.830 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 10.403 ; 10.298 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 12.888 ; 12.481 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 10.870 ; 10.762 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 10.365 ; 10.225 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 12.541 ; 12.161 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 10.373 ; 10.241 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 9.981  ; 9.865  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 12.932 ; 12.511 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 12.298 ; 12.165 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 11.468 ; 11.280 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 11.208 ; 11.039 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 9.540  ; 9.395  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 9.954  ; 9.833  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 10.674 ; 10.488 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 10.041 ; 9.928  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 10.581 ; 10.419 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 10.056 ; 9.943  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 9.990  ; 9.855  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 10.226 ; 10.076 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 10.675 ; 10.575 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 9.630  ; 9.473  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 9.540  ; 9.395  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 9.916  ; 9.751  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 9.846  ; 9.718  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 9.950  ; 9.834  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 9.987  ; 9.872  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 10.489 ; 10.316 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 9.986  ; 9.860  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 11.073 ; 10.917 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 11.050 ; 11.103 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 11.349 ; 11.421 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.853  ; 9.800  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 13.189 ; 13.153 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 14.283 ; 14.310 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.196  ; 0.294  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.853  ; 9.800  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.630 ; 11.124 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.745  ; 5.607  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.885  ; 5.740  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.910  ; 5.765  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.921  ; 5.776  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.905  ; 5.760  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.921  ; 5.776  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.918  ; 5.773  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.918  ; 5.773  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.927  ; 5.782  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.903  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.903  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.915  ; 5.770  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.872  ; 5.727  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.915  ; 5.770  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.897  ; 5.752  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.745  ; 5.607  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.903  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.904  ; 5.759  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.893  ; 5.748  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.908  ; 5.763  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.900  ; 5.755  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.900  ; 5.755  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.871  ; 5.726  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.904  ; 5.759  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.897  ; 5.752  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.903  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.929  ; 5.784  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.929  ; 5.784  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.929  ; 5.784  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.927  ; 5.782  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.927  ; 5.782  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.927  ; 5.782  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.924  ; 5.779  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 16.750 ; 16.605 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 18.433 ; 18.280 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 17.792 ; 17.639 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 18.150 ; 17.997 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 18.150 ; 17.997 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 18.412 ; 18.259 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 18.172 ; 18.019 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 18.172 ; 18.019 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 18.406 ; 18.253 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 17.269 ; 17.124 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 16.750 ; 16.605 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 17.637 ; 17.492 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 18.012 ; 17.867 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 17.719 ; 17.574 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 17.982 ; 17.829 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 18.412 ; 18.259 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 17.982 ; 17.829 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.637  ; 5.499  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.777  ; 5.632  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.801  ; 5.656  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.811  ; 5.666  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.796  ; 5.651  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.811  ; 5.666  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.808  ; 5.663  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.808  ; 5.663  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.818  ; 5.673  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.794  ; 5.649  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.794  ; 5.649  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.805  ; 5.660  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.765  ; 5.620  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.805  ; 5.660  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.789  ; 5.644  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.637  ; 5.499  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.794  ; 5.649  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.795  ; 5.650  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.784  ; 5.639  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.799  ; 5.654  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.792  ; 5.647  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.792  ; 5.647  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.763  ; 5.618  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.795  ; 5.650  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.789  ; 5.644  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.794  ; 5.649  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.819  ; 5.674  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.819  ; 5.674  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.819  ; 5.674  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.818  ; 5.673  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.817  ; 5.672  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.818  ; 5.673  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.814  ; 5.669  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.821  ; 9.676  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 11.403 ; 11.250 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.787 ; 10.634 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 11.131 ; 10.978 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 11.131 ; 10.978 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 11.383 ; 11.230 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 11.152 ; 10.999 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 11.152 ; 10.999 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 11.376 ; 11.223 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 10.319 ; 10.174 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.821  ; 9.676  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.673 ; 10.528 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.033 ; 10.888 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.752 ; 10.607 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.970 ; 10.817 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 11.383 ; 11.230 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.970 ; 10.817 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.675     ; 5.813     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.808     ; 5.953     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.833     ; 5.978     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.844     ; 5.989     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.828     ; 5.973     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.844     ; 5.989     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.841     ; 5.986     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.841     ; 5.986     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.850     ; 5.995     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.826     ; 5.971     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.826     ; 5.971     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.838     ; 5.983     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.795     ; 5.940     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.838     ; 5.983     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.820     ; 5.965     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.675     ; 5.813     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.826     ; 5.971     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.827     ; 5.972     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.816     ; 5.961     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.831     ; 5.976     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.823     ; 5.968     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.823     ; 5.968     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.794     ; 5.939     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.827     ; 5.972     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.820     ; 5.965     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.826     ; 5.971     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.852     ; 5.997     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.852     ; 5.997     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.852     ; 5.997     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.850     ; 5.995     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.850     ; 5.995     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.850     ; 5.995     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.847     ; 5.992     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 16.651    ; 16.796    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 18.381    ; 18.534    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 17.710    ; 17.863    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 18.104    ; 18.257    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 18.104    ; 18.257    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 18.358    ; 18.511    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 18.125    ; 18.278    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 18.125    ; 18.278    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 18.330    ; 18.483    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 17.148    ; 17.293    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 16.651    ; 16.796    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 17.514    ; 17.659    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 17.885    ; 18.030    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 17.638    ; 17.783    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 17.877    ; 18.030    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 18.358    ; 18.511    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 17.877    ; 18.030    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.565     ; 5.703     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.698     ; 5.843     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.722     ; 5.867     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.732     ; 5.877     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.717     ; 5.862     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.732     ; 5.877     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.729     ; 5.874     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.729     ; 5.874     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.739     ; 5.884     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.726     ; 5.871     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.686     ; 5.831     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.726     ; 5.871     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.710     ; 5.855     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.565     ; 5.703     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.716     ; 5.861     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.705     ; 5.850     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.720     ; 5.865     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.713     ; 5.858     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.713     ; 5.858     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.684     ; 5.829     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.716     ; 5.861     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.710     ; 5.855     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.715     ; 5.860     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.740     ; 5.885     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.740     ; 5.885     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.740     ; 5.885     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.739     ; 5.884     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.738     ; 5.883     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.739     ; 5.884     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.735     ; 5.880     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.668     ; 9.813     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 11.295    ; 11.448    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.651    ; 10.804    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 11.029    ; 11.182    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 11.029    ; 11.182    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 11.273    ; 11.426    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 11.049    ; 11.202    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 11.049    ; 11.202    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 11.246    ; 11.399    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 10.145    ; 10.290    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.668     ; 9.813     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.497    ; 10.642    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.854    ; 10.999    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.616    ; 10.761    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.811    ; 10.964    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 11.273    ; 11.426    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.811    ; 10.964    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 40.99 MHz ; 40.99 MHz       ; CLOCK_50            ;      ;
; 83.4 MHz  ; 83.4 MHz        ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -4.396 ; -1835.015     ;
; altera_reserved_tck ; 44.005 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -0.193 ; -1.398        ;
; altera_reserved_tck ; 0.353  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.811 ; 0.000         ;
; altera_reserved_tck ; 48.299 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.095 ; 0.000         ;
; CLOCK_50            ; 1.672 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.528  ; 0.000             ;
; altera_reserved_tck ; 49.401 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                              ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -4.396 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 24.361     ;
; -4.353 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 24.338     ;
; -4.348 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 24.247     ;
; -4.133 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 24.005     ;
; -4.104 ; Processor:core|gte:CP2|bb[0][5]   ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 24.046     ;
; -4.093 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 23.992     ;
; -4.051 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 24.016     ;
; -4.024 ; Processor:core|gte:CP2|ll2[0][34] ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 23.974     ;
; -4.007 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 23.907     ;
; -3.983 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 23.868     ;
; -3.935 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 24.233     ;
; -3.920 ; Processor:core|gte:CP2|bb[1][5]   ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 23.883     ;
; -3.912 ; Processor:core|gte:CP2|gg[0][9]   ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.475     ; 23.436     ;
; -3.885 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 23.778     ;
; -3.878 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 23.750     ;
; -3.871 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 23.772     ;
; -3.865 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 23.850     ;
; -3.861 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 23.826     ;
; -3.826 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.292      ; 24.117     ;
; -3.790 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 23.670     ;
; -3.787 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 24.067     ;
; -3.762 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 23.657     ;
; -3.754 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 23.729     ;
; -3.752 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 23.652     ;
; -3.732 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 23.697     ;
; -3.728 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 23.613     ;
; -3.726 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.314      ; 24.039     ;
; -3.723 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 23.632     ;
; -3.722 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.281      ; 24.002     ;
; -3.713 ; Processor:core|gte:CP2|gg[0][2]   ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.471     ; 23.241     ;
; -3.710 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 23.660     ;
; -3.701 ; Processor:core|gte:CP2|ll2[0][29] ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 23.682     ;
; -3.697 ; Processor:core|gte:CP2|gg[0][9]   ; Processor:core|gte:CP2|gg[0][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.502     ; 23.194     ;
; -3.692 ; Processor:core|gte:CP2|bb[0][10]  ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.637     ;
; -3.692 ; Processor:core|gte:CP2|ll2[0][30] ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 23.661     ;
; -3.680 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 23.978     ;
; -3.645 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 23.595     ;
; -3.631 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 23.526     ;
; -3.631 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 23.532     ;
; -3.619 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 23.529     ;
; -3.616 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 23.517     ;
; -3.607 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 23.891     ;
; -3.589 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 23.539     ;
; -3.586 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.127     ; 23.458     ;
; -3.571 ; Processor:core|gte:CP2|gg[0][9]   ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 23.096     ;
; -3.571 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.292      ; 23.862     ;
; -3.565 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 23.472     ;
; -3.565 ; Processor:core|gte:CP2|ll2[0][33] ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 23.534     ;
; -3.562 ; Processor:core|gte:CP2|ll2[0][32] ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 23.540     ;
; -3.560 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 23.459     ;
; -3.547 ; Processor:core|gte:CP2|gg[0][9]   ; Processor:core|gte:CP2|gg[0][19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 23.057     ;
; -3.542 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 23.449     ;
; -3.541 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.288      ; 23.828     ;
; -3.540 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 23.433     ;
; -3.539 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 23.856     ;
; -3.535 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 23.819     ;
; -3.535 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 23.415     ;
; -3.534 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 23.410     ;
; -3.524 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[0][46] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 23.474     ;
; -3.519 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][48] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 23.484     ;
; -3.513 ; Processor:core|gte:CP2|ll2[0][34] ; Processor:core|gte:CP2|gg[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 23.391     ;
; -3.510 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.355      ; 23.864     ;
; -3.507 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 23.402     ;
; -3.505 ; Processor:core|gte:CP2|bb[0][5]   ; Processor:core|gte:CP2|bb[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 23.437     ;
; -3.499 ; Processor:core|gte:CP2|gg[0][9]   ; Processor:core|gte:CP2|gg[0][11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 23.422     ;
; -3.498 ; Processor:core|gte:CP2|gg[0][2]   ; Processor:core|gte:CP2|gg[0][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.498     ; 22.999     ;
; -3.495 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 23.460     ;
; -3.492 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 23.797     ;
; -3.489 ; Processor:core|gte:CP2|ll2[0][34] ; Processor:core|gte:CP2|rr[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 23.439     ;
; -3.477 ; Processor:core|gte:CP2|bb[0][5]   ; Processor:core|gte:CP2|bb[0][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 23.747     ;
; -3.472 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 23.371     ;
; -3.472 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 23.384     ;
; -3.470 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 23.787     ;
; -3.468 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 23.377     ;
; -3.465 ; Processor:core|gte:CP2|bb[0][1]   ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 23.415     ;
; -3.463 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[1][17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 23.369     ;
; -3.454 ; Processor:core|gte:CP2|bb[1][12]  ; Processor:core|gte:CP2|bb[1][29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 23.395     ;
; -3.453 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 23.447     ;
; -3.445 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[0][18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.355      ; 23.799     ;
; -3.440 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|bb[0][49] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 23.415     ;
; -3.438 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][45] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 23.333     ;
; -3.436 ; Processor:core|gte:CP2|ll2[0][27] ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 23.407     ;
; -3.435 ; Processor:core|gte:CP2|gg[0][9]   ; Processor:core|gte:CP2|gg[0][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 22.961     ;
; -3.435 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[2][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 23.356     ;
; -3.432 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[1][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 23.359     ;
; -3.429 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.292      ; 23.720     ;
; -3.418 ; Processor:core|gte:CP2|gg[0][5]   ; Processor:core|gte:CP2|gg[0][21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.475     ; 22.942     ;
; -3.417 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|rr[0][43] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 23.363     ;
; -3.397 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 23.685     ;
; -3.395 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 23.288     ;
; -3.394 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[2][35] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.323      ; 23.716     ;
; -3.390 ; Processor:core|gte:CP2|gg[0][9]   ; Processor:core|gte:CP2|gg[0][12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 23.306     ;
; -3.386 ; Processor:core|gte:CP2|ll2[0][37] ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 23.339     ;
; -3.377 ; Processor:core|gte:CP2|ll2[0][35] ; Processor:core|gte:CP2|rr[0][52] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 23.330     ;
; -3.376 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[0][47] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 23.277     ;
; -3.375 ; Processor:core|gte:CP2|n[0]       ; Processor:core|gte:CP2|gg[0][25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 23.287     ;
; -3.372 ; Processor:core|gte:CP2|gg[0][2]   ; Processor:core|gte:CP2|gg[2][34] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.470     ; 22.901     ;
; -3.367 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[1][53] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 23.294     ;
; -3.364 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|gg[2][50] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 23.274     ;
; -3.362 ; Processor:core|gte:CP2|n[1]       ; Processor:core|gte:CP2|rr[0][51] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 23.327     ;
+--------+-----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 6.253      ;
; 44.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.200      ;
; 44.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.996      ;
; 44.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.930      ;
; 44.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.456      ;
; 44.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.352      ;
; 45.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.247      ;
; 45.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.249      ;
; 45.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 5.152      ;
; 45.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.039      ;
; 45.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.039      ;
; 45.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.833      ;
; 45.593 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.670      ;
; 45.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 4.633      ;
; 45.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.448      ;
; 46.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.103      ;
; 46.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.815      ;
; 46.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.694      ;
; 46.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.538      ;
; 46.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.422      ;
; 47.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.819      ;
; 47.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.737      ;
; 48.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.230      ;
; 49.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.190      ;
; 92.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 7.379      ;
; 92.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 7.379      ;
; 92.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 7.379      ;
; 92.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 7.379      ;
; 92.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 7.379      ;
; 92.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 7.376      ;
; 92.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 7.376      ;
; 92.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 7.376      ;
; 92.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 7.376      ;
; 92.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 7.376      ;
; 92.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 7.376      ;
; 92.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 7.376      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 7.194      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 7.194      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 7.194      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 7.194      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 7.194      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 7.194      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 7.194      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[842]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.164      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.164      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.164      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[839]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.164      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[838]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.164      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[837]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.164      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[836]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.164      ;
; 92.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[835]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.164      ;
; 92.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 7.145      ;
; 92.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[833]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 7.145      ;
; 92.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[832]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 7.145      ;
; 92.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 7.145      ;
; 92.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 7.145      ;
; 92.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[829]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 7.145      ;
; 92.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[828]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.148     ; 7.145      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.150      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.150      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.150      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.150      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.150      ;
; 92.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[847]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.129      ;
; 92.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[846]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.129      ;
; 92.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[845]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.129      ;
; 92.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[844]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.129      ;
; 92.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 7.129      ;
; 92.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[866]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 7.129      ;
; 92.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[865]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 7.129      ;
; 92.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[864]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 7.129      ;
; 92.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[863]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 7.129      ;
; 92.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[862]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 7.129      ;
; 92.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[861]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 7.129      ;
; 92.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[860]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 7.129      ;
; 92.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.111      ;
; 92.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.111      ;
; 92.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.111      ;
; 92.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.111      ;
; 92.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.111      ;
; 92.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 7.103      ;
; 92.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 7.103      ;
; 92.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 7.103      ;
; 92.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 7.103      ;
; 92.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 7.103      ;
; 92.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.108      ;
; 92.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.108      ;
; 92.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.108      ;
; 92.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.108      ;
; 92.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.108      ;
; 92.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.108      ;
; 92.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.108      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[310]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.121      ;
; 92.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.091      ;
; 92.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.091      ;
; 92.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.091      ;
; 92.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.091      ;
; 92.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 7.091      ;
; 92.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.093      ;
; 92.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[867]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.093      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.193 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.664      ; 2.642      ;
; -0.154 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.663      ; 2.680      ;
; -0.119 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.657      ; 2.709      ;
; -0.117 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.649      ; 2.703      ;
; -0.109 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[143]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 2.722      ;
; -0.093 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.662      ; 2.740      ;
; -0.083 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[142]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 2.748      ;
; -0.078 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.627      ; 2.720      ;
; -0.077 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 2.754      ;
; -0.069 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.635      ; 2.737      ;
; -0.042 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.668      ; 2.797      ;
; -0.040 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.668      ; 2.799      ;
; -0.032 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[138]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.636      ; 2.775      ;
; -0.032 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.670      ; 2.809      ;
; -0.032 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.658      ; 2.797      ;
; -0.031 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.657      ; 2.797      ;
; -0.031 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.636      ; 2.776      ;
; -0.024 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[9]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.763      ; 2.910      ;
; -0.023 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.656      ; 2.804      ;
; -0.016 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.617      ; 2.772      ;
; -0.002 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.664      ; 2.833      ;
; -0.001 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[153]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.684      ; 2.854      ;
; 0.001  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.651      ; 2.823      ;
; 0.002  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.655      ; 2.828      ;
; 0.007  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[137]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.665      ; 2.843      ;
; 0.012  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.653      ; 2.836      ;
; 0.019  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.653      ; 2.843      ;
; 0.020  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.656      ; 2.847      ;
; 0.023  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[148]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.663      ; 2.857      ;
; 0.024  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.663      ; 2.858      ;
; 0.030  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.663      ; 2.864      ;
; 0.030  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.630      ; 2.831      ;
; 0.031  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.663      ; 2.865      ;
; 0.032  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.630      ; 2.833      ;
; 0.033  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[150]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.646      ; 2.850      ;
; 0.033  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.653      ; 2.857      ;
; 0.033  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.646      ; 2.850      ;
; 0.034  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.646      ; 2.851      ;
; 0.035  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.653      ; 2.859      ;
; 0.036  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.646      ; 2.853      ;
; 0.042  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.683      ; 2.896      ;
; 0.042  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.669      ; 2.882      ;
; 0.046  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 2.877      ;
; 0.047  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[12]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.745      ; 2.963      ;
; 0.047  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 2.878      ;
; 0.048  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.662      ; 2.881      ;
; 0.049  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[17]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.764      ; 2.984      ;
; 0.050  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.670      ; 2.891      ;
; 0.055  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[19]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.758      ; 2.984      ;
; 0.057  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.663      ; 2.891      ;
; 0.058  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[23]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.762      ; 2.991      ;
; 0.058  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 2.889      ;
; 0.064  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[13]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.780      ; 3.015      ;
; 0.072  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.641      ; 2.884      ;
; 0.081  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[18]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.749      ; 3.001      ;
; 0.081  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 2.912      ;
; 0.082  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[146]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.633      ; 2.886      ;
; 0.082  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 2.913      ;
; 0.088  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.662      ; 2.921      ;
; 0.088  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.663      ; 2.922      ;
; 0.089  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[147]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.672      ; 2.932      ;
; 0.090  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.672      ; 2.933      ;
; 0.097  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.637      ; 2.905      ;
; 0.107  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[24]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.775      ; 3.053      ;
; 0.117  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[6]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.742      ; 3.030      ;
; 0.117  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.652      ; 2.940      ;
; 0.134  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.654      ; 2.959      ;
; 0.136  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[139]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.664      ; 2.971      ;
; 0.162  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.641      ; 2.974      ;
; 0.163  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.738      ; 3.072      ;
; 0.167  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[28]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.731      ; 3.069      ;
; 0.167  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[20]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.764      ; 3.102      ;
; 0.174  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[15]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.757      ; 3.102      ;
; 0.179  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[144]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.661      ; 3.011      ;
; 0.187  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[16]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.755      ; 3.113      ;
; 0.193  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.755      ; 3.119      ;
; 0.222  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[29]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.739      ; 3.132      ;
; 0.227  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[22]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.762      ; 3.160      ;
; 0.229  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[27]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.737      ; 3.137      ;
; 0.232  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[21]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.786      ; 3.189      ;
; 0.245  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[10]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.745      ; 3.161      ;
; 0.254  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[4]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.746      ; 3.171      ;
; 0.256  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[26]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.730      ; 3.157      ;
; 0.277  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[31]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.737      ; 3.185      ;
; 0.283  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[7]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.731      ; 3.185      ;
; 0.284  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[30]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.737      ; 3.192      ;
; 0.288  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.660      ; 3.119      ;
; 0.297  ; mem_controller:memory|addr_interpreter:addr_interp|sd_valid_i                                                                            ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.589      ; 3.057      ;
; 0.326  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.939      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.939      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][337] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.944      ;
; 0.333  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|cmode_reg[3]                                                     ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|hblank_flag                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.819      ; 1.323      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.941      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.937      ;
; 0.338  ; Processor:core|gte:CP2|rrlt[0][35]                                                                                                       ; Processor:core|gte:CP2|rrlt[0][35]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|curr_state.CHANNEL_RE                                                        ; mem_controller:memory|dma_controller:dma_c|dma_channel:dma2|curr_state.CHANNEL_RE                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.951      ;
; 0.338  ; Processor:core|gte:CP2|ll3[0][34]                                                                                                        ; Processor:core|gte:CP2|ll3[0][34]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.339  ; Processor:core|gte:CP2|cop2d[11][24]                                                                                                     ; Processor:core|gte:CP2|cop2d[11][24]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339  ; Processor:core|gte:CP2|cop2d[10][24]                                                                                                     ; Processor:core|gte:CP2|cop2d[10][24]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.626      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.627      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.633      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[434]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[433]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[426]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[425]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[418]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[417]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[239]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[421]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[420]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[416]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[415]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[415]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[414]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[412]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[411]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[411]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[410]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[397]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[396]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[386]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[385]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[289]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[238]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[237]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.811 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.181      ; 5.250      ;
; 16.811 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.181      ; 5.250      ;
; 16.811 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.181      ; 5.250      ;
; 16.811 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.179      ; 5.248      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.154      ; 5.222      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.154      ; 5.222      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.150      ; 5.218      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.167      ; 5.235      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.173      ; 5.241      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.155      ; 5.223      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.155      ; 5.223      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.170      ; 5.238      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.159      ; 5.227      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.173      ; 5.241      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.167      ; 5.235      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.155      ; 5.223      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.170      ; 5.238      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.155      ; 5.223      ;
; 16.812 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.175      ; 5.243      ;
; 16.813 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.147      ; 5.214      ;
; 16.813 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.125      ; 5.192      ;
; 16.813 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.138      ; 5.205      ;
; 16.814 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.126      ; 5.192      ;
; 16.827 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.157      ; 5.210      ;
; 16.827 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.150      ; 5.203      ;
; 16.827 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.157      ; 5.210      ;
; 16.827 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.163      ; 5.216      ;
; 16.827 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.182      ; 5.235      ;
; 16.827 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.182      ; 5.235      ;
; 16.827 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.182      ; 5.235      ;
; 16.828 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.163      ; 5.215      ;
; 16.828 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.138      ; 5.190      ;
; 16.844 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.288      ; 5.333      ;
; 16.844 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.288      ; 5.333      ;
; 16.844 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.288      ; 5.333      ;
; 16.844 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.286      ; 5.331      ;
; 16.844 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.288      ; 5.333      ;
; 16.844 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.286      ; 5.331      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.272      ; 5.316      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.261      ; 5.305      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.261      ; 5.305      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.272      ; 5.316      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.280      ; 5.324      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.266      ; 5.310      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.280      ; 5.324      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.277      ; 5.321      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.277      ; 5.321      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.262      ; 5.306      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.262      ; 5.306      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.274      ; 5.318      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.274      ; 5.318      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.257      ; 5.301      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.262      ; 5.306      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.262      ; 5.306      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.282      ; 5.326      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.262      ; 5.306      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.257      ; 5.301      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.282      ; 5.326      ;
; 16.845 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.257      ; 5.301      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.254      ; 5.297      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.254      ; 5.297      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.232      ; 5.275      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.232      ; 5.275      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.251      ; 5.294      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.251      ; 5.294      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.232      ; 5.275      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.245      ; 5.288      ;
; 16.846 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.239      ; 5.282      ;
; 16.847 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.233      ; 5.275      ;
; 16.847 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.225      ; 5.267      ;
; 16.847 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.225      ; 5.267      ;
; 16.860 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.264      ; 5.293      ;
; 16.860 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.264      ; 5.293      ;
; 16.860 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.257      ; 5.286      ;
; 16.860 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.266      ; 5.295      ;
; 16.860 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.270      ; 5.299      ;
; 16.860 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.289      ; 5.318      ;
; 16.860 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.289      ; 5.318      ;
; 16.860 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.289      ; 5.318      ;
; 16.861 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.270      ; 5.298      ;
; 16.861 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.245      ; 5.273      ;
; 16.861 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.245      ; 5.273      ;
; 17.009 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.276      ; 5.126      ;
; 17.009 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.276      ; 5.126      ;
; 17.009 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.274      ; 5.124      ;
; 17.009 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.276      ; 5.126      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.249      ; 5.098      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.249      ; 5.098      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.270      ; 5.119      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.268      ; 5.117      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.254      ; 5.103      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.268      ; 5.117      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.265      ; 5.114      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.265      ; 5.114      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.250      ; 5.099      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.250      ; 5.099      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.262      ; 5.111      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.262      ; 5.111      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.245      ; 5.094      ;
; 17.010 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 2.250      ; 5.099      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.960      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1258] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.834      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1257] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.834      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1256] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.834      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.836      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[559]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.836      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.836      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[557]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.836      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[556]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.836      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[555]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.836      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[554]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.836      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.834      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.834      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.834      ;
; 93.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.834      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1340] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1339] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1338] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1337] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1336] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1335] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1334] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1333] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1332] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1331] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.827      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1330] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1329] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1328] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1327] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1326] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1325] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.827      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.827      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.827      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.827      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.827      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.827      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.826      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.824      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.824      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.824      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1314] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.824      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1313] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.824      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.824      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1311] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.824      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1310] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.824      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1271] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.825      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.825      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1269] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.825      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.825      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1267] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.825      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.825      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.825      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1259] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.827      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[553]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.835      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[552]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.835      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[551]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.835      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.836      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.836      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.836      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[445]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.836      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.836      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.825      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.829      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.833      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.833      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.833      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.833      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.828      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.833      ;
; 93.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.833      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.338      ;
; 1.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.338      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.400      ;
; 1.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.804      ;
; 1.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.822      ;
; 1.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.822      ;
; 1.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.822      ;
; 1.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.822      ;
; 1.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.822      ;
; 1.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.822      ;
; 1.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.822      ;
; 1.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.822      ;
; 1.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.819      ;
; 1.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.819      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.825      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.825      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.825      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.825      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.825      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.825      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.825      ;
; 1.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.825      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.858      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.858      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.858      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.858      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.858      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.858      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.858      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.858      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 6.391      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[833]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 6.391      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[832]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 6.391      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 6.391      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 6.391      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[829]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 6.391      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[828]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 6.391      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 6.386      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 6.386      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 6.388      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 6.388      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 6.388      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 6.388      ;
; 6.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 6.388      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 6.376      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 6.376      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 6.376      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 6.376      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 6.376      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 6.376      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1121] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 6.376      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 6.378      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 6.378      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 6.378      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 6.378      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 6.378      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1090] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 6.380      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1089] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 6.380      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1088] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 6.380      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1087] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 6.380      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1086] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 6.380      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1085] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 6.382      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1084] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 6.382      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1083] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 6.382      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1082] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 6.382      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1081] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 6.382      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1080] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 6.382      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1006] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 6.370      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1005] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 6.370      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1004] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.021      ; 6.370      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1003] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 6.372      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1002] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 6.372      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1001] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 6.372      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1000] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 6.372      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[999]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 6.372      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 6.388      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 6.388      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 6.388      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 6.388      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 6.388      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 6.388      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 6.368      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 6.368      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 6.368      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 6.368      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 6.368      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 6.368      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 6.368      ;
; 6.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 6.368      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.001                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.011                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.701      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.000                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.000                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.111                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.701      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.111                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.701      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.701      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.701      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.010                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.701      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.701      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.701      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.101                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.101                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|init_done                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.001000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000010000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000001000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.010000000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.861      ; 4.704      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.010000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.861      ; 4.704      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|ack_refresh_request                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.860      ; 4.703      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_request                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.860      ; 4.703      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.861      ; 4.704      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.861      ; 4.704      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000000001                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000001                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[1]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.862      ; 4.705      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[0]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.862      ; 4.705      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[2]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.862      ; 4.705      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.862      ; 4.705      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.862      ; 4.705      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_valid_out                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.862      ; 4.705      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_addr[12]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.856      ; 4.699      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.856      ; 4.699      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.860      ; 4.703      ;
; 1.672 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.859      ; 4.702      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.853      ; 4.697      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.853      ; 4.697      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.853      ; 4.697      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.853      ; 4.697      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.852      ; 4.696      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.852      ; 4.696      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.852      ; 4.696      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.853      ; 4.697      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[8]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.853      ; 4.697      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[9]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.852      ; 4.696      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[10]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.852      ; 4.696      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[11]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.852      ; 4.696      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[12]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.852      ; 4.696      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.857      ; 4.701      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|f_pop                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.857      ; 4.701      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.857      ; 4.701      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.100000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.702      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000010                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.857      ; 4.701      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000100000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.702      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000100                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.702      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.857      ; 4.701      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000010000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.702      ;
; 1.673 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000001000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.858      ; 4.702      ;
; 1.674 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.841      ; 4.686      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.827      ; 4.673      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.838      ; 4.684      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.838      ; 4.684      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.828      ; 4.674      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.827      ; 4.673      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.828      ; 4.674      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.827      ; 4.673      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.827      ; 4.673      ;
; 1.675 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.827      ; 4.673      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.819      ; 4.666      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.832      ; 4.679      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.832      ; 4.679      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.819      ; 4.666      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.831      ; 4.678      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.832      ; 4.679      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.830      ; 4.677      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.830      ; 4.677      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.831      ; 4.678      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.832      ; 4.679      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.831      ; 4.678      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.832      ; 4.679      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.832      ; 4.679      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.831      ; 4.678      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.819      ; 4.666      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.819      ; 4.666      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.819      ; 4.666      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.830      ; 4.677      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.830      ; 4.677      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.830      ; 4.677      ;
; 1.676 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.831      ; 4.678      ;
; 1.869 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_25                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 4.776      ;
; 1.869 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_26                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 4.776      ;
; 1.869 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_27                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.791      ; 4.776      ;
; 1.870 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_1                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.772      ; 4.758      ;
; 1.872 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_18                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.771      ; 4.759      ;
; 1.873 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.745      ; 4.734      ;
; 1.874 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.765      ; 4.755      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|hblank_flag                                                                     ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|overflow_reached                                                                ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|target_reached                                                                  ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[0]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[10]                                                                       ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[11]                                                                       ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[12]                                                                       ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[13]                                                                       ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[14]                                                                       ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[15]                                                                       ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[1]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[2]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[3]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[4]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[5]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[6]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[7]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[8]                                                                        ;
; 9.528 ; 9.746        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Fall       ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|value[9]                                                                        ;
; 9.580 ; 9.766        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[10]                                                                                                   ;
; 9.580 ; 9.766        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[8]                                                                                                    ;
; 9.580 ; 9.766        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; display_out:dc|vga:v|simple_counter:col_counter|Q[9]                                                                                                    ;
; 9.607 ; 9.763        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]                                                                                       ;
; 9.607 ; 9.763        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]                                                                                       ;
; 9.608 ; 9.764        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]                                                                                       ;
; 9.608 ; 9.764        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]                                                                                       ;
; 9.608 ; 9.764        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]                                                                                       ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16                                                                                      ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_22                                                                                      ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]                                                                                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]                                                                                       ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]                                                                                       ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]                                                                                       ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]                                                                                       ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]                                                                                       ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]                                                                                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]                                                                                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]                                                                                        ;
; 9.609 ; 9.765        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]                                                                                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19                                                                                      ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20                                                                                      ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_23                                                                                      ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]                                                                                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]                                                                                       ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]                                                                                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]                                                                                        ;
; 9.610 ; 9.766        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]                                                                                        ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe                                                                                                    ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_11                                                                                      ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_14                                                                                      ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_17                                                                                      ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_18                                                                                      ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2                                                                                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_21                                                                                      ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4                                                                                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5                                                                                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_6                                                                                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]                                                                                       ;
; 9.611 ; 9.767        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]                                                                                        ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_1                                                                                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_10                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_12                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_13                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_15                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_24                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_25                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_26                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_27                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_28                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_29                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_30                                                                                      ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7                                                                                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_8                                                                                       ;
; 9.612 ; 9.768        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_9                                                                                       ;
; 9.613 ; 9.769        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3                                                                                       ;
; 9.613 ; 9.769        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31                                                                                      ;
; 9.614 ; 9.847        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a15~porta_address_reg0  ;
; 9.614 ; 9.847        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a218~porta_address_reg0 ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a15~porta_address_reg0  ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a19~porta_address_reg0  ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a24~porta_address_reg0  ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a20~porta_address_reg0  ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a24~porta_address_reg0  ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a132~porta_address_reg0 ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a156~porta_address_reg0 ;
; 9.615 ; 9.848        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a181~porta_address_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.407 ; 49.640       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.480 ; 49.698       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1154] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1160] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1161] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1162] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1163] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1164] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1165] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1166] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1167] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1168] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1250] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1251] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1252] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[648]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[649]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[650]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[651]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[652]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[672]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[673]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[674]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[681]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[682]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[698]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[699]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[726]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[727]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[728]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[729]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[730]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[731]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[738]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[739]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[740]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[932]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[933]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[934]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[935]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[936]  ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[937]  ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1103] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1104] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1105] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1106] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1107] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1108] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1110] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1111] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1112] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1113] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1114] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1115] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1155] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1156] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1157] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1158] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1159] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1169] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1170] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1171] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1172] ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1173] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.940 ; -0.905 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.563 ; -1.392 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.568 ; -1.397 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.578 ; -1.407 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.554 ; -1.383 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.588 ; -1.417 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.565 ; -1.394 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.555 ; -1.384 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.586 ; -1.415 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.570 ; -1.399 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.940 ; -0.905 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -1.542 ; -1.371 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.540 ; -1.369 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.562 ; -1.391 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.515 ; -1.344 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.533 ; -1.362 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.540 ; -1.369 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -1.592 ; -1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -1.582 ; -1.411 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -1.578 ; -1.407 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -1.569 ; -1.398 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -1.579 ; -1.408 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -1.551 ; -1.380 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -1.582 ; -1.411 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -1.595 ; -1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -1.600 ; -1.429 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -1.627 ; -1.456 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.597 ; -1.426 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.597 ; -1.426 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.616 ; -1.445 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -1.614 ; -1.443 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -1.586 ; -1.415 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.570 ; -1.399 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 8.371  ; 8.441  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 8.371  ; 8.441  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.827  ; 3.003  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.581  ; 2.846  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.326  ; 2.573  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.359  ; 2.614  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.532  ; 2.762  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.459  ; 2.715  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.827  ; 3.003  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.461  ; 1.778  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.354  ; 1.698  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.967  ; 1.196  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.355  ; 2.434  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.994  ; 2.138  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.388  ; 1.627  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.371  ; 2.565  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.241  ; 2.504  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.150  ; 2.377  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.722  ; 2.923  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 6.231  ; 6.620  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 5.337  ; 5.650  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 6.231  ; 6.620  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 6.118  ; 6.467  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.353  ; 2.561  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.586  ; 6.673  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 4.196  ; 4.103  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.507  ; 2.415  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.526  ; 3.460  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.304  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.270  ; 3.208  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.967  ; 2.934  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.276  ; 3.232  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.946  ; 2.911  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.369  ; 3.279  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.232  ; 3.135  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.908  ; 2.857  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.258  ; 3.226  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.322  ; 3.268  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.209  ; 3.145  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.187  ; 3.102  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.069  ; 3.050  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.911  ; 2.868  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.434  ; 3.381  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.098  ; 3.069  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.291  ; 3.250  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.356  ; 3.317  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.459  ; 3.404  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.142  ; 3.058  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.287  ; 3.206  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.216  ; 3.131  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.128  ; 3.046  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 4.196  ; 4.103  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 4.144  ; 4.052  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.931  ; 3.874  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.981  ; 3.916  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.695  ; 3.646  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.581  ; 3.525  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.372  ; 3.355  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -1.474 ; -1.500 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.474 ; -1.500 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.257  ; 0.922  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 0.904  ; 0.565  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 0.399  ; 0.055  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 0.920  ; 0.535  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 0.880  ; 0.487  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 0.858  ; 0.444  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 0.380  ; 0.089  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 0.519  ; 0.183  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.071  ; 0.666  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.845  ; 0.644  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.257  ; 0.922  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 0.944  ; 0.627  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.566  ; 0.320  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 0.699  ; 0.382  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 0.675  ; 0.319  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 0.903  ; 0.526  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 0.774  ; 0.428  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; -0.935 ; -1.267 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.935 ; -1.267 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; -1.218 ; -1.544 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -1.319 ; -1.641 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.275  ; 1.078  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.662 ; -0.821 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.403  ; 5.294  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.380  ; 5.271  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.322  ; 5.213  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.222  ; 5.144  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 5.403  ; 5.294  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.332  ; 5.223  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.348  ; 5.239  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.259  ; 5.181  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.285  ; 5.207  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.352  ; 5.243  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.345  ; 5.236  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.295  ; 5.217  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.373  ; 5.264  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.358  ; 5.249  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.232  ; 5.154  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.232  ; 5.154  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.339  ; 5.230  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.723  ; 0.849  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 5.399  ; 5.290  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.435  ; 5.326  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.355  ; 5.246  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.402  ; 5.293  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.411  ; 5.302  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.408  ; 5.299  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.401  ; 5.292  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.418  ; 5.309  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.428  ; 5.319  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.420  ; 5.311  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.383  ; 5.274  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.393  ; 5.284  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.435  ; 5.326  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.352  ; 5.243  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.415  ; 5.306  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.428  ; 5.319  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.292  ; 5.214  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.413  ; 5.304  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.365  ; 5.256  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.355  ; 5.246  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.391  ; 5.282  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.382  ; 5.273  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 5.372  ; 5.263  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.342  ; 5.233  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 5.375  ; 5.266  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 5.348  ; 5.239  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.353  ; 5.244  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.381  ; 5.272  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.411  ; 5.302  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.411  ; 5.302  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 5.390  ; 5.281  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 5.388  ; 5.279  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 5.420  ; 5.311  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 5.424  ; 5.315  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.414  ; 5.305  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 5.414  ; 5.305  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.349  ; 5.240  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 5.375  ; 5.266  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.270  ; 5.192  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 5.358  ; 5.249  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.335  ; 5.226  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 7.910  ; 7.903  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 7.910  ; 7.903  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 7.845  ; 7.838  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 7.845  ; 7.838  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 7.859  ; 7.852  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 7.839  ; 7.832  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 7.849  ; 7.842  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 7.878  ; 7.871  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 7.868  ; 7.861  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 18.731 ; 18.207 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 16.950 ; 16.735 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 16.657 ; 16.461 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 17.671 ; 17.453 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 16.485 ; 16.332 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 16.879 ; 16.699 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 16.758 ; 16.572 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 16.942 ; 16.752 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 16.922 ; 16.741 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 16.449 ; 16.354 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 18.731 ; 18.207 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 16.339 ; 16.082 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 16.037 ; 15.769 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 18.126 ; 17.569 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 16.034 ; 15.770 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 15.675 ; 15.432 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 18.243 ; 17.710 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 17.830 ; 17.497 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 16.782 ; 16.498 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 16.772 ; 16.461 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 17.321 ; 17.047 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 16.625 ; 16.508 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 16.666 ; 16.390 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 16.037 ; 15.884 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 17.321 ; 17.047 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 16.805 ; 16.598 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 15.999 ; 15.822 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 16.742 ; 16.487 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 17.165 ; 16.956 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 16.363 ; 16.086 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 16.281 ; 16.018 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 16.647 ; 16.355 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 16.350 ; 16.086 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 16.443 ; 16.190 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 16.747 ; 16.525 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 16.474 ; 16.244 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 16.002 ; 15.821 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 16.655 ; 16.392 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 16.477 ; 16.642 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 14.573 ; 14.877 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.256  ; 9.354  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 14.807 ; 14.599 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 14.284 ; 13.987 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.723  ; 0.849  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 9.256  ; 9.354  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.087 ; 12.459 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.125  ; 5.046  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.281  ; 5.171  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.225  ; 5.115  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.125  ; 5.046  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 5.305  ; 5.195  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.235  ; 5.125  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.250  ; 5.140  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.161  ; 5.082  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.186  ; 5.107  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.254  ; 5.144  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.248  ; 5.138  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.196  ; 5.117  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.275  ; 5.165  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 5.260  ; 5.150  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.135  ; 5.056  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.135  ; 5.056  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.242  ; 5.132  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.298  ; 0.422  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 5.300  ; 5.190  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.195  ; 5.116  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.258  ; 5.148  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.303  ; 5.193  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.313  ; 5.203  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.309  ; 5.199  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.303  ; 5.193  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.320  ; 5.210  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.330  ; 5.220  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.321  ; 5.211  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.285  ; 5.175  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.295  ; 5.185  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.337  ; 5.227  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.255  ; 5.145  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.317  ; 5.207  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.330  ; 5.220  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.195  ; 5.116  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.315  ; 5.205  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.267  ; 5.157  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.257  ; 5.147  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.293  ; 5.183  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.284  ; 5.174  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 5.274  ; 5.164  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.246  ; 5.136  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 5.277  ; 5.167  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 5.250  ; 5.140  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.255  ; 5.145  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.282  ; 5.172  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.312  ; 5.202  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.312  ; 5.202  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 5.291  ; 5.181  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 5.289  ; 5.179  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 5.321  ; 5.211  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 5.325  ; 5.215  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 5.172  ; 5.093  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 5.315  ; 5.205  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 5.252  ; 5.142  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 5.277  ; 5.167  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.172  ; 5.093  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 5.259  ; 5.149  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.238  ; 5.128  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 7.212  ; 7.205  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 7.283  ; 7.276  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 7.218  ; 7.211  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 7.218  ; 7.211  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 7.232  ; 7.225  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 7.212  ; 7.205  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 7.222  ; 7.215  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 7.251  ; 7.244  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 7.241  ; 7.234  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 9.135  ; 8.904  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 9.925  ; 9.737  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 9.878  ; 9.669  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 10.848 ; 10.617 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 9.363  ; 9.208  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.615  ; 9.402  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 9.901  ; 9.734  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 9.940  ; 9.685  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 9.971  ; 9.766  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 9.561  ; 9.358  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 11.758 ; 11.193 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 9.964  ; 9.710  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 9.493  ; 9.240  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 11.461 ; 10.908 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 9.505  ; 9.246  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 9.135  ; 8.904  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 11.808 ; 11.214 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 11.324 ; 11.030 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 10.557 ; 10.226 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 10.304 ; 10.024 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.720  ; 8.490  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 9.132  ; 8.950  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 9.811  ; 9.529  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 9.202  ; 9.038  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 9.721  ; 9.483  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 9.225  ; 9.051  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 9.159  ; 8.971  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 9.388  ; 9.162  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 9.798  ; 9.616  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 8.805  ; 8.563  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.720  ; 8.490  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 9.071  ; 8.816  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 9.011  ; 8.775  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 9.101  ; 8.875  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 9.167  ; 8.978  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 9.626  ; 9.388  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 9.164  ; 8.972  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 10.191 ; 9.945  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 10.032 ; 10.221 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 10.220 ; 10.504 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 8.920  ; 9.012  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 12.086 ; 11.910 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 13.095 ; 12.936 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.298  ; 0.422  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 8.920  ; 9.012  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.768  ; 10.143 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.156  ; 5.026  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.248  ; 5.083  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.275  ; 5.110  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.284  ; 5.119  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.271  ; 5.106  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.284  ; 5.119  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.281  ; 5.116  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.281  ; 5.116  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.293  ; 5.128  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.266  ; 5.101  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.266  ; 5.101  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.278  ; 5.113  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.235  ; 5.070  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.278  ; 5.113  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.261  ; 5.096  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.156  ; 5.026  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.266  ; 5.101  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.268  ; 5.103  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.258  ; 5.093  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.274  ; 5.109  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.265  ; 5.100  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.265  ; 5.100  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.235  ; 5.070  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.268  ; 5.103  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.261  ; 5.096  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.266  ; 5.101  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.294  ; 5.129  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.294  ; 5.129  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.294  ; 5.129  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.293  ; 5.128  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.291  ; 5.126  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.293  ; 5.128  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.287  ; 5.122  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 15.332 ; 15.167 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 16.944 ; 16.799 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 16.343 ; 16.198 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 16.674 ; 16.529 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 16.674 ; 16.529 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 16.922 ; 16.777 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 16.696 ; 16.551 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 16.696 ; 16.551 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 16.923 ; 16.778 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 15.824 ; 15.659 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 15.332 ; 15.167 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 16.167 ; 16.002 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 16.517 ; 16.352 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 16.240 ; 16.075 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 16.522 ; 16.377 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 16.922 ; 16.777 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 16.522 ; 16.377 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.062  ; 4.932  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.154  ; 4.989  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.179  ; 5.014  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.189  ; 5.024  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.175  ; 5.010  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.189  ; 5.024  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.186  ; 5.021  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.186  ; 5.021  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.197  ; 5.032  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.171  ; 5.006  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.171  ; 5.006  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.183  ; 5.018  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.141  ; 4.976  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.183  ; 5.018  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.166  ; 5.001  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.062  ; 4.932  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.171  ; 5.006  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.173  ; 5.008  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.163  ; 4.998  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.179  ; 5.014  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.170  ; 5.005  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.170  ; 5.005  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.142  ; 4.977  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.173  ; 5.008  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.166  ; 5.001  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.171  ; 5.006  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.198  ; 5.033  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.198  ; 5.033  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.198  ; 5.033  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.197  ; 5.032  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.195  ; 5.030  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.197  ; 5.032  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.191  ; 5.026  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.985  ; 8.820  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.495 ; 10.350 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.918  ; 9.773  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.236 ; 10.091 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.236 ; 10.091 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.474 ; 10.329 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.257 ; 10.112 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.257 ; 10.112 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.475 ; 10.330 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.457  ; 9.292  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.985  ; 8.820  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.786  ; 9.621  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.122 ; 9.957  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.856  ; 9.691  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.089 ; 9.944  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.474 ; 10.329 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.089 ; 9.944  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.093     ; 5.223     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.150     ; 5.315     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.177     ; 5.342     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.186     ; 5.351     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.173     ; 5.338     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.186     ; 5.351     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.183     ; 5.348     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.183     ; 5.348     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.195     ; 5.360     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.168     ; 5.333     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.168     ; 5.333     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.180     ; 5.345     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.137     ; 5.302     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.180     ; 5.345     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.163     ; 5.328     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.093     ; 5.223     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.168     ; 5.333     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.170     ; 5.335     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.160     ; 5.325     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.176     ; 5.341     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.167     ; 5.332     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.167     ; 5.332     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.137     ; 5.302     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.170     ; 5.335     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.163     ; 5.328     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.168     ; 5.333     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.196     ; 5.361     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.196     ; 5.361     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.196     ; 5.361     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.195     ; 5.360     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.193     ; 5.358     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.195     ; 5.360     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.189     ; 5.354     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 15.092    ; 15.257    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 16.707    ; 16.852    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 16.112    ; 16.257    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 16.460    ; 16.605    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 16.460    ; 16.605    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 16.688    ; 16.833    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 16.480    ; 16.625    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 16.480    ; 16.625    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 16.663    ; 16.808    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 15.536    ; 15.701    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 15.092    ; 15.257    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 15.869    ; 16.034    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 16.203    ; 16.368    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 15.977    ; 16.142    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 16.258    ; 16.403    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 16.688    ; 16.833    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 16.258    ; 16.403    ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.996     ; 5.126     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.053     ; 5.218     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.078     ; 5.243     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.088     ; 5.253     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.074     ; 5.239     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.088     ; 5.253     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.085     ; 5.250     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.085     ; 5.250     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.096     ; 5.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.070     ; 5.235     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.070     ; 5.235     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.082     ; 5.247     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.040     ; 5.205     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.082     ; 5.247     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.065     ; 5.230     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.996     ; 5.126     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.070     ; 5.235     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.072     ; 5.237     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.062     ; 5.227     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.078     ; 5.243     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.069     ; 5.234     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.069     ; 5.234     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.041     ; 5.206     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.072     ; 5.237     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.065     ; 5.230     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.070     ; 5.235     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.097     ; 5.262     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.097     ; 5.262     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.097     ; 5.262     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.096     ; 5.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.094     ; 5.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.096     ; 5.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.090     ; 5.255     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.722     ; 8.887     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.235    ; 10.380    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.663     ; 9.808     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.998     ; 10.143    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.998     ; 10.143    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.217    ; 10.362    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.017    ; 10.162    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.017    ; 10.162    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.193    ; 10.338    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.147     ; 9.312     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.722     ; 8.887     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.467     ; 9.632     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.788     ; 9.953     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.571     ; 9.736     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.804     ; 9.949     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.217    ; 10.362    ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.804     ; 9.949     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 3.158  ; 0.000         ;
; altera_reserved_tck ; 47.081 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; -0.108 ; -0.639        ;
; altera_reserved_tck ; 0.180  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 18.203 ; 0.000         ;
; altera_reserved_tck ; 49.335 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.567 ; 0.000         ;
; CLOCK_50            ; 0.821 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 8.969  ; 0.000             ;
; altera_reserved_tck ; 49.286 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.158 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.957      ;
; 3.183 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.859     ; 3.945      ;
; 3.199 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.946     ; 3.842      ;
; 3.204 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.875     ; 5.908      ;
; 3.212 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.903      ;
; 3.219 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.865      ;
; 3.223 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.892      ;
; 3.236 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.859     ; 3.892      ;
; 3.239 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.946     ; 3.802      ;
; 3.243 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.849     ; 3.895      ;
; 3.245 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.839      ;
; 3.258 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.884     ; 5.845      ;
; 3.258 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.875     ; 5.854      ;
; 3.259 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.936     ; 3.792      ;
; 3.269 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.893     ; 5.825      ;
; 3.277 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.838      ;
; 3.299 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.785      ;
; 3.303 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.828     ; 3.856      ;
; 3.306 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.915     ; 3.766      ;
; 3.312 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.884     ; 5.791      ;
; 3.323 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.667     ; 5.997      ;
; 3.323 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.893     ; 5.771      ;
; 3.330 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.866     ; 5.791      ;
; 3.338 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|io_controller:io|curr_state.IDLE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.777      ;
; 3.341 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.698     ; 5.948      ;
; 3.349 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.831     ; 3.807      ;
; 3.352 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.918     ; 3.717      ;
; 3.353 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.731      ;
; 3.368 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.828     ; 3.791      ;
; 3.369 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.670     ; 5.948      ;
; 3.371 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.915     ; 3.701      ;
; 3.376 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.869     ; 5.742      ;
; 3.378 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|io_controller:io|curr_state.IDLE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.706      ;
; 3.384 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|io_controller:io|curr_state.IDLE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.875     ; 5.728      ;
; 3.385 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WAIT                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.730      ;
; 3.388 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.667     ; 5.932      ;
; 3.394 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[0]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.721      ;
; 3.394 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.897     ; 5.696      ;
; 3.395 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.866     ; 5.726      ;
; 3.403 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|io_controller:io|curr_state.IDLE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.712      ;
; 3.423 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.679     ; 5.885      ;
; 3.430 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.878     ; 5.679      ;
; 3.431 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WAIT                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.875     ; 5.681      ;
; 3.434 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.688     ; 5.865      ;
; 3.438 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|io_controller:io|curr_state.IDLE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.884     ; 5.665      ;
; 3.440 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[12] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.875     ; 5.672      ;
; 3.441 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.887     ; 5.659      ;
; 3.444 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.792     ; 3.751      ;
; 3.449 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|io_controller:io|curr_state.IDLE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.893     ; 5.645      ;
; 3.450 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WAIT                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.665      ;
; 3.459 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[11] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.872     ; 5.656      ;
; 3.460 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.879     ; 3.648      ;
; 3.464 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.698     ; 5.825      ;
; 3.471 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.897     ; 5.619      ;
; 3.475 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.609      ;
; 3.479 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|io_controller:io|curr_state.IDLE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.605      ;
; 3.481 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WAIT                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.603      ;
; 3.485 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.666      ;
; 3.485 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WAIT                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.884     ; 5.618      ;
; 3.490 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.808     ; 3.689      ;
; 3.494 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.884     ; 5.609      ;
; 3.496 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[3]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.792     ; 3.699      ;
; 3.496 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WAIT                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.893     ; 5.598      ;
; 3.502 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[9]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.649      ;
; 3.505 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[10] ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.893     ; 5.589      ;
; 3.506 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[9]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.792     ; 3.689      ;
; 3.506 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.895     ; 3.586      ;
; 3.512 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[3]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.879     ; 3.596      ;
; 3.522 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[9]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.879     ; 3.586      ;
; 3.522 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[14] ; mem_controller:memory|addr_interpreter:addr_interp|data_out[17]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.848     ; 5.617      ;
; 3.526 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WAIT                                                                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.558      ;
; 3.531 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[7]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.840     ; 3.616      ;
; 3.535 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[6]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.WRITE_ACK                                                                                 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.903     ; 5.549      ;
; 3.539 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.612      ;
; 3.541 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[3]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.610      ;
; 3.544 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.840     ; 3.603      ;
; 3.544 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.927     ; 3.516      ;
; 3.547 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[7]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.927     ; 3.513      ;
; 3.556 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[9]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.595      ;
; 3.556 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[15] ; mem_controller:memory|addr_interpreter:addr_interp|data_out[17]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.901     ; 5.530      ;
; 3.557 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.594      ;
; 3.595 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[3]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.556      ;
; 3.611 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[2]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.540      ;
; 3.613 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.852     ; 5.522      ;
; 3.637 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[14] ; mem_controller:memory|addr_interpreter:addr_interp|data_out[26]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.846     ; 5.504      ;
; 3.641 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a177~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.720     ; 5.648      ;
; 3.641 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[17] ; mem_controller:memory|addr_interpreter:addr_interp|data_out[17]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.882     ; 5.464      ;
; 3.642 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.792     ; 3.553      ;
; 3.649 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[8]  ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.734     ; 5.626      ;
; 3.650 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.631     ; 5.706      ;
; 3.657 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.830     ; 5.500      ;
; 3.658 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.879     ; 3.450      ;
; 3.659 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[7]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.LATCH                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.884     ; 5.444      ;
; 3.662 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[15] ; mem_controller:memory|addr_interpreter:addr_interp|data_out[26]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.899     ; 5.426      ;
; 3.665 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[5]  ; mem_controller:memory|io_controller:io|curr_state.IDLE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.836     ; 5.486      ;
; 3.667 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[1]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_state.READ_ACK                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.852     ; 5.468      ;
; 3.667 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[9]  ; mem_controller:memory|io_controller:io|curr_state.WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.631     ; 5.689      ;
; 3.669 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[17] ; mem_controller:memory|addr_interpreter:addr_interp|data_out[26]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.880     ; 5.438      ;
; 3.674 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[9]  ; mem_controller:memory|addr_interpreter:addr_interp|curr_ack                                                                                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.830     ; 5.483      ;
; 3.677 ; mem_controller:memory|dma_controller:dma_c|dma_addr_o[4]  ; mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|cmode_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -2.709     ; 3.601      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.363      ;
; 47.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.360      ;
; 47.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.232      ;
; 47.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.220      ;
; 47.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.958      ;
; 47.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.905      ;
; 47.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.848      ;
; 47.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.840      ;
; 47.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.767      ;
; 47.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.665      ;
; 47.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.659      ;
; 47.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.589      ;
; 47.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.539      ;
; 47.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.525      ;
; 48.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.387      ;
; 48.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.239      ;
; 48.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.052      ;
; 48.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.044      ;
; 48.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.952      ;
; 48.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.814      ;
; 48.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.449      ;
; 49.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.406      ;
; 49.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.177      ;
; 49.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.616      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.195      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.195      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.195      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.195      ;
; 95.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.195      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.186      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.186      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.186      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.186      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.186      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.186      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.186      ;
; 95.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.155      ;
; 95.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.155      ;
; 95.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.155      ;
; 95.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.155      ;
; 95.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.155      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.098      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.098      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.098      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.098      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.098      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.098      ;
; 95.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.098      ;
; 95.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.120      ;
; 95.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.120      ;
; 95.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.120      ;
; 95.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.120      ;
; 95.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.120      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.100      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.100      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.100      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.100      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.100      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.111      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.111      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.111      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.111      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.111      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.111      ;
; 95.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.111      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[842]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.087      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.087      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.087      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[839]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.087      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[838]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.087      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[837]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.087      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[836]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.087      ;
; 95.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[835]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.087      ;
; 95.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.078      ;
; 95.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[833]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.078      ;
; 95.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[832]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.078      ;
; 95.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.078      ;
; 95.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.078      ;
; 95.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[829]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.078      ;
; 95.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[828]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.078      ;
; 95.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.080      ;
; 95.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.080      ;
; 95.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.080      ;
; 95.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[817]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.080      ;
; 95.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[816]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.080      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.091      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.091      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.091      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.091      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[850]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.091      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[849]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.091      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[848]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.091      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[847]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.067      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[846]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.067      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[845]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.067      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[844]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.067      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.067      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.036      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.036      ;
; 95.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.036      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.108 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.421      ; 1.397      ;
; -0.071 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.419      ; 1.432      ;
; -0.066 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.416      ; 1.434      ;
; -0.059 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.420      ; 1.445      ;
; -0.051 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.402      ; 1.435      ;
; -0.051 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[143]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.450      ;
; -0.033 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 1.449      ;
; -0.030 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.426      ; 1.480      ;
; -0.029 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.426      ; 1.481      ;
; -0.029 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.418      ; 1.473      ;
; -0.022 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[138]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 1.460      ;
; -0.021 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 1.461      ;
; -0.019 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[142]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.482      ;
; -0.015 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.382      ; 1.451      ;
; -0.014 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[153]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.433      ; 1.503      ;
; -0.008 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.427      ; 1.503      ;
; -0.005 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.496      ;
; -0.004 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.416      ; 1.496      ;
; -0.004 ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.374      ; 1.454      ;
; 0.002  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[9]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.460      ; 1.546      ;
; 0.008  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.416      ; 1.508      ;
; 0.014  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.406      ; 1.504      ;
; 0.016  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.413      ; 1.513      ;
; 0.016  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.421      ; 1.521      ;
; 0.016  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.406      ; 1.506      ;
; 0.017  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.413      ; 1.514      ;
; 0.018  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.412      ; 1.514      ;
; 0.020  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.410      ; 1.514      ;
; 0.023  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.433      ; 1.540      ;
; 0.024  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[137]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.422      ; 1.530      ;
; 0.025  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.416      ; 1.525      ;
; 0.028  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[13]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.476      ; 1.588      ;
; 0.029  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[148]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.420      ; 1.533      ;
; 0.029  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.420      ; 1.533      ;
; 0.030  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.426      ; 1.540      ;
; 0.031  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 1.513      ;
; 0.031  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[139]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.422      ; 1.537      ;
; 0.033  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.534      ;
; 0.034  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.421      ; 1.539      ;
; 0.038  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[147]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.429      ; 1.551      ;
; 0.038  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.429      ; 1.551      ;
; 0.040  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[23]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.451      ; 1.575      ;
; 0.041  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.428      ; 1.553      ;
; 0.042  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[150]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.406      ; 1.532      ;
; 0.042  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.408      ; 1.534      ;
; 0.042  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.419      ; 1.545      ;
; 0.042  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.406      ; 1.532      ;
; 0.043  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.419      ; 1.546      ;
; 0.043  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.544      ;
; 0.043  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.408      ; 1.535      ;
; 0.046  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.424      ; 1.554      ;
; 0.047  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[12]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.438      ; 1.569      ;
; 0.048  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.420      ; 1.552      ;
; 0.049  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[17]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.452      ; 1.585      ;
; 0.050  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[146]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.395      ; 1.529      ;
; 0.052  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.388      ; 1.524      ;
; 0.053  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.388      ; 1.525      ;
; 0.059  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.560      ;
; 0.060  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[19]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.445      ; 1.589      ;
; 0.060  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.561      ;
; 0.064  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.565      ;
; 0.064  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.414      ; 1.562      ;
; 0.065  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.398      ; 1.547      ;
; 0.065  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.566      ;
; 0.082  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[6]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.435      ; 1.601      ;
; 0.083  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[18]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.438      ; 1.605      ;
; 0.086  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.406      ; 1.576      ;
; 0.093  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.399      ; 1.576      ;
; 0.097  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[24]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.472      ; 1.653      ;
; 0.099  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[144]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.417      ; 1.600      ;
; 0.103  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[15]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.452      ; 1.639      ;
; 0.113  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[16]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.444      ; 1.641      ;
; 0.115  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]                                                                        ; mem_controller:memory|addr_interpreter:addr_interp|data_out[20]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.456      ; 1.655      ;
; 0.116  ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]                                                                         ; mem_controller:memory|addr_interpreter:addr_interp|data_out[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.450      ; 1.650      ;
; 0.124  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.463      ;
; 0.125  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.473      ;
; 0.126  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.468      ;
; 0.126  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.472      ;
; 0.126  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.468      ;
; 0.127  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.469      ;
; 0.128  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.476      ;
; 0.129  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][337] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a324~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.476      ;
; 0.129  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][360] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.468      ;
; 0.129  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][387] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a360~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.470      ;
; 0.130  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.470      ;
; 0.130  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.478      ;
; 0.130  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.472      ;
; 0.131  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.472      ;
; 0.131  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a252~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.464      ;
; 0.132  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.476      ;
; 0.132  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][409] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a396~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.473      ;
; 0.132  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][413] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a396~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.469      ;
; 0.134  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.475      ;
; 0.134  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.476      ;
; 0.134  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.476      ;
; 0.134  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][226] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.476      ;
; 0.134  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][299] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.464      ;
; 0.135  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.476      ;
; 0.135  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.466      ;
; 0.135  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.477      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[434]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[433]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[426]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[425]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[421]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[420]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[418]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[417]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[289]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[251]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[248]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[239]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[427]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[426]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[416]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[415]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.203 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.444      ; 3.181      ;
; 18.203 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.444      ; 3.181      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.425      ; 3.161      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.433      ; 3.169      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.433      ; 3.169      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.425      ; 3.161      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.448      ; 3.184      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.448      ; 3.184      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.442      ; 3.178      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.442      ; 3.178      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.454      ; 3.190      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.450      ; 3.186      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.454      ; 3.190      ;
; 18.204 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.450      ; 3.186      ;
; 18.205 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.435      ; 3.170      ;
; 18.205 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.446      ; 3.181      ;
; 18.205 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.446      ; 3.181      ;
; 18.205 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.429      ; 3.164      ;
; 18.205 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.429      ; 3.164      ;
; 18.205 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.429      ; 3.164      ;
; 18.205 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.429      ; 3.164      ;
; 18.205 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.429      ; 3.164      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.379      ; 3.111      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.379      ; 3.111      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[17]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.371      ; 3.103      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.405      ; 3.139      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.388      ; 3.120      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.394      ; 3.126      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.394      ; 3.126      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.388      ; 3.120      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.396      ; 3.128      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.400      ; 3.132      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.457      ; 3.191      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.401      ; 3.135      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.401      ; 3.135      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.420      ; 3.154      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.420      ; 3.154      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.457      ; 3.191      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.401      ; 3.135      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.425      ; 3.159      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.457      ; 3.191      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.457      ; 3.191      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.425      ; 3.159      ;
; 18.206 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.425      ; 3.159      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.375      ; 3.106      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.375      ; 3.106      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.392      ; 3.123      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.381      ; 3.112      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.375      ; 3.106      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.392      ; 3.123      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.375      ; 3.106      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.394      ; 3.127      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.394      ; 3.127      ;
; 18.207 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_dqm[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.408      ; 3.141      ;
; 18.208 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[21]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.351      ; 3.081      ;
; 18.208 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[30]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.403      ; 3.133      ;
; 18.208 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.371      ; 3.101      ;
; 18.208 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[28]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.403      ; 3.133      ;
; 18.208 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.347      ; 3.077      ;
; 18.208 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.403      ; 3.133      ;
; 18.208 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.415      ; 3.147      ;
; 18.210 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.361      ; 3.089      ;
; 18.212 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.437      ; 3.165      ;
; 18.212 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.437      ; 3.165      ;
; 18.212 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.439      ; 3.167      ;
; 18.213 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.442      ; 3.169      ;
; 18.213 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.430      ; 3.157      ;
; 18.213 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.435      ; 3.162      ;
; 18.213 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.457      ; 3.184      ;
; 18.213 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.457      ; 3.184      ;
; 18.213 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.457      ; 3.184      ;
; 18.214 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.383      ; 3.107      ;
; 18.214 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.383      ; 3.107      ;
; 18.214 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.385      ; 3.109      ;
; 18.215 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.388      ; 3.111      ;
; 18.215 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[23]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.376      ; 3.099      ;
; 18.215 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[26]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.403      ; 3.126      ;
; 18.215 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[25]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.403      ; 3.126      ;
; 18.215 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[27]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.403      ; 3.126      ;
; 18.215 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.415      ; 3.140      ;
; 18.215 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.415      ; 3.140      ;
; 18.217 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.361      ; 3.082      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.417      ; 3.040      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.425      ; 3.048      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.425      ; 3.048      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.442      ; 3.065      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.440      ; 3.063      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.440      ; 3.063      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.434      ; 3.057      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.434      ; 3.057      ;
; 18.305 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.446      ; 3.069      ;
; 18.306 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.427      ; 3.049      ;
; 18.306 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.438      ; 3.060      ;
; 18.306 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.438      ; 3.060      ;
; 18.306 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.421      ; 3.043      ;
; 18.306 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.421      ; 3.043      ;
; 18.306 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.421      ; 3.043      ;
; 18.306 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.421      ; 3.043      ;
; 18.307 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.397      ; 3.018      ;
; 18.307 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.449      ; 3.070      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.110      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.108      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.108      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.108      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.108      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.108      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[431]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[430]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[429]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[428]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[427]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[426]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[425]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[424]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[423]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[422]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[421]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[420]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.107      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.088      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.088      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.088      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1314] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.088      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1313] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.088      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.088      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1311] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.088      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1310] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.088      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1258] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.101      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1257] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.101      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1256] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.101      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.103      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[559]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.103      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.103      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[557]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.103      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[556]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.103      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[555]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.103      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[554]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.103      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[553]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.102      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[552]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.102      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[551]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.102      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.101      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.101      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.101      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.101      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.108      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.108      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.108      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.108      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.108      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.108      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.108      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.109      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.035      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.035      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.035      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.035      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.035      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.035      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.035      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.032      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.031      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.031      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.031      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.031      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.031      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.031      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.032      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.032      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.032      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.031      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.032      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.032      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.032      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 4.032      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.039      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.039      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.693      ;
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.693      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.708      ;
; 0.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.931      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.941      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.941      ;
; 0.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.950      ;
; 0.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.950      ;
; 0.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.950      ;
; 0.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.950      ;
; 0.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.950      ;
; 0.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.950      ;
; 0.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.950      ;
; 0.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.950      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.960      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[847]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 3.579      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[846]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 3.579      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[845]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 3.579      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[844]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 3.579      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 3.579      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[842]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 3.578      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[841]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 3.578      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[840]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 3.578      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[839]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 3.578      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[838]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 3.578      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[837]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 3.578      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[836]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 3.578      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[835]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 3.578      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[834]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 3.571      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[833]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 3.571      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[832]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 3.571      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[831]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 3.571      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[830]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 3.571      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[829]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 3.571      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[828]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 3.571      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[806]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 3.554      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[805]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 3.554      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[804]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 3.554      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[803]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 3.554      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[802]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 3.554      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[801]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 3.554      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[800]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.007     ; 3.554      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 3.563      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 3.563      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.560      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.560      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.560      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.560      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.560      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.560      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.560      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.555      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.555      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.555      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.555      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.555      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.555      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.555      ;
; 3.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.555      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1090] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.556      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1089] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.556      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1088] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.556      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1087] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.556      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1086] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.006     ; 3.556      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1085] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.004     ; 3.558      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1084] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.004     ; 3.558      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1083] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.004     ; 3.558      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1082] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.004     ; 3.558      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1081] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.004     ; 3.558      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1080] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.004     ; 3.558      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1042] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.025     ; 3.537      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1041] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.025     ; 3.537      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1030] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.561      ;
; 3.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1029] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 3.561      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.100000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.706      ;
; 0.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000100000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.706      ;
; 0.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000100                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.706      ;
; 0.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000010000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.706      ;
; 0.821 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000001000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[0]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.779      ; 2.685      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[2]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.779      ; 2.685      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.779      ; 2.685      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[6]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.786      ; 2.692      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[11]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.779      ; 2.685      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[13]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.779      ; 2.685      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[14]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.779      ; 2.685      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[15]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.786      ; 2.692      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.795      ; 2.701      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.795      ; 2.701      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.795      ; 2.701      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.795      ; 2.701      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.794      ; 2.700      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.794      ; 2.700      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.794      ; 2.700      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.795      ; 2.701      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[8]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.795      ; 2.701      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[9]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.794      ; 2.700      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[10]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.794      ; 2.700      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[11]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.794      ; 2.700      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_counter[12]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.794      ; 2.700      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.001                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.011                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.000                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.000                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.111                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.111                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.010                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.010                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_next.101                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_state.101                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|init_done                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|f_pop                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|entries[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000010                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.001000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|rd_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.800      ; 2.706      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000010000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000001000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.010000000                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.010000000                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|ack_refresh_request                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|refresh_request                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_count[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_next.000000001                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_state.000000001                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[1]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[0]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_cmd[2]~_Duplicate_1                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|rd_valid[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|za_valid_out                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.802      ; 2.708      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_addr[12]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[7]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.799      ; 2.705      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[24]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.799      ; 2.705      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[31]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.822 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|i_cmd[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.801      ; 2.707      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module|wr_address ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.766      ; 2.673      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[1]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.775      ; 2.682      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[3]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.766      ; 2.673      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[4]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[8]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[9]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[10]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[12]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[16]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[17]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.775      ; 2.682      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[18]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.766      ; 2.673      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[19]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.775      ; 2.682      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[20]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.775      ; 2.682      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[21]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.766      ; 2.673      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[22]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.775      ; 2.682      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[23]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.775      ; 2.682      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[25]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.775      ; 2.682      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[26]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.766      ; 2.673      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[27]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[28]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[29]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_data[30]~_Duplicate_1                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.778      ; 2.685      ;
; 0.823 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|m_addr[5]~_Duplicate_1                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.787      ; 2.694      ;
; 0.928 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_25                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.758      ; 2.750      ;
; 0.928 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_26                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.758      ; 2.750      ;
; 0.928 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_27                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.758      ; 2.750      ;
; 0.929 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_16                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.737      ; 2.730      ;
; 0.929 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_18                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.743      ; 2.736      ;
; 0.929 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_22                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.737      ; 2.730      ;
; 0.929 ; mem_controller:memory|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; mem_controller:memory|qsys_sdram_a2_sdram_0:sdram|oe~_Duplicate_23                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.730      ; 2.723      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a10~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a1~porta_address_reg0                                                                        ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a16~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a19~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a1~porta_address_reg0                                                                        ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a27~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a6~porta_address_reg0                                                                        ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a7~porta_address_reg0                                                                        ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a13~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a15~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a10~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a19~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a19~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a103~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a105~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a125~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a127~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a128~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a134~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a144~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a172~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a20~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a221~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a223~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a226~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a239~porta_address_reg0                                                                      ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a29~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a32~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a3~porta_address_reg0                                                                        ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a75~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a88~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_256k:b256|altsyncram:altsyncram_component|altsyncram_pcb1:auto_generated|ram_block1a91~porta_address_reg0                                                                       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_address_reg0   ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~porta_we_reg         ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~porta_address_reg0 ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~porta_datain_reg0  ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~porta_we_reg       ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~porta_address_reg0 ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~porta_datain_reg0  ;
; 8.969 ; 9.199        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~porta_we_reg       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a13~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a15~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a16~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a19~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a20~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a21~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a26~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a4~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a5~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a6~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a7~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_0:br0|altsyncram:altsyncram_component|altsyncram_odb1:auto_generated|ram_block1a8~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a15~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a20~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a21~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a24~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a25~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a26~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a4~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a5~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_1:br1|altsyncram:altsyncram_component|altsyncram_pdb1:auto_generated|ram_block1a8~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a10~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a18~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a19~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a1~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a20~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a21~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a23~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a25~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a31~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a3~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_4:br4|altsyncram:altsyncram_component|altsyncram_sdb1:auto_generated|ram_block1a4~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a0~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a13~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a14~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a16~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a1~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a20~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a21~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a22~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a27~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a29~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a30~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a4~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a8~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_6:br6|altsyncram:altsyncram_component|altsyncram_udb1:auto_generated|ram_block1a9~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a10~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a11~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a12~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a1~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a20~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a22~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a23~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a27~porta_address_reg0                                                                       ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a4~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a5~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a6~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a7~porta_address_reg0                                                                        ;
; 8.970 ; 9.200        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mem_controller:memory|blockram:BIOS|blockram_16k_7:br7|altsyncram:altsyncram_component|altsyncram_vdb1:auto_generated|ram_block1a8~porta_address_reg0                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i224:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.305 ; 49.521       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1154] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1155] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1156] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1157] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1158] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1159] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1220] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1221] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1222] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[621]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[622]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[625]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[626]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[648]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[649]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[650]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[651]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[652]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[289]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[290]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[328]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[329]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[330]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[331]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[332]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[333]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[334]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[335]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[336]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[337]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[338]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[339]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[340]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[341]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[342]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[343]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[360]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[361]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[380]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[381]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[382]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[383]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[384]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[385]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[386]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[389]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[390]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[391]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.686 ; 0.058  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.022 ; -0.358 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.026 ; -0.475 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.035 ; -0.484 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.012 ; -0.461 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.045 ; -0.494 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.023 ; -0.472 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.013 ; -0.462 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.044 ; -0.493 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.026 ; -0.475 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.686 ; 0.058  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.999 ; -0.448 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.998 ; -0.447 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.019 ; -0.468 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.972 ; -0.421 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.992 ; -0.428 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.996 ; -0.445 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -1.054 ; -0.503 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -1.042 ; -0.491 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -1.039 ; -0.488 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -1.030 ; -0.479 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -1.040 ; -0.489 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -1.012 ; -0.461 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -1.044 ; -0.493 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -1.057 ; -0.506 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -1.056 ; -0.505 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -1.084 ; -0.533 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.054 ; -0.503 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.054 ; -0.503 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.074 ; -0.523 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -1.071 ; -0.520 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -1.044 ; -0.493 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.027 ; -0.476 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 4.696  ; 5.546  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 4.696  ; 5.546  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.530  ; 2.556  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.438  ; 2.455  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.283  ; 2.300  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.310  ; 2.309  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.403  ; 2.407  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.385  ; 2.382  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.530  ; 2.556  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 0.858  ; 1.847  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 0.763  ; 1.751  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.548  ; 1.446  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.251  ; 2.197  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.072  ; 2.018  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.745  ; 1.688  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.322  ; 2.312  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.289  ; 2.293  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.216  ; 2.210  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.499  ; 2.501  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 3.735  ; 4.595  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 3.241  ; 4.120  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 3.735  ; 4.595  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 3.669  ; 4.284  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.714  ; 1.253  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.520  ; 3.000  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 2.464  ; 1.891  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.565  ; 0.871  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.087  ; 1.466  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.991  ; 1.360  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.954  ; 1.313  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.795  ; 1.137  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.979  ; 1.336  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.768  ; 1.111  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.020  ; 1.397  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.931  ; 1.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.746  ; 1.082  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.940  ; 1.311  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.003  ; 1.363  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.929  ; 1.313  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.915  ; 1.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.847  ; 1.207  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.772  ; 1.139  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.032  ; 1.406  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.893  ; 1.242  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.959  ; 1.328  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.015  ; 1.387  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.049  ; 1.431  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.907  ; 1.273  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.956  ; 1.338  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.960  ; 1.330  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.896  ; 1.260  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.464  ; 1.891  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.425  ; 1.850  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.324  ; 1.743  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.351  ; 1.774  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.207  ; 1.604  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.152  ; 1.567  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.026  ; 1.407  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -0.805 ; -1.641 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -0.805 ; -1.641 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 0.692  ; -0.076 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 0.468  ; -0.350 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 0.236  ; -0.628 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 0.485  ; -0.331 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 0.467  ; -0.362 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 0.442  ; -0.392 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 0.242  ; -0.603 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 0.302  ; -0.550 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 0.539  ; -0.312 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.497  ; -0.301 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 0.692  ; -0.076 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 0.546  ; -0.250 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.365  ; -0.448 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 0.402  ; -0.438 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 0.371  ; -0.462 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 0.484  ; -0.332 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 0.422  ; -0.392 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; -0.691 ; -1.510 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.691 ; -1.510 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; -0.819 ; -1.681 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.859 ; -1.716 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.083  ; 0.618  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.288  ; -0.166 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.320  ; 3.248  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.293  ; 3.221  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.235  ; 3.163  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.147  ; 3.096  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.320  ; 3.248  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.245  ; 3.173  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.260  ; 3.188  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.185  ; 3.134  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.210  ; 3.159  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.265  ; 3.193  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.259  ; 3.187  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.220  ; 3.169  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.284  ; 3.212  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.270  ; 3.198  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.157  ; 3.106  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.157  ; 3.106  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.252  ; 3.180  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.353  ; 0.900  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.312  ; 3.240  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.347  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.269  ; 3.197  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.314  ; 3.242  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.324  ; 3.252  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.320  ; 3.248  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.314  ; 3.242  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.332  ; 3.260  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.342  ; 3.270  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.333  ; 3.261  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.294  ; 3.222  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.304  ; 3.232  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.347  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.265  ; 3.193  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.327  ; 3.255  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.340  ; 3.268  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.219  ; 3.168  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.324  ; 3.252  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.282  ; 3.210  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.270  ; 3.198  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.308  ; 3.236  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.299  ; 3.227  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.289  ; 3.217  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.259  ; 3.187  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.292  ; 3.220  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.265  ; 3.193  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.264  ; 3.192  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.293  ; 3.221  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.323  ; 3.251  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.323  ; 3.251  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.303  ; 3.231  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.300  ; 3.228  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.333  ; 3.261  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.336  ; 3.264  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.326  ; 3.254  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.326  ; 3.254  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.262  ; 3.190  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.290  ; 3.218  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.200  ; 3.149  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.270  ; 3.198  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.247  ; 3.175  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.564  ; 4.567  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 4.564  ; 4.567  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 4.502  ; 4.505  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 4.502  ; 4.505  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 4.510  ; 4.513  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 4.493  ; 4.496  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 4.503  ; 4.506  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 4.532  ; 4.535  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 4.522  ; 4.525  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 11.032 ; 10.722 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 9.605  ; 9.465  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 9.439  ; 9.290  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 10.007 ; 9.928  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 9.366  ; 9.210  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.592  ; 9.437  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 9.503  ; 9.367  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 9.645  ; 9.478  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 9.615  ; 9.463  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 9.389  ; 9.222  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 11.032 ; 10.722 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 9.257  ; 9.136  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 9.101  ; 8.947  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.730 ; 10.384 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 9.097  ; 8.945  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.901  ; 8.719  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.821 ; 10.484 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 10.026 ; 10.000 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 9.447  ; 9.359  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.433  ; 9.365  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 9.640  ; 9.870  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 9.267  ; 9.476  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 9.251  ; 9.455  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.990  ; 9.161  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 9.640  ; 9.870  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 9.366  ; 9.580  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.955  ; 9.117  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 9.320  ; 9.524  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 9.568  ; 9.825  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 9.117  ; 9.270  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 9.078  ; 9.223  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 9.269  ; 9.442  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 9.113  ; 9.285  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 9.170  ; 9.342  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 9.319  ; 9.522  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 9.208  ; 9.384  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 8.952  ; 9.117  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 9.239  ; 9.435  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.500  ; 9.283  ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 8.676  ; 8.304  ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.985  ; 5.274  ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 8.385  ; 8.703  ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 8.116  ; 8.298  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.353  ; 0.900  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.985  ; 5.274  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.970  ; 7.391  ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.090 ; 3.040 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.177 ; 3.106 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.090 ; 3.040 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.260 ; 3.189 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.187 ; 3.116 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.126 ; 3.076 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.151 ; 3.101 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.206 ; 3.135 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.160 ; 3.110 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.225 ; 3.154 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.100 ; 3.050 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.100 ; 3.050 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.194 ; 3.123 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.113 ; 0.658 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.252 ; 3.181 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.161 ; 3.111 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.255 ; 3.184 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.264 ; 3.193 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.261 ; 3.190 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.254 ; 3.183 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.272 ; 3.201 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.282 ; 3.211 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.273 ; 3.202 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.235 ; 3.164 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.245 ; 3.174 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.288 ; 3.217 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.207 ; 3.136 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.268 ; 3.197 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.281 ; 3.210 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.161 ; 3.111 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.265 ; 3.194 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.223 ; 3.152 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.248 ; 3.177 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.239 ; 3.168 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.229 ; 3.158 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.206 ; 3.135 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.205 ; 3.134 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.263 ; 3.192 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.263 ; 3.192 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.243 ; 3.172 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.240 ; 3.169 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.273 ; 3.202 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.276 ; 3.205 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.140 ; 3.090 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.266 ; 3.195 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.204 ; 3.133 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.231 ; 3.160 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.140 ; 3.090 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.190 ; 3.119 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.121 ; 4.124 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 4.192 ; 4.195 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 4.130 ; 4.133 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 4.130 ; 4.133 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 4.138 ; 4.141 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 4.121 ; 4.124 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 4.131 ; 4.134 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 4.161 ; 4.164 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 4.151 ; 4.154 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.111 ; 5.139 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.511 ; 5.622 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.470 ; 5.582 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.012 ; 6.195 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.219 ; 5.307 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.357 ; 5.448 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.499 ; 5.623 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.543 ; 5.632 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.556 ; 5.658 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.340 ; 5.436 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.977 ; 6.894 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.547 ; 5.645 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.306 ; 5.355 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.831 ; 6.734 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.307 ; 5.363 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.111 ; 5.139 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.046 ; 6.935 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.245 ; 6.435 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.793 ; 5.934 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.698 ; 5.822 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.965 ; 4.960 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.186 ; 5.238 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.490 ; 5.586 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.236 ; 5.299 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.507 ; 5.583 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.242 ; 5.303 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.195 ; 5.249 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.311 ; 5.368 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.553 ; 5.661 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.010 ; 5.012 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.965 ; 4.960 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.150 ; 5.172 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.114 ; 5.139 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.169 ; 5.193 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.195 ; 5.246 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.448 ; 5.517 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.194 ; 5.251 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 5.699 ; 5.774 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 5.899 ; 5.723 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 6.119 ; 5.836 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.799 ; 5.096 ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 6.815 ; 7.060 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 7.444 ; 7.766 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.113 ; 0.658 ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.799 ; 5.096 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.765 ; 6.188 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.132 ; 3.067 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.212 ; 3.119 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.237 ; 3.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.247 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.233 ; 3.140 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.247 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.245 ; 3.152 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.245 ; 3.152 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.227 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.227 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.240 ; 3.147 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.198 ; 3.105 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.240 ; 3.147 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.223 ; 3.130 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.132 ; 3.067 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.227 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.235 ; 3.142 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.223 ; 3.130 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.241 ; 3.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.232 ; 3.139 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.232 ; 3.139 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.202 ; 3.109 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.235 ; 3.142 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.228 ; 3.135 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.227 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.253 ; 3.160 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.249 ; 3.156 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.596 ; 8.503 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.423 ; 9.349 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.120 ; 9.046 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.297 ; 9.223 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.297 ; 9.223 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.411 ; 9.337 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.310 ; 9.236 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.310 ; 9.236 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.423 ; 9.349 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.838 ; 8.745 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.596 ; 8.503 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.026 ; 8.933 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.210 ; 9.117 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.071 ; 8.978 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.203 ; 9.129 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.411 ; 9.337 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.203 ; 9.129 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.075 ; 3.010 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.155 ; 3.062 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.179 ; 3.086 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.188 ; 3.095 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.175 ; 3.082 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.188 ; 3.095 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.186 ; 3.093 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.186 ; 3.093 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.182 ; 3.089 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.141 ; 3.048 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.182 ; 3.089 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.165 ; 3.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.075 ; 3.010 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.177 ; 3.084 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.165 ; 3.072 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.182 ; 3.089 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.173 ; 3.080 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.173 ; 3.080 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.145 ; 3.052 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.177 ; 3.084 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.170 ; 3.077 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.169 ; 3.076 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.194 ; 3.101 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.197 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.190 ; 3.097 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.073 ; 4.980 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.857 ; 5.783 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.566 ; 5.492 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.736 ; 5.662 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.736 ; 5.662 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.845 ; 5.771 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.749 ; 5.675 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.749 ; 5.675 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.857 ; 5.783 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.305 ; 5.212 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.073 ; 4.980 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.485 ; 5.392 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.662 ; 5.569 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.529 ; 5.436 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.645 ; 5.571 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.845 ; 5.771 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.645 ; 5.571 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.099     ; 3.164     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.151     ; 3.244     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.176     ; 3.269     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.186     ; 3.279     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.172     ; 3.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.186     ; 3.279     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.184     ; 3.277     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.184     ; 3.277     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.166     ; 3.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.166     ; 3.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.179     ; 3.272     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.137     ; 3.230     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.179     ; 3.272     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.162     ; 3.255     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.099     ; 3.164     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.166     ; 3.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.174     ; 3.267     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.162     ; 3.255     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.180     ; 3.273     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.171     ; 3.264     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.171     ; 3.264     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.141     ; 3.234     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.174     ; 3.267     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.167     ; 3.260     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.166     ; 3.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.192     ; 3.285     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.195     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.188     ; 3.281     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.656     ; 8.749     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.645     ; 9.719     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.286     ; 9.360     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.494     ; 9.568     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.494     ; 9.568     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.629     ; 9.703     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.509     ; 9.583     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.509     ; 9.583     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.626     ; 9.700     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.930     ; 9.023     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.656     ; 8.749     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.146     ; 9.239     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.357     ; 9.450     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.212     ; 9.305     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.372     ; 9.446     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.629     ; 9.703     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.372     ; 9.446     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.041     ; 3.106     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.093     ; 3.186     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.117     ; 3.210     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.126     ; 3.219     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.113     ; 3.206     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.126     ; 3.219     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.124     ; 3.217     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.124     ; 3.217     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.107     ; 3.200     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.107     ; 3.200     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.120     ; 3.213     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.079     ; 3.172     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.120     ; 3.213     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.103     ; 3.196     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.041     ; 3.106     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.107     ; 3.200     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.115     ; 3.208     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.103     ; 3.196     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.120     ; 3.213     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.111     ; 3.204     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.111     ; 3.204     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.083     ; 3.176     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.115     ; 3.208     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.108     ; 3.201     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.107     ; 3.200     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.132     ; 3.225     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.128     ; 3.221     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.096     ; 5.189     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.037     ; 6.111     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.692     ; 5.766     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.891     ; 5.965     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.891     ; 5.965     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.021     ; 6.095     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.906     ; 5.980     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.906     ; 5.980     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.018     ; 6.092     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.360     ; 5.453     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.096     ; 5.189     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.567     ; 5.660     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.769     ; 5.862     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.630     ; 5.723     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.774     ; 5.848     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.021     ; 6.095     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.774     ; 5.848     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+--------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack     ; -6.815    ; -0.193 ; 16.625   ; 0.567   ; 8.969               ;
;  CLOCK_50            ; -6.815    ; -0.193 ; 16.625   ; 0.821   ; 8.969               ;
;  altera_reserved_tck ; 43.392    ; 0.180  ; 48.001   ; 0.567   ; 49.286              ;
; Design-wide TNS      ; -6449.699 ; -1.398 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; -6449.699 ; -1.398 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.686 ; 0.058  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.022 ; -0.358 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.026 ; -0.475 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.035 ; -0.484 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.012 ; -0.461 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.045 ; -0.494 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.023 ; -0.472 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.013 ; -0.462 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.044 ; -0.493 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.026 ; -0.475 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.686 ; 0.058  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.999 ; -0.448 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.998 ; -0.447 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.019 ; -0.468 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.972 ; -0.421 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.992 ; -0.428 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.996 ; -0.445 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -1.054 ; -0.503 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -1.042 ; -0.491 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -1.039 ; -0.488 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -1.030 ; -0.479 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -1.040 ; -0.489 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -1.012 ; -0.461 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -1.044 ; -0.493 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -1.057 ; -0.506 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -1.056 ; -0.505 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -1.084 ; -0.533 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -1.054 ; -0.503 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -1.054 ; -0.503 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -1.074 ; -0.523 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -1.071 ; -0.520 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -1.044 ; -0.493 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -1.027 ; -0.476 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 9.248  ; 9.573  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 9.248  ; 9.573  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.170  ; 3.595  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.940  ; 3.391  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.637  ; 3.118  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.686  ; 3.136  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.855  ; 3.298  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.784  ; 3.249  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.170  ; 3.595  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.710  ; 2.228  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.580  ; 2.169  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.169  ; 1.594  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.647  ; 2.955  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.276  ; 2.628  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.630  ; 2.085  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.668  ; 3.095  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.539  ; 3.031  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.458  ; 2.887  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.076  ; 3.491  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 6.966  ; 7.531  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 5.874  ; 6.519  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 6.966  ; 7.531  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 6.846  ; 7.309  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.353  ; 2.561  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.629  ; 6.726  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 4.589  ; 4.454  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.779  ; 2.588  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.871  ; 3.745  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.631  ; 3.538  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.602  ; 3.459  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.268  ; 3.164  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.619  ; 3.482  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.252  ; 3.139  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.700  ; 3.553  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.559  ; 3.384  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.219  ; 3.075  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.594  ; 3.485  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.657  ; 3.519  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.536  ; 3.413  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.518  ; 3.356  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.391  ; 3.292  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.210  ; 3.105  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.774  ; 3.665  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.414  ; 3.293  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.620  ; 3.512  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.700  ; 3.572  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.805  ; 3.686  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.458  ; 3.302  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.614  ; 3.483  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.535  ; 3.379  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.435  ; 3.300  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 4.589  ; 4.454  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 4.534  ; 4.399  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 4.310  ; 4.200  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 4.365  ; 4.247  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 4.053  ; 3.946  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.934  ; 3.827  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.711  ; 3.621  ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -0.805 ; -1.500 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -0.805 ; -1.500 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.257  ; 0.922  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 0.904  ; 0.565  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 0.399  ; 0.055  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 0.920  ; 0.535  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 0.880  ; 0.487  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 0.858  ; 0.444  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 0.380  ; 0.089  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 0.519  ; 0.183  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.071  ; 0.666  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.845  ; 0.644  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.257  ; 0.922  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 0.944  ; 0.627  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.566  ; 0.320  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 0.699  ; 0.382  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 0.675  ; 0.319  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 0.903  ; 0.526  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 0.774  ; 0.428  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; -0.691 ; -1.267 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.691 ; -1.267 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; -0.819 ; -1.544 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.859 ; -1.641 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.561  ; 1.394  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.288  ; -0.166 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.030  ; 5.932  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 5.975  ; 5.877  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 5.822  ; 5.730  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 5.985  ; 5.887  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 6.000  ; 5.902  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 5.858  ; 5.766  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 5.883  ; 5.791  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 6.003  ; 5.905  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.998  ; 5.900  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 5.895  ; 5.803  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 6.026  ; 5.928  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 6.010  ; 5.912  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.832  ; 5.740  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.832  ; 5.740  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 5.991  ; 5.893  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.723  ; 0.900  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 6.050  ; 5.952  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.088  ; 5.990  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.008  ; 5.910  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.053  ; 5.955  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.064  ; 5.966  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.058  ; 5.960  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.054  ; 5.956  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.071  ; 5.973  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.081  ; 5.983  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.070  ; 5.972  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.036  ; 5.938  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.046  ; 5.948  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.088  ; 5.990  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.005  ; 5.907  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.068  ; 5.970  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.080  ; 5.982  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.893  ; 5.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.066  ; 5.968  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 6.017  ; 5.919  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 6.006  ; 5.908  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.041  ; 5.943  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.033  ; 5.935  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 6.023  ; 5.925  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 5.994  ; 5.896  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 6.027  ; 5.929  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 6.000  ; 5.902  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 6.006  ; 5.908  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.032  ; 5.934  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.062  ; 5.964  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.062  ; 5.964  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 6.040  ; 5.942  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 6.040  ; 5.942  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 6.070  ; 5.972  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 6.077  ; 5.979  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 6.067  ; 5.969  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 6.067  ; 5.969  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 6.001  ; 5.903  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 6.026  ; 5.928  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 5.868  ; 5.776  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 6.008  ; 5.910  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 5.987  ; 5.889  ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 8.730  ; 8.695  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 8.730  ; 8.695  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 8.666  ; 8.631  ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 8.666  ; 8.631  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 8.679  ; 8.644  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 8.659  ; 8.624  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 8.669  ; 8.634  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 8.697  ; 8.662  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 8.687  ; 8.652  ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 20.561 ; 20.066 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 18.535 ; 18.297 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 18.212 ; 17.991 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 19.311 ; 19.087 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 18.044 ; 17.841 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 18.506 ; 18.322 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 18.318 ; 18.115 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 18.582 ; 18.368 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 18.551 ; 18.368 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 18.017 ; 17.856 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 20.561 ; 20.066 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 17.885 ; 17.660 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 17.560 ; 17.305 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 19.902 ; 19.376 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 17.560 ; 17.308 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 17.175 ; 16.936 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 20.037 ; 19.534 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 19.453 ; 19.169 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 18.341 ; 18.055 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 18.319 ; 18.012 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 18.841 ; 18.731 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 18.094 ; 18.123 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 18.121 ; 18.006 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 17.467 ; 17.427 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 18.841 ; 18.731 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 18.295 ; 18.236 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 17.422 ; 17.359 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 18.206 ; 18.110 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 18.670 ; 18.625 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 17.847 ; 17.742 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 17.760 ; 17.669 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 18.151 ; 18.038 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 17.812 ; 17.739 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 17.920 ; 17.859 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 18.225 ; 18.164 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 17.930 ; 17.827 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 17.415 ; 17.363 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 18.105 ; 18.008 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 18.096 ; 18.094 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 16.132 ; 16.195 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 10.205 ; 10.153 ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 16.153 ; 16.128 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 15.593 ; 15.431 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.723  ; 0.900  ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 10.205 ; 10.153 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.986 ; 13.476 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.090 ; 3.040 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.177 ; 3.106 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.090 ; 3.040 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.260 ; 3.189 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.187 ; 3.116 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.126 ; 3.076 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.151 ; 3.101 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.206 ; 3.135 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.160 ; 3.110 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.225 ; 3.154 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.100 ; 3.050 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.100 ; 3.050 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.194 ; 3.123 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.113 ; 0.294 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.252 ; 3.181 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.161 ; 3.111 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.255 ; 3.184 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.264 ; 3.193 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.261 ; 3.190 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.254 ; 3.183 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.272 ; 3.201 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.282 ; 3.211 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.273 ; 3.202 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.235 ; 3.164 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.245 ; 3.174 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.288 ; 3.217 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.207 ; 3.136 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.268 ; 3.197 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.281 ; 3.210 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.161 ; 3.111 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.265 ; 3.194 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.223 ; 3.152 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.248 ; 3.177 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.239 ; 3.168 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.229 ; 3.158 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.201 ; 3.130 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.206 ; 3.135 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.205 ; 3.134 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.233 ; 3.162 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.263 ; 3.192 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.263 ; 3.192 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.243 ; 3.172 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.240 ; 3.169 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.273 ; 3.202 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.276 ; 3.205 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.140 ; 3.090 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.266 ; 3.195 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.204 ; 3.133 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.231 ; 3.160 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.140 ; 3.090 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.211 ; 3.140 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.190 ; 3.119 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.121 ; 4.124 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 4.192 ; 4.195 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 4.130 ; 4.133 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 4.130 ; 4.133 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 4.138 ; 4.141 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 4.121 ; 4.124 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 4.131 ; 4.134 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 4.161 ; 4.164 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 4.151 ; 4.154 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.111 ; 5.139 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.511 ; 5.622 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.470 ; 5.582 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.012 ; 6.195 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.219 ; 5.307 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.357 ; 5.448 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.499 ; 5.623 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.543 ; 5.632 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.556 ; 5.658 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.340 ; 5.436 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.977 ; 6.894 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.547 ; 5.645 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.306 ; 5.355 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.831 ; 6.734 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.307 ; 5.363 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.111 ; 5.139 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.046 ; 6.935 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.245 ; 6.435 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.793 ; 5.934 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.698 ; 5.822 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.965 ; 4.960 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.186 ; 5.238 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.490 ; 5.586 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.236 ; 5.299 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.507 ; 5.583 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.242 ; 5.303 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.195 ; 5.249 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.311 ; 5.368 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.553 ; 5.661 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.010 ; 5.012 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.965 ; 4.960 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.150 ; 5.172 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.114 ; 5.139 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.169 ; 5.193 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.195 ; 5.246 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.448 ; 5.517 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.194 ; 5.251 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 5.699 ; 5.774 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 5.899 ; 5.723 ; Rise       ; CLOCK_50            ;
; VGA_BLANK_N         ; CLOCK_50            ; 6.119 ; 5.836 ; Rise       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.799 ; 5.096 ; Rise       ; CLOCK_50            ;
; VGA_HS              ; CLOCK_50            ; 6.815 ; 7.060 ; Rise       ; CLOCK_50            ;
; VGA_VS              ; CLOCK_50            ; 7.444 ; 7.766 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.113 ; 0.294 ; Fall       ; CLOCK_50            ;
; VGA_CLK             ; CLOCK_50            ; 5.799 ; 5.096 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.765 ; 6.188 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+--------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 15577        ; 0        ; 64       ; 0        ;
; CLOCK_50            ; altera_reserved_tck ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; > 2147483647 ; 117768   ; 100042   ; 1490     ;
+---------------------+---------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+--------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 15577        ; 0        ; 64       ; 0        ;
; CLOCK_50            ; altera_reserved_tck ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; > 2147483647 ; 117768   ; 100042   ; 1490     ;
+---------------------+---------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1886       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 211        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1886       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 211        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 55    ; 55    ;
; Unconstrained Input Port Paths  ; 10561 ; 10561 ;
; Unconstrained Output Ports      ; 105   ; 105   ;
; Unconstrained Output Port Paths ; 2399  ; 2399  ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Dec  6 13:37:12 2013
Info: Command: quartus_sta system_top -c system_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system_top.out.sdc'
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "gp|Selector487~1|combout"
    Warning (332126): Node "memory|gpu_ren~0|dataa"
    Warning (332126): Node "memory|gpu_ren~0|combout"
    Warning (332126): Node "memory|gpu_ren~1|dataa"
    Warning (332126): Node "memory|gpu_ren~1|combout"
    Warning (332126): Node "gp|Selector487~1|datac"
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: memory|altpll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.815
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.815     -6449.699 CLOCK_50 
    Info (332119):    43.392         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.078
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.078        -0.113 CLOCK_50 
    Info (332119):     0.402         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.625
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.625         0.000 CLOCK_50 
    Info (332119):    48.001         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.196         0.000 altera_reserved_tck 
    Info (332119):     1.798         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.526
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.526         0.000 CLOCK_50 
    Info (332119):    49.487         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: memory|altpll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.396
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.396     -1835.015 CLOCK_50 
    Info (332119):    44.005         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.193
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.193        -1.398 CLOCK_50 
    Info (332119):     0.353         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.811
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.811         0.000 CLOCK_50 
    Info (332119):    48.299         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.095
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.095         0.000 altera_reserved_tck 
    Info (332119):     1.672         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.528
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.528         0.000 CLOCK_50 
    Info (332119):    49.401         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: memory|altpll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from CLOCK_50 (Fall) to CLOCK_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.150
Info (332146): Worst-case setup slack is 3.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.158         0.000 CLOCK_50 
    Info (332119):    47.081         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.108
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.108        -0.639 CLOCK_50 
    Info (332119):     0.180         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 18.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.203         0.000 CLOCK_50 
    Info (332119):    49.335         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.567         0.000 altera_reserved_tck 
    Info (332119):     0.821         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 8.969
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.969         0.000 CLOCK_50 
    Info (332119):    49.286         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 969 megabytes
    Info: Processing ended: Fri Dec  6 13:37:47 2013
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:01:00


