--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3271 paths analyzed, 735 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.018ns.
--------------------------------------------------------------------------------
Slack:                  13.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.946ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X16Y37.A5      net (fanout=25)       1.788   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X16Y37.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.946ns (1.099ns logic, 4.847ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  14.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y37.A3      net (fanout=25)       1.696   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y37.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (1.133ns logic, 4.755ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  14.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.885ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y36.B3      net (fanout=25)       1.717   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y36.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (1.109ns logic, 4.776ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  14.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y37.B4      net (fanout=25)       1.689   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y37.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (1.133ns logic, 4.748ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  14.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.877ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y36.B3      net (fanout=25)       1.685   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y36.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (1.133ns logic, 4.744ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  14.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y36.A3      net (fanout=25)       1.674   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y36.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.866ns (1.133ns logic, 4.733ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  14.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.680 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.A3       net (fanout=26)       3.091   myState/M_ctr_q_0_0
    SLICE_X6Y32.A        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y37.CE      net (fanout=10)       1.639   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y37.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (1.125ns logic, 4.730ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  14.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.833ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y36.A3      net (fanout=25)       1.665   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y36.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (1.109ns logic, 4.724ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  14.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y37.D6      net (fanout=25)       1.480   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y37.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (1.133ns logic, 4.539ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  14.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y37.C6      net (fanout=25)       1.480   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y37.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_x_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (1.133ns logic, 4.539ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  14.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X15Y36.C6      net (fanout=25)       1.458   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X15Y36.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.133ns logic, 4.517ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  14.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.684 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y36.C6      net (fanout=25)       1.458   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y36.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_y_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.109ns logic, 4.517ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  14.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.685 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.D1       net (fanout=26)       3.059   myState/M_ctr_q_0_0
    SLICE_X6Y32.D        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X13Y35.A3      net (fanout=25)       1.420   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X13Y35.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21_rstpot
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.133ns logic, 4.479ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  14.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.679 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y38.A5      net (fanout=18)       1.383   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y38.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d171
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.594ns (1.133ns logic, 4.461ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  14.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y37.C4      net (fanout=18)       1.375   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y37.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (1.133ns logic, 4.453ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  14.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.679 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.A3       net (fanout=26)       3.091   myState/M_ctr_q_0_0
    SLICE_X6Y32.A        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y38.CE      net (fanout=10)       1.418   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y38.CLK     Tceck                 0.314   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (1.074ns logic, 4.509ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  14.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.560ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.685 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.A3       net (fanout=26)       3.091   myState/M_ctr_q_0_0
    SLICE_X6Y32.A        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y35.A4      net (fanout=10)       1.336   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y35.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21_rstpot
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.560ns (1.133ns logic, 4.427ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  14.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y37.D4      net (fanout=18)       1.286   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y37.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d111
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (1.133ns logic, 4.364ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  14.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y37.B5      net (fanout=18)       1.237   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y37.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d51
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (1.133ns logic, 4.315ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.720 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X5Y36.A4       net (fanout=18)       1.240   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X5Y36.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d281
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.475ns (1.157ns logic, 4.318ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  14.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.720 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X5Y36.D4       net (fanout=18)       1.232   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X5Y36.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d111
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (1.157ns logic, 4.310ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  14.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.680 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X13Y37.A5      net (fanout=18)       1.179   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X13Y37.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (1.157ns logic, 4.257ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  14.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.400ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.A3       net (fanout=26)       3.091   myState/M_ctr_q_0_0
    SLICE_X6Y32.A        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y37.CE      net (fanout=10)       1.235   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y37.CLK     Tceck                 0.314   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (1.074ns logic, 4.326ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  14.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.377ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.A3       net (fanout=26)       3.091   myState/M_ctr_q_0_0
    SLICE_X6Y32.A        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y37.CE      net (fanout=10)       1.235   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y37.CLK     Tceck                 0.291   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.377ns (1.051ns logic, 4.326ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  14.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.A3       net (fanout=26)       3.091   myState/M_ctr_q_0_0
    SLICE_X6Y32.A        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y37.CE      net (fanout=10)       1.235   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y37.CLK     Tceck                 0.289   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.049ns logic, 4.326ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  14.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.412ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.720 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X5Y36.B5       net (fanout=18)       1.177   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X5Y36.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d51
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (1.157ns logic, 4.255ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  14.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.358ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y37.A6      net (fanout=18)       1.147   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y37.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d281
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (1.133ns logic, 4.225ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  14.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.357ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.681 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X6Y32.A3       net (fanout=26)       3.091   myState/M_ctr_q_0_0
    SLICE_X6Y32.A        Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_x_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y37.CE      net (fanout=10)       1.235   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y37.CLK     Tceck                 0.271   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.357ns (1.031ns logic, 4.326ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  14.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.378ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.720 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X5Y36.C5       net (fanout=18)       1.143   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X5Y36.CLK      Tas                   0.373   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (1.157ns logic, 4.221ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  14.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/bttnpress/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/bttnpress/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   myState/M_ctr_q_0_0
                                                       myState/bttnpress/M_ctr_q_0
    SLICE_X7Y32.B1       net (fanout=26)       3.078   myState/M_ctr_q_0_0
    SLICE_X7Y32.B        Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X12Y33.C4      net (fanout=18)       1.046   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X12Y33.CLK     Tas                   0.339   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d231
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (1.123ns logic, 4.124ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_18/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/edge_ctr/M_ctr_q[19]/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_19/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/M_edge_ctr_value/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_20/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/M_edge_ctr_value/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_21/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/M_edge_ctr_value/CLK
  Logical resource: myState/bttnpress/edge_ctr/M_ctr_q_22/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_regs_q_2/CLK
  Logical resource: myState/mainState/mypropogater/randomizer/numbreg/M_regs_q_0/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_regs_q_2/CLK
  Logical resource: myState/mainState/mypropogater/randomizer/numbreg/M_regs_q_1/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.018|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3271 paths, 0 nets, and 712 connections

Design statistics:
   Minimum period:   6.018ns{1}   (Maximum frequency: 166.168MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 04:18:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



