--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Lab7.twx Lab7.ncd -o Lab7.twr Lab7.pcf -ucf Lab7.ucf

Design file:              Lab7.ncd
Physical constraint file: Lab7.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock_P46 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a_P41       |        10.354(R)|      SLOW  |         5.902(R)|      FAST  |clock_P46_BUFGP   |   0.000|
b_P40       |        10.447(R)|      SLOW  |         5.985(R)|      FAST  |clock_P46_BUFGP   |   0.000|
c_P35       |        10.271(R)|      SLOW  |         5.816(R)|      FAST  |clock_P46_BUFGP   |   0.000|
d_P34       |        10.196(R)|      SLOW  |         5.769(R)|      FAST  |clock_P46_BUFGP   |   0.000|
e_P32       |        10.431(R)|      SLOW  |         5.912(R)|      FAST  |clock_P46_BUFGP   |   0.000|
f_P29       |        11.073(R)|      SLOW  |         6.300(R)|      FAST  |clock_P46_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_P46
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_P46      |    1.291|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Sep 16 20:35:22 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



