#Digital-IC-Design-Diploma-Final-Project
RTL to GDS implementation of a Low Power Configurable Multi-Clock Digital System. Complete ASIC design flow including RTL design, verification, synthesis, DFT, formal verification, physical implementation, and post-layout verification.
