{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546156336108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546156336113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 16:52:15 2018 " "Processing started: Sun Dec 30 16:52:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546156336113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156336113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdm_synth -c pdm_synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_synth -c pdm_synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156336113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546156336632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546156336632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavgen.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file wavgen.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WAVGEN-WAVGEN " "Found design unit 1: WAVGEN-WAVGEN" {  } { { "WAVGEN.vhdl" "" { Text "D:/FPGA/PDM_Synth/WAVGEN.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347385 ""} { "Info" "ISGN_ENTITY_NAME" "1 WAVGEN " "Found entity 1: WAVGEN" {  } { { "WAVGEN.vhdl" "" { Text "D:/FPGA/PDM_Synth/WAVGEN.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swno.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file swno.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWNO-SWNO " "Found design unit 1: SWNO-SWNO" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347388 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWNO " "Found entity 1: SWNO" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm_synth.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pdm_synth.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdm_synth-pdm_synth " "Found design unit 1: pdm_synth-pdm_synth" {  } { { "pdm_synth.vhdl" "" { Text "D:/FPGA/PDM_Synth/pdm_synth.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347390 ""} { "Info" "ISGN_ENTITY_NAME" "1 pdm_synth " "Found entity 1: pdm_synth" {  } { { "pdm_synth.vhdl" "" { Text "D:/FPGA/PDM_Synth/pdm_synth.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwn_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dwn_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DWN_CLK-DWN_CLK " "Found design unit 1: DWN_CLK-DWN_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347392 ""} { "Info" "ISGN_ENTITY_NAME" "1 DWN_CLK " "Found entity 1: DWN_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD-DCD " "Found design unit 1: DCD-DCD" {  } { { "DCD.vhdl" "" { Text "D:/FPGA/PDM_Synth/DCD.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347395 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD " "Found entity 1: DCD" {  } { { "DCD.vhdl" "" { Text "D:/FPGA/PDM_Synth/DCD.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SH-SH " "Found design unit 1: SH-SH" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347397 ""} { "Info" "ISGN_ENTITY_NAME" "1 SH " "Found entity 1: SH" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546156347397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdm_synth " "Elaborating entity \"pdm_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546156347433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWNO SWNO:U1 " "Elaborating entity \"SWNO\" for hierarchy \"SWNO:U1\"" {  } { { "pdm_synth.vhdl" "U1" { Text "D:/FPGA/PDM_Synth/pdm_synth.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546156347435 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TGT_CLK SWNO.vhdl(28) " "VHDL Signal Declaration warning at SWNO.vhdl(28): used explicit default value for signal \"TGT_CLK\" because signal was never assigned a value" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1546156347437 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eodec SWNO.vhdl(64) " "VHDL Process Statement warning at SWNO.vhdl(64): signal \"eodec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347438 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIDI_DATA SWNO.vhdl(65) " "VHDL Process Statement warning at SWNO.vhdl(65): signal \"MIDI_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347438 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIDI_DATA SWNO.vhdl(67) " "VHDL Process Statement warning at SWNO.vhdl(67): signal \"MIDI_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347439 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIDI_DATA SWNO.vhdl(68) " "VHDL Process Statement warning at SWNO.vhdl(68): signal \"MIDI_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347439 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIDI_DATA SWNO.vhdl(70) " "VHDL Process Statement warning at SWNO.vhdl(70): signal \"MIDI_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347439 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NOTE_ENABLE SWNO.vhdl(41) " "VHDL Process Statement warning at SWNO.vhdl(41): inferring latch(es) for signal or variable \"NOTE_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1546156347440 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NOTE_NUM SWNO.vhdl(41) " "VHDL Process Statement warning at SWNO.vhdl(41): inferring latch(es) for signal or variable \"NOTE_NUM\", which holds its previous value in one or more paths through the process" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1546156347440 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[0\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[0\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[1\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[1\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[2\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[2\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[3\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[3\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[4\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[4\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[5\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[5\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[6\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[6\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[7\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[7\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_ENABLE SWNO.vhdl(41) " "Inferred latch for \"NOTE_ENABLE\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347442 "|pdm_synth|SWNO:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DWN_CLK SWNO:U1\|DWN_CLK:U1 " "Elaborating entity \"DWN_CLK\" for hierarchy \"SWNO:U1\|DWN_CLK:U1\"" {  } { { "SWNO.vhdl" "U1" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546156347517 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZEROCOUNT dwn_clk.vhd(17) " "VHDL Signal Declaration warning at dwn_clk.vhd(17): used explicit default value for signal \"ZEROCOUNT\" because signal was never assigned a value" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1546156347518 "|pdm_synth|SWNO:U1|DWN_CLK:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TGT_CLK dwn_clk.vhd(24) " "VHDL Process Statement warning at dwn_clk.vhd(24): signal \"TGT_CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347518 "|pdm_synth|SWNO:U1|DWN_CLK:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WAVGEN WAVGEN:U2 " "Elaborating entity \"WAVGEN\" for hierarchy \"WAVGEN:U2\"" {  } { { "pdm_synth.vhdl" "U2" { Text "D:/FPGA/PDM_Synth/pdm_synth.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546156347519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD WAVGEN:U2\|DCD:U1 " "Elaborating entity \"DCD\" for hierarchy \"WAVGEN:U2\|DCD:U1\"" {  } { { "WAVGEN.vhdl" "U1" { Text "D:/FPGA/PDM_Synth/WAVGEN.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546156347520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SH WAVGEN:U2\|SH:U3 " "Elaborating entity \"SH\" for hierarchy \"WAVGEN:U2\|SH:U3\"" {  } { { "WAVGEN.vhdl" "U3" { Text "D:/FPGA/PDM_Synth/WAVGEN.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546156347523 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PDM shift_reg.vhdl(18) " "VHDL Signal Declaration warning at shift_reg.vhdl(18): used explicit default value for signal \"PDM\" because signal was never assigned a value" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1546156347524 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(26) " "VHDL Process Statement warning at shift_reg.vhdl(26): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PDM shift_reg.vhdl(27) " "VHDL Process Statement warning at shift_reg.vhdl(27): signal \"PDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(27) " "VHDL Process Statement warning at shift_reg.vhdl(27): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(28) " "VHDL Process Statement warning at shift_reg.vhdl(28): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(29) " "VHDL Process Statement warning at shift_reg.vhdl(29): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PDM shift_reg.vhdl(30) " "VHDL Process Statement warning at shift_reg.vhdl(30): signal \"PDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(30) " "VHDL Process Statement warning at shift_reg.vhdl(30): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PDM shift_reg.vhdl(33) " "VHDL Process Statement warning at shift_reg.vhdl(33): signal \"PDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(33) " "VHDL Process Statement warning at shift_reg.vhdl(33): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGCNT shift_reg.vhdl(22) " "VHDL Process Statement warning at shift_reg.vhdl(22): inferring latch(es) for signal or variable \"SIGCNT\", which holds its previous value in one or more paths through the process" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[0\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[0\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[1\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[1\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[2\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[2\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[3\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[3\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[4\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[4\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[5\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[5\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[6\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[6\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[7\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[7\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[8\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[8\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[9\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[9\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[10\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[10\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[11\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[11\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[12\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[12\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[13\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[13\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[14\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[14\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[15\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[15\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[16\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[16\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[17\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[17\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347525 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[18\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[18\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[19\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[19\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[20\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[20\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[21\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[21\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[22\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[22\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[23\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[23\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[24\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[24\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[25\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[25\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[26\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[26\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[27\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[27\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[28\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[28\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[29\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[29\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[30\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[30\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[31\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[31\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156347526 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SWNO:U1\|NOTE_ENABLE " "Latch SWNO:U1\|NOTE_ENABLE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWNO:U1\|MIDI_DATA\[19\] " "Ports D and ENA on the latch are fed by the same signal SWNO:U1\|MIDI_DATA\[19\]" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348220 ""}  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[8\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348220 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[3\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348220 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[1\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348220 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[2\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348220 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[4\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348220 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[0\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348220 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[7\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[6\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[31\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[5\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[9\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[10\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[11\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[12\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[13\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[14\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[15\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[16\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348221 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[17\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[18\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[19\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[20\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[21\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[22\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[23\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[24\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[25\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[26\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[27\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[28\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348222 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[29\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348223 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[30\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348223 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SWNO:U1\|NOTE_NUM\[7\] " "Latch SWNO:U1\|NOTE_NUM\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWNO:U1\|MIDI_DATA\[15\] " "Ports D and ENA on the latch are fed by the same signal SWNO:U1\|MIDI_DATA\[15\]" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348223 ""}  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SWNO:U1\|NOTE_NUM\[6\] " "Latch SWNO:U1\|NOTE_NUM\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWNO:U1\|MIDI_DATA\[14\] " "Ports D and ENA on the latch are fed by the same signal SWNO:U1\|MIDI_DATA\[14\]" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546156348223 ""}  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546156348223 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1546156348224 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1546156348224 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]~1 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]~1\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]~5 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]~5\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]~9 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]~9\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]~13 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]~13\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]~17 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]~17\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]~21 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]~21\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]~25 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]~25\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]~29 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]~29\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]~33 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]~33\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]~37 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]~37\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]~41 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]~41\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]~45 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]~45\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]~49 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]~49\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]~53 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]~53\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]~57 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]~57\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546156348225 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1546156348225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1546156348468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1546156348897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546156348897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546156348979 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546156348979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546156348979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546156348979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546156349024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 16:52:29 2018 " "Processing ended: Sun Dec 30 16:52:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546156349024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546156349024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546156349024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546156349024 ""}
