<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_deserializer.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_deserializer.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_deserializer.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_deserializer.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: DSBF_deserializer</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: DSBF/dataplane/Avalon Data Processing/deserializer</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> work.DSBF_dataplane_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> DSBF_deserializer <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        data_in                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="27">   27   </a>        valid_in                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        channel_in                        :   <span class="KW">IN</span>    std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" id="29">   29   </a>        valid_out                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="30">   30   </a>        data_out                          :   <span class="KW">OUT</span>   vector_of_std_logic_vector32(0 <span class="KW">TO</span> 15)  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="31">   31   </a>        );
</span><span><a class="LN" id="32">   32   </a><span class="KW">END</span> DSBF_deserializer;
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_deserializer <span class="KW">IS</span>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> data_in_signed                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">SIGNAL</span> channel_in_unsigned              : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">SIGNAL</span> data_out_tmp                     : vector_of_signed32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">SIGNAL</span> data_out_temp                    : vector_of_signed32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32 [16]</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> data_out_reg                     : vector_of_signed32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32 [16]</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> data_out_temp_next               : vector_of_signed32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> data_out_reg_next                : vector_of_signed32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="47">   47   </a>
</span><span><a class="LN" id="48">   48   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="49">   49   </a>  data_in_signed &lt;= signed(data_in);
</span><span><a class="LN" id="50">   50   </a>
</span><span><a class="LN" id="51">   51   </a>  channel_in_unsigned &lt;= unsigned(channel_in);
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a>  deserializer_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="55">   55   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="56">   56   </a>      data_out_temp &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 32));
</span><span><a class="LN" id="57">   57   </a>      data_out_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 32));
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="59">   59   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="60">   60   </a>        data_out_temp &lt;= data_out_temp_next;
</span><span><a class="LN" id="61">   61   </a>        data_out_reg &lt;= data_out_reg_next;
</span><span><a class="LN" id="62">   62   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="63">   63   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> deserializer_process;
</span><span><a class="LN" id="65">   65   </a>
</span><span><a class="LN" id="66">   66   </a>  deserializer_output : <span class="KW">PROCESS</span> (channel_in_unsigned, data_in_signed, data_out_reg, data_out_temp, valid_in)
</span><span><a class="LN" id="67">   67   </a>    <span class="KW">VARIABLE</span> data_out_temp_temp : vector_of_signed32(0 <span class="KW">TO</span> 15);
</span><span><a class="LN" id="68">   68   </a>    <span class="KW">VARIABLE</span> add_temp : unsigned(4 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="69">   69   </a>    <span class="KW">VARIABLE</span> sub_cast : signed(31 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="71">   71   </a>    data_out_temp_temp := data_out_temp;
</span><span><a class="LN" id="72">   72   </a>    data_out_reg_next &lt;= data_out_reg;
</span><span><a class="LN" id="73">   73   </a>    <span class="CT">--MATLAB Function 'dataplane/Avalon Data Processing/deserializer': '<a href="matlab:coder.internal.code2model('DSBF:1634:1')" name="code2model"><font color="#117755"><i>&lt;S12&gt;:1</i></font></a>'</span>
</span><span><a class="LN" id="74">   74   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('DSBF:1634:1:13')" name="code2model"><font color="#117755"><i>&lt;S12&gt;:1:13</i></font></a>'</span>
</span><span><a class="LN" id="75">   75   </a>    valid_out &lt;= '0';
</span><span><a class="LN" id="76">   76   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('DSBF:1634:1:14')" name="code2model"><font color="#117755"><i>&lt;S12&gt;:1:14</i></font></a>'</span>
</span><span><a class="LN" id="77">   77   </a>    <span class="KW">IF</span> valid_in = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="78">   78   </a>      <span class="CT">--'<a href="matlab:coder.internal.code2model('DSBF:1634:1:17')" name="code2model"><font color="#117755"><i>&lt;S12&gt;:1:17</i></font></a>'</span>
</span><span><a class="LN" id="79">   79   </a>      <span class="CT">--'<a href="matlab:coder.internal.code2model('DSBF:1634:1:18')" name="code2model"><font color="#117755"><i>&lt;S12&gt;:1:18</i></font></a>'</span>
</span><span><a class="LN" id="80">   80   </a>      add_temp := resize(channel_in_unsigned, 5) + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="81">   81   </a>      sub_cast := signed(resize(add_temp, 32));
</span><span><a class="LN" id="82">   82   </a>      data_out_temp_temp(to_integer(sub_cast - 1)) := data_in_signed;
</span><span><a class="LN" id="83">   83   </a>      <span class="KW">IF</span> channel_in_unsigned = to_unsigned(16#F#, 4) <span class="KW">THEN</span>
</span><span><a class="LN" id="84">   84   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('DSBF:1634:1:19')" name="code2model"><font color="#117755"><i>&lt;S12&gt;:1:19</i></font></a>'</span>
</span><span><a class="LN" id="85">   85   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('DSBF:1634:1:20')" name="code2model"><font color="#117755"><i>&lt;S12&gt;:1:20</i></font></a>'</span>
</span><span><a class="LN" id="86">   86   </a>        valid_out &lt;= '1';
</span><span><a class="LN" id="87">   87   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('DSBF:1634:1:21')" name="code2model"><font color="#117755"><i>&lt;S12&gt;:1:21</i></font></a>'</span>
</span><span><a class="LN" id="88">   88   </a>        data_out_reg_next &lt;= data_out_temp_temp;
</span><span><a class="LN" id="89">   89   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="90">   90   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="91">   91   </a>    data_out_tmp &lt;= data_out_reg;
</span><span><a class="LN" id="92">   92   </a>    data_out_temp_next &lt;= data_out_temp_temp;
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> deserializer_output;
</span><span><a class="LN" id="94">   94   </a>
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96">   96   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 15 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="97">   97   </a>    data_out(k) &lt;= std_logic_vector(data_out_tmp(k));
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102">  102   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
