#place Mutex  mk(<..>)
#place Idle0 mk(<..>)
#place Wait0
#place Update0
#place Mess0
#place Ack0
#place Idle1 mk(<..>)
#place Wait1
#place Update1
#place Mess1
#place Ack1
#place Idle2 mk(<..>)
#place Wait2
#place Update2
#place Mess2
#place Ack2
#trans T1_0
in {Idle0:<..>;Mutex:<..>;}
out {Wait0:<..>;Mess1:<..>;Mess2:<..>;}
#endtr
#trans T2_0
in {Wait0:<..>;Ack1:<..>;Ack2:<..>;}
out {Idle0:<..>;Mutex:<..>;}
#endtr
#trans T3_0
in {Idle0:<..>;Mess0:<..>;}
out {Update0:<..>;}
#endtr
#trans T4_0
in {Update0:<..>;}
out {Idle0:<..>;Ack0:<..>;}
#endtr
#trans T1_1
in {Idle1:<..>;Mutex:<..>;}
out {Wait1:<..>;Mess0:<..>;Mess2:<..>;}
#endtr
#trans T2_1
in {Wait1:<..>;Ack0:<..>;Ack2:<..>;}
out {Idle1:<..>;Mutex:<..>;}
#endtr
#trans T3_1
in {Idle1:<..>;Mess1:<..>;}
out {Update1:<..>;}
#endtr
#trans T4_1
in {Update1:<..>;}
out {Idle1:<..>;Ack1:<..>;}
#endtr
#trans T1_2
in {Idle2:<..>;Mutex:<..>;}
out {Wait2:<..>;Mess0:<..>;Mess1:<..>;}
#endtr
#trans T2_2
in {Wait2:<..>;Ack0:<..>;Ack1:<..>;}
out {Idle2:<..>;Mutex:<..>;}
#endtr
#trans T3_2
in {Idle2:<..>;Mess2:<..>;}
out {Update2:<..>;}
#endtr
#trans T4_2
in {Update2:<..>;}
out {Idle2:<..>;Ack2:<..>;}
#endtr
