{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667916993204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667916993208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 15:16:33 2022 " "Processing started: Tue Nov 08 15:16:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667916993208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667916993208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jfegs -c jfegs " "Command: quartus_map --read_settings_files=on --write_settings_files=off jfegs -c jfegs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667916993208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667916994057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667916994057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structure " "Found design unit 1: datapath-structure" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001514 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Found design unit 1: controller-bhv" {  } { { "controller.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001518 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-structure " "Found design unit 1: memory-structure" {  } { { "memory.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001522 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugging-structure " "Found design unit 1: debugging-structure" {  } { { "debugging.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/debugging.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001527 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugging " "Found entity 1: debugging" {  } { { "debugging.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/debugging.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utilities.vhd 2 0 " "Found 2 design units, including 0 entities, in source file utilities.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 utilities " "Found design unit 1: utilities" {  } { { "utilities.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/utilities.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 utilities-body " "Found design unit 2: utilities-body" {  } { { "utilities.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/utilities.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-bhv " "Found design unit 1: registerfile-bhv" {  } { { "registerfile.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/registerfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001536 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/registerfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jfegs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jfegs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JFEGS-structure " "Found design unit 1: JFEGS-structure" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001540 ""} { "Info" "ISGN_ENTITY_NAME" "1 JFEGS " "Found entity 1: JFEGS" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.vhd 2 0 " "Found 2 design units, including 0 entities, in source file io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io " "Found design unit 1: io" {  } { { "io.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/io.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001545 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 io-body " "Found design unit 2: io-body" {  } { { "io.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/io.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging_facilitators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugging_facilitators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugging_facilitator-bhv " "Found design unit 1: debugging_facilitator-bhv" {  } { { "debugging_facilitators.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/debugging_facilitators.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001549 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugging_facilitator " "Found entity 1: debugging_facilitator" {  } { { "debugging_facilitators.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/debugging_facilitators.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugging_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugging_display-bhv " "Found design unit 1: debugging_display-bhv" {  } { { "debugging_display.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/debugging_display.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001554 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugging_display " "Found entity 1: debugging_display" {  } { { "debugging_display.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/debugging_display.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667917001554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jfegs " "Elaborating entity \"jfegs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667917001601 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led JFEGS.vhd(14) " "VHDL Signal Declaration warning at JFEGS.vhd(14): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667917001602 "|jfegs"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DEBUG_NEXT JFEGS.vhd(114) " "VHDL Signal Declaration warning at JFEGS.vhd(114): used implicit default value for signal \"DEBUG_NEXT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667917001602 "|jfegs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cntr " "Elaborating entity \"controller\" for hierarchy \"controller:cntr\"" {  } { { "JFEGS.vhd" "cntr" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667917001603 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "halt controller.vhd(53) " "VHDL Process Statement warning at controller.vhd(53): signal \"halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667917001605 "|jfegs|controller:cntr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACK_data controller.vhd(53) " "VHDL Process Statement warning at controller.vhd(53): signal \"ACK_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667917001606 "|jfegs|controller:cntr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw controller.vhd(53) " "VHDL Process Statement warning at controller.vhd(53): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667917001606 "|jfegs|controller:cntr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DEBUG_NEXT controller.vhd(53) " "VHDL Process Statement warning at controller.vhd(53): signal \"DEBUG_NEXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667917001606 "|jfegs|controller:cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memo " "Elaborating entity \"memory\" for hierarchy \"memory:memo\"" {  } { { "JFEGS.vhd" "memo" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667917001607 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "inp_align utilities.vhd(109) " "VHDL Variable Declaration warning at utilities.vhd(109): used initial value expression for variable \"inp_align\" because variable was never assigned a value" {  } { { "utilities.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/utilities.vhd" 109 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667917001645 "|jfegs|memory:memo"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memory_store_adr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memory_store_adr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1667917001645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "JFEGS.vhd" "dp" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667917001647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR datapath.vhd(62) " "Verilog HDL or VHDL warning at datapath.vhd(62): object \"IR\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667917001648 "|jfegs|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "inp_align utilities.vhd(53) " "VHDL Variable Declaration warning at utilities.vhd(53): used initial value expression for variable \"inp_align\" because variable was never assigned a value" {  } { { "utilities.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/utilities.vhd" 53 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667917001650 "|jfegs|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "inp_align io.vhd(72) " "VHDL Variable Declaration warning at io.vhd(72): used initial value expression for variable \"inp_align\" because variable was never assigned a value" {  } { { "io.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/io.vhd" 72 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667917001651 "|jfegs|datapath:dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BusA datapath.vhd(77) " "VHDL Process Statement warning at datapath.vhd(77): inferring latch(es) for signal or variable \"BusA\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667917001657 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[0\] datapath.vhd(77) " "Inferred latch for \"BusA\[0\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[1\] datapath.vhd(77) " "Inferred latch for \"BusA\[1\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[2\] datapath.vhd(77) " "Inferred latch for \"BusA\[2\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[3\] datapath.vhd(77) " "Inferred latch for \"BusA\[3\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[4\] datapath.vhd(77) " "Inferred latch for \"BusA\[4\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[5\] datapath.vhd(77) " "Inferred latch for \"BusA\[5\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[6\] datapath.vhd(77) " "Inferred latch for \"BusA\[6\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[7\] datapath.vhd(77) " "Inferred latch for \"BusA\[7\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[8\] datapath.vhd(77) " "Inferred latch for \"BusA\[8\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[9\] datapath.vhd(77) " "Inferred latch for \"BusA\[9\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[10\] datapath.vhd(77) " "Inferred latch for \"BusA\[10\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[11\] datapath.vhd(77) " "Inferred latch for \"BusA\[11\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[12\] datapath.vhd(77) " "Inferred latch for \"BusA\[12\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[13\] datapath.vhd(77) " "Inferred latch for \"BusA\[13\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001667 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[14\] datapath.vhd(77) " "Inferred latch for \"BusA\[14\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[15\] datapath.vhd(77) " "Inferred latch for \"BusA\[15\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[16\] datapath.vhd(77) " "Inferred latch for \"BusA\[16\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[17\] datapath.vhd(77) " "Inferred latch for \"BusA\[17\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[18\] datapath.vhd(77) " "Inferred latch for \"BusA\[18\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[19\] datapath.vhd(77) " "Inferred latch for \"BusA\[19\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[20\] datapath.vhd(77) " "Inferred latch for \"BusA\[20\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[21\] datapath.vhd(77) " "Inferred latch for \"BusA\[21\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[22\] datapath.vhd(77) " "Inferred latch for \"BusA\[22\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[23\] datapath.vhd(77) " "Inferred latch for \"BusA\[23\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[24\] datapath.vhd(77) " "Inferred latch for \"BusA\[24\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[25\] datapath.vhd(77) " "Inferred latch for \"BusA\[25\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[26\] datapath.vhd(77) " "Inferred latch for \"BusA\[26\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[27\] datapath.vhd(77) " "Inferred latch for \"BusA\[27\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[28\] datapath.vhd(77) " "Inferred latch for \"BusA\[28\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[29\] datapath.vhd(77) " "Inferred latch for \"BusA\[29\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[30\] datapath.vhd(77) " "Inferred latch for \"BusA\[30\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusA\[31\] datapath.vhd(77) " "Inferred latch for \"BusA\[31\]\" at datapath.vhd(77)" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917001668 "|jfegs|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile datapath:dp\|registerfile:reg_file " "Elaborating entity \"registerfile\" for hierarchy \"datapath:dp\|registerfile:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667917001698 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|BusC\[0\]\" " "Converted tri-state node feeding \"datapath:dp\|BusC\[0\]\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 80 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 3 1667917004354 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1667917004354 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"datapath:dp\|ALU_output_with_carry\" " "Converted tri-state node feeding \"datapath:dp\|ALU_output_with_carry\" into a selector" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 66 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1667917004346 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1667917004346 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[31\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[31\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[30\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[30\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[29\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[29\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[28\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[28\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[27\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[27\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[26\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[26\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[25\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[25\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[24\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[24\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[23\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[23\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[22\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[22\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[21\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[21\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[20\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[20\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[19\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[19\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[18\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[18\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[17\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[17\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[16\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[16\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[15\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[15\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[14\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[14\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[13\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[13\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[12\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[12\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[11\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[11\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[10\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[10\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[9\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[9\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[8\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[8\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[7\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[7\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[6\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[6\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[5\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[5\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[4\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[4\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[3\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[3\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[2\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[2\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[1\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[1\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "datapath:dp\|BusA\[0\] " "Inserted always-enabled tri-state buffer between \"datapath:dp\|BusA\[0\]\" and its non-tri-state driver." {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 4 1667917008462 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 4 1667917008462 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[31\] datapath:dp\|BusA\[31\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[31\]\" to the node \"datapath:dp\|BusA\[31\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[30\] datapath:dp\|BusA\[30\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[30\]\" to the node \"datapath:dp\|BusA\[30\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[29\] datapath:dp\|BusA\[29\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[29\]\" to the node \"datapath:dp\|BusA\[29\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[28\] datapath:dp\|BusA\[28\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[28\]\" to the node \"datapath:dp\|BusA\[28\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[27\] datapath:dp\|BusA\[27\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[27\]\" to the node \"datapath:dp\|BusA\[27\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[26\] datapath:dp\|BusA\[26\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[26\]\" to the node \"datapath:dp\|BusA\[26\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[25\] datapath:dp\|BusA\[25\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[25\]\" to the node \"datapath:dp\|BusA\[25\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[24\] datapath:dp\|BusA\[24\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[24\]\" to the node \"datapath:dp\|BusA\[24\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[23\] datapath:dp\|BusA\[23\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[23\]\" to the node \"datapath:dp\|BusA\[23\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[22\] datapath:dp\|BusA\[22\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[22\]\" to the node \"datapath:dp\|BusA\[22\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[21\] datapath:dp\|BusA\[21\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[21\]\" to the node \"datapath:dp\|BusA\[21\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[20\] datapath:dp\|BusA\[20\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[20\]\" to the node \"datapath:dp\|BusA\[20\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[19\] datapath:dp\|BusA\[19\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[19\]\" to the node \"datapath:dp\|BusA\[19\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[18\] datapath:dp\|BusA\[18\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[18\]\" to the node \"datapath:dp\|BusA\[18\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[17\] datapath:dp\|BusA\[17\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[17\]\" to the node \"datapath:dp\|BusA\[17\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[16\] datapath:dp\|BusA\[16\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[16\]\" to the node \"datapath:dp\|BusA\[16\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[15\] datapath:dp\|BusA\[15\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[15\]\" to the node \"datapath:dp\|BusA\[15\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[14\] datapath:dp\|BusA\[14\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[14\]\" to the node \"datapath:dp\|BusA\[14\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[13\] datapath:dp\|BusA\[13\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[13\]\" to the node \"datapath:dp\|BusA\[13\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[12\] datapath:dp\|BusA\[12\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[12\]\" to the node \"datapath:dp\|BusA\[12\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[11\] datapath:dp\|BusA\[11\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[11\]\" to the node \"datapath:dp\|BusA\[11\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[10\] datapath:dp\|BusA\[10\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[10\]\" to the node \"datapath:dp\|BusA\[10\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[9\] datapath:dp\|BusA\[9\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[9\]\" to the node \"datapath:dp\|BusA\[9\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[8\] datapath:dp\|BusA\[8\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[8\]\" to the node \"datapath:dp\|BusA\[8\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[7\] datapath:dp\|BusA\[7\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[7\]\" to the node \"datapath:dp\|BusA\[7\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[6\] datapath:dp\|BusA\[6\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[6\]\" to the node \"datapath:dp\|BusA\[6\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[5\] datapath:dp\|BusA\[5\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[5\]\" to the node \"datapath:dp\|BusA\[5\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[4\] datapath:dp\|BusA\[4\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[4\]\" to the node \"datapath:dp\|BusA\[4\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[3\] datapath:dp\|BusA\[3\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[3\]\" to the node \"datapath:dp\|BusA\[3\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[2\] datapath:dp\|BusA\[2\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[2\]\" to the node \"datapath:dp\|BusA\[2\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[1\] datapath:dp\|BusA\[1\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[1\]\" to the node \"datapath:dp\|BusA\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:dp\|BusA\[0\] datapath:dp\|BusA\[0\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:dp\|BusA\[0\]\" to the node \"datapath:dp\|BusA\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 4 1667917008660 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 4 1667917008660 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[31\] datapath:dp\|BusA\[31\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[31\]\" to the node \"datapath:dp\|BusA\[31\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 77 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[30\] datapath:dp\|BusA\[30\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[30\]\" to the node \"datapath:dp\|BusA\[30\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[29\] datapath:dp\|BusA\[29\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[29\]\" to the node \"datapath:dp\|BusA\[29\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[28\] datapath:dp\|BusA\[28\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[28\]\" to the node \"datapath:dp\|BusA\[28\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[27\] datapath:dp\|BusA\[27\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[27\]\" to the node \"datapath:dp\|BusA\[27\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[26\] datapath:dp\|BusA\[26\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[26\]\" to the node \"datapath:dp\|BusA\[26\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[25\] datapath:dp\|BusA\[25\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[25\]\" to the node \"datapath:dp\|BusA\[25\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[24\] datapath:dp\|BusA\[24\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[24\]\" to the node \"datapath:dp\|BusA\[24\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[23\] datapath:dp\|BusA\[23\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[23\]\" to the node \"datapath:dp\|BusA\[23\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[22\] datapath:dp\|BusA\[22\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[22\]\" to the node \"datapath:dp\|BusA\[22\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[21\] datapath:dp\|BusA\[21\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[21\]\" to the node \"datapath:dp\|BusA\[21\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[20\] datapath:dp\|BusA\[20\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[20\]\" to the node \"datapath:dp\|BusA\[20\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[19\] datapath:dp\|BusA\[19\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[19\]\" to the node \"datapath:dp\|BusA\[19\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[18\] datapath:dp\|BusA\[18\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[18\]\" to the node \"datapath:dp\|BusA\[18\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[17\] datapath:dp\|BusA\[17\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[17\]\" to the node \"datapath:dp\|BusA\[17\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[16\] datapath:dp\|BusA\[16\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[16\]\" to the node \"datapath:dp\|BusA\[16\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[15\] datapath:dp\|BusA\[15\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[15\]\" to the node \"datapath:dp\|BusA\[15\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[14\] datapath:dp\|BusA\[14\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[14\]\" to the node \"datapath:dp\|BusA\[14\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[13\] datapath:dp\|BusA\[13\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[13\]\" to the node \"datapath:dp\|BusA\[13\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[12\] datapath:dp\|BusA\[12\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[12\]\" to the node \"datapath:dp\|BusA\[12\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[11\] datapath:dp\|BusA\[11\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[11\]\" to the node \"datapath:dp\|BusA\[11\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[10\] datapath:dp\|BusA\[10\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[10\]\" to the node \"datapath:dp\|BusA\[10\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[9\] datapath:dp\|BusA\[9\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[9\]\" to the node \"datapath:dp\|BusA\[9\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[8\] datapath:dp\|BusA\[8\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[8\]\" to the node \"datapath:dp\|BusA\[8\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[7\] datapath:dp\|BusA\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[7\]\" to the node \"datapath:dp\|BusA\[7\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[6\] datapath:dp\|BusA\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[6\]\" to the node \"datapath:dp\|BusA\[6\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[5\] datapath:dp\|BusA\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[5\]\" to the node \"datapath:dp\|BusA\[5\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[4\] datapath:dp\|BusA\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[4\]\" to the node \"datapath:dp\|BusA\[4\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[3\] datapath:dp\|BusA\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[3\]\" to the node \"datapath:dp\|BusA\[3\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[2\] datapath:dp\|BusA\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[2\]\" to the node \"datapath:dp\|BusA\[2\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[1\] datapath:dp\|BusA\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[1\]\" to the node \"datapath:dp\|BusA\[1\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|BusA\[0\] datapath:dp\|BusA\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|BusA\[0\]\" to the node \"datapath:dp\|BusA\[0\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/datapath.vhd" 62 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 4 1667917008947 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 4 1667917008947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667917011293 "|JFEGS|led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667917011293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667917011547 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:dp\|registerfile:reg_file\|BusC\[0\]~en High " "Register datapath:dp\|registerfile:reg_file\|BusC\[0\]~en will power up to High" {  } { { "registerfile.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/registerfile.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1667917011740 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1667917011740 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667917014220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667917014631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667917014631 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667917015001 "|JFEGS|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "next_instruction_key " "No output dependent on input pin \"next_instruction_key\"" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667917015001 "|JFEGS|next_instruction_key"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_address_key " "No output dependent on input pin \"load_address_key\"" {  } { { "JFEGS.vhd" "" { Text "C:/Users/joost/OneDrive - University of Twente/Documenten/GitHub/utMOD5-projectProcessor/Joost/Quartus/jfegs/JFEGS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667917015001 "|JFEGS|load_address_key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667917015001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8918 " "Implemented 8918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667917015019 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667917015019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8852 " "Implemented 8852 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667917015019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667917015019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667917015041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 15:16:55 2022 " "Processing ended: Tue Nov 08 15:16:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667917015041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667917015041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667917015041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667917015041 ""}
