Analysis & Synthesis report for 8bitbrain
Thu Mar 25 19:57:16 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated
 17. Source assignments for wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 18. Source assignments for wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated
 19. Source assignments for wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 20. Source assignments for wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated
 21. Source assignments for wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 22. Source assignments for sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1
 23. Source assignments for sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 24. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 25. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 26. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tps3:auto_generated
 27. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tps3:auto_generated|altsyncram_aeq1:altsyncram1
 28. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 29. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 30. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 31. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 32. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 33. Source assignments for sld_hub:sld_hub_inst
 34. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 35. Source assignments for sequencer:inst9|altsyncram:Mux12_rtl_0|altsyncram_1j01:auto_generated
 36. Parameter Settings for User Entity Instance: mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component
 37. Parameter Settings for User Entity Instance: mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component
 38. Parameter Settings for User Entity Instance: mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component
 39. Parameter Settings for User Entity Instance: mixer:inst2|mixeradd:add2|parallel_add:parallel_add_component
 40. Parameter Settings for User Entity Instance: mixer:inst2|mixermult:mult2|lpm_mult:lpm_mult_component
 41. Parameter Settings for User Entity Instance: mixer:inst2|mixersub:sub2|lpm_add_sub:lpm_add_sub_component
 42. Parameter Settings for User Entity Instance: btn_reg:inst4
 43. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3
 44. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component
 46. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4
 47. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component
 49. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5
 50. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component
 52. Parameter Settings for User Entity Instance: arp_mux:inst10|LPM_MUX:lpm_mux_component
 53. Parameter Settings for User Entity Instance: sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2
 55. Parameter Settings for User Entity Instance: arp_mux:inst11|LPM_MUX:lpm_mux_component
 56. Parameter Settings for User Entity Instance: arp_mux:inst12|LPM_MUX:lpm_mux_component
 57. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 58. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 59. Parameter Settings for Inferred Entity Instance: sequencer:inst9|altsyncram:Mux12_rtl_0
 60. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult8
 61. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div8
 62. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult6
 63. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div6
 64. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult7
 65. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div7
 66. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult2
 67. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div2
 68. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult0
 69. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div0
 70. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult5
 71. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div5
 72. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult3
 73. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div3
 74. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult1
 75. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div1
 76. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult4
 77. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div4
 78. lpm_mult Parameter Settings by Entity Instance
 79. altsyncram Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"
 81. Port Connectivity Checks: "mixer:inst2|mixersub:sub2"
 82. Port Connectivity Checks: "mixer:inst2|mixermult:mult2"
 83. Port Connectivity Checks: "mixer:inst2|mixersub:sub1"
 84. Port Connectivity Checks: "mixer:inst2|mixermult:mult1"
 85. SignalTap II Logic Analyzer Settings
 86. In-System Memory Content Editor Settings
 87. Connections to In-System Debugging Instance "auto_signaltap_0"
 88. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 25 19:57:15 2010        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; 8bitbrain                                    ;
; Top-level Entity Name              ; 8bitbrain                                    ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 8,104                                        ;
;     Total combinational functions  ; 7,634                                        ;
;     Dedicated logic registers      ; 1,210                                        ;
; Total registers                    ; 1210                                         ;
; Total pins                         ; 34                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 16,384                                       ;
; Embedded Multiplier 9-bit elements ; 22                                           ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C8T144C8        ;                    ;
; Top-level entity name                                        ; 8bitbrain          ; 8bitbrain          ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Disable OpenCore Plus hardware evaluation                    ; On                 ; Off                ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+
; controller.vhd                   ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/controller.vhd                                        ;
; 8bitbrain.bdf                    ; yes             ; User Block Diagram/Schematic File        ; c:/workspace/8bitbrain/8bitbrain.bdf                                         ;
; s2p.vhd                          ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/s2p.vhd                                               ;
; mixer.vhd                        ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/mixer.vhd                                             ;
; p2s.vhd                          ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/p2s.vhd                                               ;
; addrgen.vhd                      ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/addrgen.vhd                                           ;
; modulator.vhd                    ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/modulator.vhd                                         ;
; lpm_divide0.vhd                  ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/lpm_divide0.vhd                                       ;
; brain_pkg.vhd                    ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/brain_pkg.vhd                                         ;
; btn_reg.vhd                      ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/btn_reg.vhd                                           ;
; mixeradd.vhd                     ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/mixeradd.vhd                                          ;
; mixermult.vhd                    ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/mixermult.vhd                                         ;
; mixersub.vhd                     ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/mixersub.vhd                                          ;
; sequencer.vhd                    ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/sequencer.vhd                                         ;
; maj7.vhd                         ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/maj7.vhd                                              ;
; arp_mux.vhd                      ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/arp_mux.vhd                                           ;
; parallel_add.tdf                 ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/parallel_add.tdf             ;
; pcpa_add.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/pcpa_add.inc                 ;
; csa_add.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/csa_add.inc                  ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                 ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                ;
; db/par_add_mqe.tdf               ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/par_add_mqe.tdf                                    ;
; lpm_mult.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf                 ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; multcore.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc                 ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                 ;
; db/mult_3bn.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mult_3bn.tdf                                       ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;
; addcore.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc                  ;
; look_add.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc                 ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc      ;
; db/add_sub_pmh.tdf               ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/add_sub_pmh.tdf                                    ;
; wavegenerator.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/workspace/8bitbrain/wavegenerator.bdf                                     ;
; altsyncram0.tdf                  ; yes             ; Auto-Found Wizard-Generated File         ; c:/workspace/8bitbrain/altsyncram0.tdf                                       ;
; altsyncram.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc               ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                 ;
; altqpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                 ;
; db/altsyncram_u1b1.tdf           ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf                                ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf               ;
; abs_divider.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc              ;
; sign_div_unsign.inc              ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc          ;
; db/lpm_divide_gft.tdf            ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/lpm_divide_gft.tdf                                 ;
; db/sign_div_unsign_q8i.tdf       ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf                            ;
; db/alt_u_div_8nf.tdf             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf                                  ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/add_sub_lkc.tdf                                    ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/add_sub_mkc.tdf                                    ;
; LPM_MUX.tdf                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf                  ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc                   ;
; db/mux_j4e.tdf                   ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mux_j4e.tdf                                        ;
; db/altsyncram_pec1.tdf           ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_pec1.tdf                                ;
; db/altsyncram_en82.tdf           ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_en82.tdf                                ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd          ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; LPM_SHIFTREG.tdf                 ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf             ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_tps3.tdf           ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_tps3.tdf                                ;
; db/altsyncram_aeq1.tdf           ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_aeq1.tdf                                ;
; altdpram.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; db/mux_doc.tdf                   ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mux_doc.tdf                                        ;
; lpm_decode.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/decode_rqf.tdf                                     ;
; LPM_COUNTER.tdf                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_COUNTER.tdf              ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc        ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc      ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc        ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_0ci.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_0ci.tdf                                       ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_9cc.tdf                                       ;
; db/cntr_32j.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_32j.tdf                                       ;
; db/cntr_vbi.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_vbi.tdf                                       ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_gui.tdf                                       ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_5cc.tdf                                       ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; db/altsyncram_1j01.tdf           ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_1j01.tdf                                ;
; db/mult_qt01.tdf                 ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mult_qt01.tdf                                      ;
; db/lpm_divide_fem.tdf            ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/lpm_divide_fem.tdf                                 ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/sign_div_unsign_plh.tdf                            ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf                                  ;
; db/mult_it01.tdf                 ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mult_it01.tdf                                      ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 8,104 ;
;                                             ;       ;
; Total combinational functions               ; 7634  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2898  ;
;     -- 3 input functions                    ; 2409  ;
;     -- <=2 input functions                  ; 2327  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 5423  ;
;     -- arithmetic mode                      ; 2211  ;
;                                             ;       ;
; Total registers                             ; 1210  ;
;     -- Dedicated logic registers            ; 1210  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 34    ;
; Total memory bits                           ; 16384 ;
; Embedded Multiplier 9-bit elements          ; 22    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 909   ;
; Total fan-out                               ; 27826 ;
; Average fan-out                             ; 3.10  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |8bitbrain                                                                                           ; 7634 (4)          ; 1210 (6)     ; 16384       ; 22           ; 0       ; 11        ; 34   ; 0            ; |8bitbrain                                                                                                                                                                                                                                                                                               ; work         ;
;    |arp_mux:inst10|                                                                                  ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|arp_mux:inst10                                                                                                                                                                                                                                                                                ; work         ;
;       |lpm_mux:lpm_mux_component|                                                                    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|arp_mux:inst10|lpm_mux:lpm_mux_component                                                                                                                                                                                                                                                      ; work         ;
;          |mux_j4e:auto_generated|                                                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|arp_mux:inst10|lpm_mux:lpm_mux_component|mux_j4e:auto_generated                                                                                                                                                                                                                               ; work         ;
;    |btn_reg:inst4|                                                                                   ; 74 (74)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|btn_reg:inst4                                                                                                                                                                                                                                                                                 ; work         ;
;    |controller:inst1|                                                                                ; 1916 (1916)       ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1                                                                                                                                                                                                                                                                              ; work         ;
;    |mixer:inst2|                                                                                     ; 48 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |8bitbrain|mixer:inst2                                                                                                                                                                                                                                                                                   ; work         ;
;       |mixeradd:add1|                                                                                ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixeradd:add1                                                                                                                                                                                                                                                                     ; work         ;
;          |parallel_add:parallel_add_component|                                                       ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component                                                                                                                                                                                                                                 ; work         ;
;             |par_add_mqe:auto_generated|                                                             ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component|par_add_mqe:auto_generated                                                                                                                                                                                                      ; work         ;
;       |mixeradd:add2|                                                                                ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixeradd:add2                                                                                                                                                                                                                                                                     ; work         ;
;          |parallel_add:parallel_add_component|                                                       ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixeradd:add2|parallel_add:parallel_add_component                                                                                                                                                                                                                                 ; work         ;
;             |par_add_mqe:auto_generated|                                                             ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixeradd:add2|parallel_add:parallel_add_component|par_add_mqe:auto_generated                                                                                                                                                                                                      ; work         ;
;       |mixermult:mult1|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixermult:mult1                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                       ; work         ;
;             |mult_3bn:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component|mult_3bn:auto_generated                                                                                                                                                                                                               ; work         ;
;       |mixermult:mult2|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixermult:mult2                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixermult:mult2|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                       ; work         ;
;             |mult_3bn:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixermult:mult2|lpm_mult:lpm_mult_component|mult_3bn:auto_generated                                                                                                                                                                                                               ; work         ;
;       |mixersub:sub1|                                                                                ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixersub:sub1                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_add_sub:lpm_add_sub_component|                                                         ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                   ; work         ;
;             |add_sub_pmh:auto_generated|                                                             ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component|add_sub_pmh:auto_generated                                                                                                                                                                                                        ; work         ;
;       |mixersub:sub2|                                                                                ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixersub:sub2                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_add_sub:lpm_add_sub_component|                                                         ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixersub:sub2|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                   ; work         ;
;             |add_sub_pmh:auto_generated|                                                             ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|mixer:inst2|mixersub:sub2|lpm_add_sub:lpm_add_sub_component|add_sub_pmh:auto_generated                                                                                                                                                                                                        ; work         ;
;    |modulator:inst3|                                                                                 ; 3801 (387)        ; 125 (125)    ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |8bitbrain|modulator:inst3                                                                                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div0|                                                                              ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 401 (401)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div1|                                                                              ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div1                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 397 (397)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div1|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div2|                                                                              ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div2                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div2|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div2|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 340 (340)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div2|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div3|                                                                              ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 401 (401)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div4|                                                                              ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div4                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div4|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div4|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 397 (397)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div4|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div5|                                                                              ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div5                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div5|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div5|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 340 (340)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div5|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div6|                                                                              ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 401 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 401 (401)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div7|                                                                              ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div7                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 397 (397)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div7|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div8|                                                                              ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div8                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_fem:auto_generated|                                                             ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div8|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_plh:divider|                                                            ; 340 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div8|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_k2f:divider|                                                               ; 340 (340)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div8|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;          |mult_it01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult0|mult_it01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult1                                                                                                                                                                                                                                                                ; work         ;
;          |mult_qt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult1|mult_qt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult2|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult2                                                                                                                                                                                                                                                                ; work         ;
;          |mult_qt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult2|mult_qt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult3|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult3                                                                                                                                                                                                                                                                ; work         ;
;          |mult_it01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult3|mult_it01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult4|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult4                                                                                                                                                                                                                                                                ; work         ;
;          |mult_qt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult4|mult_qt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult5|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult5                                                                                                                                                                                                                                                                ; work         ;
;          |mult_qt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult5|mult_qt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult6|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult6                                                                                                                                                                                                                                                                ; work         ;
;          |mult_it01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult6|mult_it01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult7|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult7                                                                                                                                                                                                                                                                ; work         ;
;          |mult_qt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult7|mult_qt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult8|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult8                                                                                                                                                                                                                                                                ; work         ;
;          |mult_qt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult8|mult_qt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;    |p2s:inst5|                                                                                       ; 28 (28)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|p2s:inst5                                                                                                                                                                                                                                                                                     ; work         ;
;    |s2p:inst|                                                                                        ; 54 (54)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|s2p:inst                                                                                                                                                                                                                                                                                      ; work         ;
;    |sequencer:inst9|                                                                                 ; 154 (99)          ; 73 (39)      ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:Mux12_rtl_0|                                                                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9|altsyncram:Mux12_rtl_0                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_1j01:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9|altsyncram:Mux12_rtl_0|altsyncram_1j01:auto_generated                                                                                                                                                                                                                         ; work         ;
;       |maj7:sequence|                                                                                ; 55 (0)            ; 34 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9|maj7:sequence                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 55 (0)            ; 34 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_pec1:auto_generated|                                                         ; 55 (0)            ; 34 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated                                                                                                                                                                                                  ; work         ;
;                |altsyncram_en82:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1                                                                                                                                                                      ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                           ; 55 (35)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                        ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                               ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                     ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 130 (94)          ; 91 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 273 (1)           ; 453 (0)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 272 (19)          ; 453 (137)    ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 19 (0)            ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;             |lpm_mux:mux|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                |mux_doc:auto_generated|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_doc:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_tps3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tps3:auto_generated                                                                                                                                           ; work         ;
;                |altsyncram_aeq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tps3:auto_generated|altsyncram_aeq1:altsyncram1                                                                                                               ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 67 (67)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 46 (1)            ; 111 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 38 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 38 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 7 (7)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 86 (9)            ; 71 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_0ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ci:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_32j:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_vbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_vbi:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |wavegenerator:inst6|                                                                             ; 1139 (0)          ; 186 (0)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6                                                                                                                                                                                                                                                                           ; work         ;
;       |addrgen:inst6|                                                                                ; 381 (46)          ; 62 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst6                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide0:div1|                                                                          ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1                                                                                                                                                                                                                                            ; work         ;
;             |lpm_divide:lpm_divide_component|                                                        ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                            ; work         ;
;                |lpm_divide_gft:auto_generated|                                                       ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated                                                                                                                                                                              ; work         ;
;                   |sign_div_unsign_q8i:divider|                                                      ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider                                                                                                                                                  ; work         ;
;                      |alt_u_div_8nf:divider|                                                         ; 335 (335)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider                                                                                                                            ; work         ;
;       |addrgen:inst7|                                                                                ; 381 (46)          ; 62 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst7                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide0:div1|                                                                          ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1                                                                                                                                                                                                                                            ; work         ;
;             |lpm_divide:lpm_divide_component|                                                        ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                            ; work         ;
;                |lpm_divide_gft:auto_generated|                                                       ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated                                                                                                                                                                              ; work         ;
;                   |sign_div_unsign_q8i:divider|                                                      ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider                                                                                                                                                  ; work         ;
;                      |alt_u_div_8nf:divider|                                                         ; 335 (335)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider                                                                                                                            ; work         ;
;       |addrgen:inst|                                                                                 ; 377 (46)          ; 62 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide0:div1|                                                                          ; 331 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1                                                                                                                                                                                                                                             ; work         ;
;             |lpm_divide:lpm_divide_component|                                                        ; 331 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                             ; work         ;
;                |lpm_divide_gft:auto_generated|                                                       ; 331 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated                                                                                                                                                                               ; work         ;
;                   |sign_div_unsign_q8i:divider|                                                      ; 331 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider                                                                                                                                                   ; work         ;
;                      |alt_u_div_8nf:divider|                                                         ; 331 (331)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider                                                                                                                             ; work         ;
;       |altsyncram0:inst3|                                                                            ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_u1b1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated                                                                                                                                                                                          ; work         ;
;       |altsyncram0:inst4|                                                                            ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst4                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_u1b1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated                                                                                                                                                                                          ; work         ;
;       |altsyncram0:inst5|                                                                            ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst5                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_u1b1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated                                                                                                                                                                                          ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------+
; sequencer:inst9|altsyncram:Mux12_rtl_0|altsyncram_1j01:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; ROM            ; 512          ; 12           ; --           ; --           ; 6144 ; 8bitbrain.8bitbrain0.rtl.mif ;
; sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ALTSYNCRAM                                                        ; AUTO ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; maj7.mif                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tps3:auto_generated|altsyncram_aeq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608 ; None                         ;
; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; ROM            ; 128          ; 12           ; --           ; --           ; 1536 ; triangle.mif                 ;
; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; ROM            ; 128          ; 12           ; --           ; --           ; 1536 ; triangle.mif                 ;
; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; ROM            ; 128          ; 12           ; --           ; --           ; 1536 ; triangle.mif                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 11          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 22          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 11          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal     ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------+------------------------+
; controller:inst1|diff_btn_vec[2]                   ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[1]                   ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[3]                   ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[5]                   ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[4]                   ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[6]                   ; controller:inst1|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                         ;                        ;
+----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                                                                                                            ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~0  ;    ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~1  ;    ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~2  ;    ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~3  ;    ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~4  ;    ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~5  ;    ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~6  ;    ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~0 ;    ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~1 ;    ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~2 ;    ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~3 ;    ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~4 ;    ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~5 ;    ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~6 ;    ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~0 ;    ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~1 ;    ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~2 ;    ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~3 ;    ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~4 ;    ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~5 ;    ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~6 ;    ;
; Number of logic cells representing combinational loops                                                                                                                     ; 21 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                         ; Reason for Removal                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sequencer:inst9|key[6]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7..8] ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]    ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[4..5] ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]    ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0..2] ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7..8] ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]    ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[4..5] ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]    ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0..2] ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7..8]  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]     ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[4..5]  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]     ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0..2]  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; controller:inst1|arp_mode                                                                                                                                                             ; Merged with controller:inst1|arpmode                                                                                                                        ;
; wavegenerator:inst6|addrgen:inst7|tmp_addr[0]                                                                                                                                         ; Merged with wavegenerator:inst6|addrgen:inst7|addr[0]                                                                                                       ;
; wavegenerator:inst6|addrgen:inst6|tmp_addr[0]                                                                                                                                         ; Merged with wavegenerator:inst6|addrgen:inst6|addr[0]                                                                                                       ;
; wavegenerator:inst6|addrgen:inst|tmp_addr[0]                                                                                                                                          ; Merged with wavegenerator:inst6|addrgen:inst|addr[0]                                                                                                        ;
; modulator:inst3|ctr_ctr[0]                                                                                                                                                            ; Merged with s2p:inst|cs_cnt[0]                                                                                                                              ;
; btn_reg:inst4|cnt[0]                                                                                                                                                                  ; Merged with s2p:inst|cs_cnt[0]                                                                                                                              ;
; btn_reg:inst4|cnt[1]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[1]                                                                                                                      ;
; btn_reg:inst4|cnt[2]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[2]                                                                                                                      ;
; btn_reg:inst4|cnt[3]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[3]                                                                                                                      ;
; btn_reg:inst4|cnt[4]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[4]                                                                                                                      ;
; btn_reg:inst4|cnt[5]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[5]                                                                                                                      ;
; btn_reg:inst4|cnt[6]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[6]                                                                                                                      ;
; btn_reg:inst4|cnt[7]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[7]                                                                                                                      ;
; btn_reg:inst4|cnt[8]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[8]                                                                                                                      ;
; btn_reg:inst4|cnt[9]                                                                                                                                                                  ; Merged with modulator:inst3|ctr_ctr[9]                                                                                                                      ;
; btn_reg:inst4|cnt[10]                                                                                                                                                                 ; Merged with modulator:inst3|ctr_ctr[10]                                                                                                                     ;
; btn_reg:inst4|cnt[11]                                                                                                                                                                 ; Merged with modulator:inst3|ctr_ctr[11]                                                                                                                     ;
; btn_reg:inst4|cnt[12]                                                                                                                                                                 ; Merged with modulator:inst3|ctr_ctr[12]                                                                                                                     ;
; btn_reg:inst4|cnt[13]                                                                                                                                                                 ; Merged with modulator:inst3|ctr_ctr[13]                                                                                                                     ;
; btn_reg:inst4|cnt[14]                                                                                                                                                                 ; Merged with modulator:inst3|ctr_ctr[14]                                                                                                                     ;
; controller:inst1|freq1[12]                                                                                                                                                            ; Merged with controller:inst1|freq1[11]                                                                                                                      ;
; controller:inst1|freq1[11]                                                                                                                                                            ; Merged with controller:inst1|freq1[10]                                                                                                                      ;
; Total Number of Removed Registers = 50                                                                                                                                                ;                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; Total Number of Removed Registers = 17                                                                                                                                                ;                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1210  ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 114   ;
; Number of registers using Asynchronous Clear ; 326   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 639   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; s2p:inst|io_en[4]                                                                                                                                                                     ; 11      ;
; s2p:inst|io_clk_cnt[0]                                                                                                                                                                ; 8       ;
; p2s:inst5|cycle[0]                                                                                                                                                                    ; 3       ;
; p2s:inst5|index[1]                                                                                                                                                                    ; 8       ;
; p2s:inst5|index[0]                                                                                                                                                                    ; 8       ;
; p2s:inst5|index[3]                                                                                                                                                                    ; 3       ;
; s2p:inst|cs_cnt[0]                                                                                                                                                                    ; 5       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[8]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[7]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[6]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[5]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[4]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[3]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[2]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[1]   ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0]   ; 20      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]  ; 22      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]  ; 10      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[8]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[7]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[6]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[5]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[4]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[3]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[2]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[1]  ; 9       ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0]  ; 20      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12] ; 22      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11] ; 10      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10] ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[8]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[7]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[6]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[5]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[4]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[3]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[2]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[1]  ; 9       ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0]  ; 20      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12] ; 22      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11] ; 10      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10] ; 9       ;
; sequencer:inst9|key[0]                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; 2       ;
; Total number of inverted registers = 57                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions               ;
+---------------------------+-------------------------+------+
; Register Name             ; Megafunction            ; Type ;
+---------------------------+-------------------------+------+
; sequencer:inst9|freq1[0]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[1]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[2]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[3]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[4]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[5]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[6]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[7]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[8]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[9]  ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[10] ; sequencer:inst9|Mux12~0 ; ROM  ;
; sequencer:inst9|freq1[11] ; sequencer:inst9|Mux12~0 ; ROM  ;
+---------------------------+-------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |8bitbrain|s2p:inst|cs_cnt[1]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|attack_ctr1[6]                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|attack_ctr2[3]                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|attack_ctr3[6]                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|s2p:inst|io_clk_cnt[2]                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |8bitbrain|s2p:inst|i_ioclk                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|release_ctr1[0]                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|release_ctr2[0]                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|release_ctr3[0]                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|s2p:inst|io_en[1]                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |8bitbrain|sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|decay_ctr1[7]                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|decay_ctr2[0]                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|decay_ctr3[1]                                                                                                                                                             ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|wave1[10]                                                                                                                                                                 ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|wave2[8]                                                                                                                                                                  ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|wave3[0]                                                                                                                                                                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; Yes        ; |8bitbrain|sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |8bitbrain|controller:inst1|prev_str_1[0]                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |8bitbrain|controller:inst1|prev_str_2[0]                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |8bitbrain|controller:inst1|prev_str_3[7]                                                                                                                                                            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |8bitbrain|controller:inst1|freq1[11]                                                                                                                                                                ;
; 18:1               ; 10 bits   ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |8bitbrain|controller:inst1|freq1[9]                                                                                                                                                                 ;
; 27:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |8bitbrain|controller:inst1|trig_vec[2]                                                                                                                                                              ;
; 27:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |8bitbrain|controller:inst1|trig_vec[4]                                                                                                                                                              ;
; 29:1               ; 13 bits   ; 247 LEs       ; 78 LEs               ; 169 LEs                ; Yes        ; |8bitbrain|controller:inst1|freq2[6]                                                                                                                                                                 ;
; 29:1               ; 13 bits   ; 247 LEs       ; 78 LEs               ; 169 LEs                ; Yes        ; |8bitbrain|controller:inst1|freq3[9]                                                                                                                                                                 ;
; 1:1                ; 26 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |8bitbrain|arp_mux:inst12|lpm_mux:lpm_mux_component|mux_j4e:auto_generated|result_node[6]                                                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |8bitbrain|controller:inst1|keyn~202                                                                                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |8bitbrain|controller:inst1|keyn~301                                                                                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |8bitbrain|sequencer:inst9|keyn~74                                                                                                                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |8bitbrain|controller:inst1|keyn~105                                                                                                                                                                 ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |8bitbrain|controller:inst1|keyn~205                                                                                                                                                                 ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |8bitbrain|controller:inst1|keyn~304                                                                                                                                                                 ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |8bitbrain|sequencer:inst9|keyn~77                                                                                                                                                                   ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |8bitbrain|controller:inst1|keyn~107                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~14                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irsr_reg[7]                                                                                                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                         ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                             ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tps3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tps3:auto_generated|altsyncram_aeq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sequencer:inst9|altsyncram:Mux12_rtl_0|altsyncram_1j01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                      ;
; size                   ; 2           ; Signed Integer                                                      ;
; WIDTHR                 ; 13          ; Signed Integer                                                      ;
; SHIFT                  ; 0           ; Signed Integer                                                      ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                             ;
; PIPELINE               ; 0           ; Signed Integer                                                      ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                             ;
; CBXI_PARAMETER         ; par_add_mqe ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+----------------------------------------+
; Parameter Name                                 ; Value      ; Type                                   ;
+------------------------------------------------+------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 12         ; Signed Integer                         ;
; LPM_WIDTHB                                     ; 12         ; Signed Integer                         ;
; LPM_WIDTHP                                     ; 24         ; Signed Integer                         ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                ;
; LATENCY                                        ; 0          ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                ;
; USE_EAB                                        ; OFF        ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 9          ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_3bn   ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                ;
+------------------------------------------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                           ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_pmh ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:inst2|mixeradd:add2|parallel_add:parallel_add_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                      ;
; size                   ; 2           ; Signed Integer                                                      ;
; WIDTHR                 ; 13          ; Signed Integer                                                      ;
; SHIFT                  ; 0           ; Signed Integer                                                      ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                             ;
; PIPELINE               ; 0           ; Signed Integer                                                      ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                             ;
; CBXI_PARAMETER         ; par_add_mqe ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:inst2|mixermult:mult2|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+----------------------------------------+
; Parameter Name                                 ; Value      ; Type                                   ;
+------------------------------------------------+------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 12         ; Signed Integer                         ;
; LPM_WIDTHB                                     ; 12         ; Signed Integer                         ;
; LPM_WIDTHP                                     ; 24         ; Signed Integer                         ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                ;
; LATENCY                                        ; 0          ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                ;
; USE_EAB                                        ; OFF        ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 9          ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_3bn   ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                ;
+------------------------------------------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:inst2|mixersub:sub2|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                           ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_pmh ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_reg:inst4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 15    ; Unsigned Integer                  ;
; m              ; 10    ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; triangle.mif         ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_u1b1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                       ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; triangle.mif         ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_u1b1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                        ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; triangle.mif         ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_u1b1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                        ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp_mux:inst10|LPM_MUX:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------+
; Parameter Name         ; Value      ; Type                                            ;
+------------------------+------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 13         ; Signed Integer                                  ;
; LPM_SIZE               ; 2          ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_j4e    ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                         ;
+------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; maj7.mif             ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_pec1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                         ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                                               ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                                       ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                                               ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                                               ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                                               ;
; width_word              ; 8          ; Untyped                                                                                                                      ;
; numwords                ; 128        ; Untyped                                                                                                                      ;
; widthad                 ; 7          ; Untyped                                                                                                                      ;
; shift_count_bits        ; 4          ; Untyped                                                                                                                      ;
; cvalue                  ; 00000000   ; Untyped                                                                                                                      ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                                      ;
; is_readable             ; 1          ; Untyped                                                                                                                      ;
; node_name               ; 1095913472 ; Untyped                                                                                                                      ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp_mux:inst11|LPM_MUX:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------+
; Parameter Name         ; Value      ; Type                                            ;
+------------------------+------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 13         ; Signed Integer                                  ;
; LPM_SIZE               ; 2          ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_j4e    ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                         ;
+------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp_mux:inst12|LPM_MUX:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------+
; Parameter Name         ; Value      ; Type                                            ;
+------------------------+------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 13         ; Signed Integer                                  ;
; LPM_SIZE               ; 2          ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_j4e    ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                         ;
+------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                       ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 18                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 19                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                              ; Signed Integer ;
; sld_node_crc_hiword                             ; 16618                                                                           ; Untyped        ;
; sld_node_crc_loword                             ; 45905                                                                           ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                               ; Signed Integer ;
; sld_sample_depth                                ; 256                                                                             ; Untyped        ;
; sld_segment_size                                ; 256                                                                             ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                            ; String         ;
; sld_state_bits                                  ; 11                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                               ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                            ; String         ;
; sld_inversion_mask_length                       ; 79                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                ; Untyped         ;
; node_info                ; 0011000000000000011011100000000000001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sequencer:inst9|altsyncram:Mux12_rtl_0 ;
+------------------------------------+------------------------------+---------------------+
; Parameter Name                     ; Value                        ; Type                ;
+------------------------------------+------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped             ;
; OPERATION_MODE                     ; ROM                          ; Untyped             ;
; WIDTH_A                            ; 12                           ; Untyped             ;
; WIDTHAD_A                          ; 9                            ; Untyped             ;
; NUMWORDS_A                         ; 512                          ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped             ;
; WIDTH_B                            ; 1                            ; Untyped             ;
; WIDTHAD_B                          ; 1                            ; Untyped             ;
; NUMWORDS_B                         ; 1                            ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped             ;
; BYTE_SIZE                          ; 8                            ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped             ;
; INIT_FILE                          ; 8bitbrain.8bitbrain0.rtl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped             ;
; ENABLE_ECC                         ; FALSE                        ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone II                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_1j01              ; Untyped             ;
+------------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult8   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div8 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult6   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_it01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div6 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult7   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div7 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult2   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult0   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_it01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult5   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult3   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_it01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult1   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult4   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 11                                                      ;
; Entity Instance                       ; mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                      ;
;     -- LPM_WIDTHB                     ; 12                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; mixer:inst2|mixermult:mult2|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                      ;
;     -- LPM_WIDTHB                     ; 12                                                      ;
;     -- LPM_WIDTHP                     ; 24                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult8                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                      ;
;     -- LPM_WIDTHP                     ; 19                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult6                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                      ;
;     -- LPM_WIDTHP                     ; 20                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult7                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                      ;
;     -- LPM_WIDTHP                     ; 19                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult2                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                      ;
;     -- LPM_WIDTHP                     ; 19                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult0                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                      ;
;     -- LPM_WIDTHP                     ; 20                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult5                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                      ;
;     -- LPM_WIDTHP                     ; 19                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult3                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 12                                                      ;
;     -- LPM_WIDTHP                     ; 20                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult1                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                      ;
;     -- LPM_WIDTHP                     ; 19                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult4                          ;
;     -- LPM_WIDTHA                     ; 8                                                       ;
;     -- LPM_WIDTHB                     ; 11                                                      ;
;     -- LPM_WIDTHP                     ; 19                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                     ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; sequencer:inst9|altsyncram:Mux12_rtl_0                                ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; numer[17..16] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[15..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[5..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; remain        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:inst2|mixersub:sub2"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[12]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:inst2|mixermult:mult2"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:inst2|mixersub:sub1"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[12]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:inst2|mixermult:mult1"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 19                  ; 18               ; 256          ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                 ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                           ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+
; 0              ; ARP         ; 8     ; 128   ; Read/Write ; sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                              ;
+-----------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+
; Name                              ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                            ; Details ;
+-----------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+
; clk                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                          ; N/A     ;
; controller:inst1|diff_play_vec[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[0]~6_wirecell ; N/A     ;
; controller:inst1|diff_play_vec[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[0]~6_wirecell ; N/A     ;
; controller:inst1|diff_play_vec[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[1]~7_wirecell ; N/A     ;
; controller:inst1|diff_play_vec[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[1]~7_wirecell ; N/A     ;
; controller:inst1|diff_play_vec[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[2]~8_wirecell ; N/A     ;
; controller:inst1|diff_play_vec[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[2]~8_wirecell ; N/A     ;
; controller:inst1|diff_play_vec[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[3]~9          ; N/A     ;
; controller:inst1|diff_play_vec[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[3]~9          ; N/A     ;
; controller:inst1|diff_play_vec[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[4]~10         ; N/A     ;
; controller:inst1|diff_play_vec[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[4]~10         ; N/A     ;
; controller:inst1|diff_play_vec[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[5]~11         ; N/A     ;
; controller:inst1|diff_play_vec[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[5]~11         ; N/A     ;
; controller:inst1|diff_trig_vec[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[1]            ; N/A     ;
; controller:inst1|diff_trig_vec[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[1]            ; N/A     ;
; controller:inst1|diff_trig_vec[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[2]            ; N/A     ;
; controller:inst1|diff_trig_vec[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[2]            ; N/A     ;
; controller:inst1|diff_trig_vec[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[3]            ; N/A     ;
; controller:inst1|diff_trig_vec[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[3]            ; N/A     ;
; controller:inst1|diff_trig_vec[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[4]            ; N/A     ;
; controller:inst1|diff_trig_vec[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[4]            ; N/A     ;
; controller:inst1|diff_trig_vec[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[5]            ; N/A     ;
; controller:inst1|diff_trig_vec[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[5]            ; N/A     ;
; controller:inst1|diff_trig_vec[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[6]            ; N/A     ;
; controller:inst1|diff_trig_vec[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_trig_vec[6]            ; N/A     ;
; controller:inst1|pb1              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|p_bend_1                    ; N/A     ;
; controller:inst1|pb1              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|p_bend_1                    ; N/A     ;
; controller:inst1|play_vec[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[0]                 ; N/A     ;
; controller:inst1|play_vec[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[0]                 ; N/A     ;
; controller:inst1|play_vec[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[1]                 ; N/A     ;
; controller:inst1|play_vec[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[1]                 ; N/A     ;
; controller:inst1|play_vec[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[2]                 ; N/A     ;
; controller:inst1|play_vec[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[2]                 ; N/A     ;
; controller:inst1|play_vec[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[3]                 ; N/A     ;
; controller:inst1|play_vec[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[3]                 ; N/A     ;
; controller:inst1|play_vec[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[4]                 ; N/A     ;
; controller:inst1|play_vec[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[4]                 ; N/A     ;
; controller:inst1|play_vec[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[5]                 ; N/A     ;
+-----------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 25 19:55:54 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-arch
    Info: Found entity 1: controller
Info: Found 1 design units, including 1 entities, in source file 8bitbrain.bdf
    Info: Found entity 1: 8bitbrain
Info: Found 2 design units, including 1 entities, in source file s2p.vhd
    Info: Found design unit 1: s2p-arch
    Info: Found entity 1: s2p
Info: Found 2 design units, including 1 entities, in source file mixer.vhd
    Info: Found design unit 1: mixer-arch
    Info: Found entity 1: mixer
Info: Found 2 design units, including 1 entities, in source file p2s.vhd
    Info: Found design unit 1: p2s-arch
    Info: Found entity 1: p2s
Info: Found 2 design units, including 1 entities, in source file addrgen.vhd
    Info: Found design unit 1: addrgen-arch
    Info: Found entity 1: addrgen
Info: Found 2 design units, including 1 entities, in source file modulator.vhd
    Info: Found design unit 1: modulator-arch
    Info: Found entity 1: modulator
Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info: Found design unit 1: lpm_divide0-SYN
    Info: Found entity 1: lpm_divide0
Info: Found 2 design units, including 0 entities, in source file brain_pkg.vhd
    Info: Found design unit 1: brain_pkg
    Info: Found design unit 2: brain_pkg-body
Info: Found 1 design units, including 1 entities, in source file controllertest.bdf
    Info: Found entity 1: controllertest
Info: Found 1 design units, including 1 entities, in source file p2stest.bdf
    Info: Found entity 1: p2stest
Info: Found 2 design units, including 1 entities, in source file btn_reg.vhd
    Info: Found design unit 1: btn_reg-arch
    Info: Found entity 1: btn_reg
Info: Found 2 design units, including 1 entities, in source file mixeradd.vhd
    Info: Found design unit 1: mixeradd-SYN
    Info: Found entity 1: mixeradd
Info: Found 2 design units, including 1 entities, in source file mixermult.vhd
    Info: Found design unit 1: mixermult-SYN
    Info: Found entity 1: mixermult
Info: Found 2 design units, including 1 entities, in source file mixersub.vhd
    Info: Found design unit 1: mixersub-SYN
    Info: Found entity 1: mixersub
Info: Found 2 design units, including 1 entities, in source file asdrmult.vhd
    Info: Found design unit 1: asdrmult-SYN
    Info: Found entity 1: asdrmult
Info: Found 2 design units, including 1 entities, in source file asdrdiv.vhd
    Info: Found design unit 1: asdrdiv-SYN
    Info: Found entity 1: asdrdiv
Info: Found 2 design units, including 1 entities, in source file sequencer.vhd
    Info: Found design unit 1: sequencer-arch
    Info: Found entity 1: sequencer
Info: Found 2 design units, including 1 entities, in source file maj7.vhd
    Info: Found design unit 1: maj7-SYN
    Info: Found entity 1: maj7
Info: Found 2 design units, including 1 entities, in source file arp_mux.vhd
    Info: Found design unit 1: arp_mux-SYN
    Info: Found entity 1: arp_mux
Info: Elaborating entity "8bitbrain" for the top level hierarchy
Info: Elaborating entity "s2p" for hierarchy "s2p:inst"
Info: Elaborating entity "p2s" for hierarchy "p2s:inst5"
Warning (10492): VHDL Process Statement warning at p2s.vhd(30): signal "i_ioclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "mixer" for hierarchy "mixer:inst2"
Info: Elaborating entity "mixeradd" for hierarchy "mixer:inst2|mixeradd:add1"
Info: Elaborating entity "parallel_add" for hierarchy "mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component"
Info: Elaborated megafunction instantiation "mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component"
Info: Instantiated megafunction "mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component" with the following parameter:
    Info: Parameter "width" = "12"
    Info: Parameter "size" = "2"
    Info: Parameter "widthr" = "13"
    Info: Parameter "shift" = "0"
    Info: Parameter "msw_subtract" = "NO"
    Info: Parameter "representation" = "UNSIGNED"
    Info: Parameter "pipeline" = "0"
    Info: Parameter "result_alignment" = "LSB"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "parallel_add"
Info: Found 1 design units, including 1 entities, in source file db/par_add_mqe.tdf
    Info: Found entity 1: par_add_mqe
Info: Elaborating entity "par_add_mqe" for hierarchy "mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component|par_add_mqe:auto_generated"
Info: Elaborating entity "mixermult" for hierarchy "mixer:inst2|mixermult:mult1"
Info: Elaborating entity "lpm_mult" for hierarchy "mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "12"
    Info: Parameter "lpm_widthb" = "12"
    Info: Parameter "lpm_widthp" = "24"
Info: Found 1 design units, including 1 entities, in source file db/mult_3bn.tdf
    Info: Found entity 1: mult_3bn
Info: Elaborating entity "mult_3bn" for hierarchy "mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component|mult_3bn:auto_generated"
Info: Elaborating entity "mixersub" for hierarchy "mixer:inst2|mixersub:sub1"
Info: Elaborating entity "lpm_add_sub" for hierarchy "mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "13"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pmh.tdf
    Info: Found entity 1: add_sub_pmh
Info: Elaborating entity "add_sub_pmh" for hierarchy "mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component|add_sub_pmh:auto_generated"
Info: Elaborating entity "modulator" for hierarchy "modulator:inst3"
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(14): used implicit default value for signal "VASDRout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "controller" for hierarchy "controller:inst1"
Warning (10541): VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal "VASDRld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "VASDRout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "q" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "voice_sel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "VASDR_sel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal "q_ld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal "filtfreq_ld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal "filter_freq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at controller.vhd(124): signal "curbtns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(125): signal "curbtns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable "diff_btn_vec", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable "ch1offset2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable "ch1offset3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable "ch2offset2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable "ch2offset3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable "ch3offset2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable "ch3offset3", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at controller.vhd(306): signal "play_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(306): signal "prev_play_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(308): signal "trig_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(308): signal "prev_trig_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "ch3offset3[0]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset3[1]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset3[2]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset3[3]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset3[4]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset3[5]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset2[0]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset2[1]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset2[2]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset2[3]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset2[4]" at controller.vhd(122)
Info (10041): Inferred latch for "ch3offset2[5]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset3[0]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset3[1]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset3[2]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset3[3]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset3[4]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset3[5]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset2[0]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset2[1]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset2[2]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset2[3]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset2[4]" at controller.vhd(122)
Info (10041): Inferred latch for "ch2offset2[5]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset3[0]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset3[1]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset3[2]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset3[3]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset3[4]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset3[5]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset2[0]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset2[1]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset2[2]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset2[3]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset2[4]" at controller.vhd(122)
Info (10041): Inferred latch for "ch1offset2[5]" at controller.vhd(122)
Info (10041): Inferred latch for "diff_btn_vec[1]" at controller.vhd(122)
Info (10041): Inferred latch for "diff_btn_vec[2]" at controller.vhd(122)
Info (10041): Inferred latch for "diff_btn_vec[3]" at controller.vhd(122)
Info (10041): Inferred latch for "diff_btn_vec[4]" at controller.vhd(122)
Info (10041): Inferred latch for "diff_btn_vec[5]" at controller.vhd(122)
Info (10041): Inferred latch for "diff_btn_vec[6]" at controller.vhd(122)
Info: Elaborating entity "btn_reg" for hierarchy "btn_reg:inst4"
Warning: Using design file wavegenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wavegenerator
Info: Elaborating entity "wavegenerator" for hierarchy "wavegenerator:inst6"
Warning: Pin "voice_sel" not connected
Warning: Using design file altsyncram0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altsyncram0
Info: Elaborating entity "altsyncram0" for hierarchy "wavegenerator:inst6|altsyncram0:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "7"
    Info: Parameter "NUMWORDS_A" = "128"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "triangle.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u1b1.tdf
    Info: Found entity 1: altsyncram_u1b1
Info: Elaborating entity "altsyncram_u1b1" for hierarchy "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated"
Info: Elaborating entity "addrgen" for hierarchy "wavegenerator:inst6|addrgen:inst"
Warning (10036): Verilog HDL or VHDL warning at addrgen.vhd(18): object "none" assigned a value but never read
Info: Elaborating entity "lpm_divide0" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"
Info: Elaborating entity "lpm_divide" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "UNSIGNED"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "13"
    Info: Parameter "lpm_widthn" = "18"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gft.tdf
    Info: Found entity 1: lpm_divide_gft
Info: Elaborating entity "lpm_divide_gft" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf
    Info: Found entity 1: sign_div_unsign_q8i
Info: Elaborating entity "sign_div_unsign_q8i" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8nf.tdf
    Info: Found entity 1: alt_u_div_8nf
Info: Elaborating entity "alt_u_div_8nf" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1"
Info: Elaborating entity "arp_mux" for hierarchy "arp_mux:inst10"
Info: Elaborating entity "LPM_MUX" for hierarchy "arp_mux:inst10|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "arp_mux:inst10|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "arp_mux:inst10|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "13"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_j4e.tdf
    Info: Found entity 1: mux_j4e
Info: Elaborating entity "mux_j4e" for hierarchy "arp_mux:inst10|LPM_MUX:lpm_mux_component|mux_j4e:auto_generated"
Info: Elaborating entity "sequencer" for hierarchy "sequencer:inst9"
Warning (10541): VHDL Signal Declaration warning at sequencer.vhd(14): used implicit default value for signal "freq2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sequencer.vhd(14): used implicit default value for signal "freq3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "maj7" for hierarchy "sequencer:inst9|maj7:sequence"
Info: Elaborating entity "altsyncram" for hierarchy "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component"
Info: Instantiated megafunction "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "maj7.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ARP"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pec1.tdf
    Info: Found entity 1: altsyncram_pec1
Info: Elaborating entity "altsyncram_pec1" for hierarchy "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_en82.tdf
    Info: Found entity 1: altsyncram_en82
Info: Elaborating entity "altsyncram_en82" for hierarchy "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1095913472"
    Info: Parameter "NUMWORDS" = "128"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "7"
Info: Elaborating entity "sld_rom_sr" for hierarchy "sequencer:inst9|maj7:sequence|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tps3.tdf
    Info: Found entity 1: altsyncram_tps3
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aeq1.tdf
    Info: Found entity 1: altsyncram_aeq1
Info: Found 1 design units, including 1 entities, in source file db/mux_doc.tdf
    Info: Found entity 1: mux_doc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf
    Info: Found entity 1: cntr_0ci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_32j.tdf
    Info: Found entity 1: cntr_32j
Info: Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf
    Info: Found entity 1: cntr_vbi
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: Ignored 74 buffer(s)
    Info: Ignored 74 SOFT buffer(s)
Info: Found 8 instances of uninferred RAM logic
    Info: RAM logic "controller:inst1|Ram6" is uninferred due to inappropriate RAM size
    Info: RAM logic "controller:inst1|Ram7" is uninferred due to inappropriate RAM size
    Info: RAM logic "controller:inst1|Ram5" is uninferred due to inappropriate RAM size
    Info: RAM logic "controller:inst1|Ram4" is uninferred due to inappropriate RAM size
    Info: RAM logic "controller:inst1|Ram3" is uninferred due to inappropriate RAM size
    Info: RAM logic "controller:inst1|Ram0" is uninferred due to inappropriate RAM size
    Info: RAM logic "controller:inst1|Ram2" is uninferred due to inappropriate RAM size
    Info: RAM logic "controller:inst1|Ram1" is uninferred due to inappropriate RAM size
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "sequencer:inst9|Mux12~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 9
        Info: Parameter NUMWORDS_A set to 512
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to 8bitbrain.8bitbrain0.rtl.mif
Info: Inferred 18 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div8"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div6"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div7"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div4"
Info: Elaborated megafunction instantiation "sequencer:inst9|altsyncram:Mux12_rtl_0"
Info: Instantiated megafunction "sequencer:inst9|altsyncram:Mux12_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "9"
    Info: Parameter "NUMWORDS_A" = "512"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "8bitbrain.8bitbrain0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1j01.tdf
    Info: Found entity 1: altsyncram_1j01
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_mult:Mult8"
Info: Instantiated megafunction "modulator:inst3|lpm_mult:Mult8" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_qt01.tdf
    Info: Found entity 1: mult_qt01
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_divide:Div8"
Info: Instantiated megafunction "modulator:inst3|lpm_divide:Div8" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf
    Info: Found entity 1: lpm_divide_fem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info: Found entity 1: sign_div_unsign_plh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info: Found entity 1: alt_u_div_k2f
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_mult:Mult6"
Info: Instantiated megafunction "modulator:inst3|lpm_mult:Mult6" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "12"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_it01.tdf
    Info: Found entity 1: mult_it01
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_divide:Div6"
Info: Instantiated megafunction "modulator:inst3|lpm_divide:Div6" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_divide:Div7"
Info: Instantiated megafunction "modulator:inst3|lpm_divide:Div7" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning: Latch controller:inst1|diff_btn_vec[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|diff_btn_vec~1
Warning: Latch controller:inst1|diff_btn_vec[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[1]
Warning: Latch controller:inst1|diff_btn_vec[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[3]
Warning: Latch controller:inst1|diff_btn_vec[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[5]
Warning: Latch controller:inst1|diff_btn_vec[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[4]
Warning: Latch controller:inst1|diff_btn_vec[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[6]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 38 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Warning: Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data_in[6]"
    Warning (15610): No output dependent on input pin "data_in[5]"
    Warning (15610): No output dependent on input pin "data_in[4]"
    Warning (15610): No output dependent on input pin "data_in[3]"
    Warning (15610): No output dependent on input pin "data_in[2]"
    Warning (15610): No output dependent on input pin "data_in[1]"
    Warning (15610): No output dependent on input pin "data_in[0]"
    Warning (15610): No output dependent on input pin "edit_change_rot[1]"
    Warning (15610): No output dependent on input pin "edit_change_rot[0]"
    Warning (15610): No output dependent on input pin "edit_select_rot[1]"
    Warning (15610): No output dependent on input pin "edit_select_rot[0]"
    Warning (15610): No output dependent on input pin "wave_bank_rot[1]"
    Warning (15610): No output dependent on input pin "wave_bank_rot[0]"
    Warning (15610): No output dependent on input pin "waveform_rot[1]"
    Warning (15610): No output dependent on input pin "waveform_rot[0]"
Info: Implemented 8313 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 7 output pins
    Info: Implemented 8178 logic cells
    Info: Implemented 74 RAM segments
    Info: Implemented 22 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Thu Mar 25 19:57:16 2010
    Info: Elapsed time: 00:01:22
    Info: Total CPU time (on all processors): 00:01:19


