// Seed: 3030536646
module module_0;
endmodule
module module_1 (
    input  wor  id_0,
    output wor  id_1,
    input  tri1 id_2
);
  assign id_1 = 1'd0;
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire module_2,
    input wire id_7
    , id_24,
    output wor id_8,
    output wor id_9,
    output tri1 id_10,
    input wand id_11,
    output tri id_12,
    output supply0 id_13,
    input tri0 id_14,
    input tri1 id_15
    , id_25,
    input uwire id_16,
    input logic id_17,
    input wire id_18,
    input wand id_19,
    output uwire id_20,
    input wire id_21,
    output tri1 id_22
);
  initial begin : LABEL_0
    id_25 <= id_17;
  end
  and primCall (
      id_10,
      id_11,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_24,
      id_25,
      id_3,
      id_4,
      id_5,
      id_7
  );
  module_0 modCall_1 ();
  wor id_26 = 1;
endmodule
