# ALU (Arithmetic Logic Unit)

This project implements an 8-bit Arithmetic Logic Unit (ALU) in Verilog using ModelSim.
## ğŸ› ï¸ Features

- Supported operations:
  - Addition
  - Subtraction
  - Multiplication
  - Division
  - Logical Shift Left/Right
  - Rotate Left/Right
  - AND/NAND
  - OR/NOR
  - XOR/XNOR
  - Greater than/Equal to Comparison
- Zero & Carry Out Flags

## ğŸ“ Contents

`ALU_8bit.v` â€“ Verilog RTL code for the ALU <br>
`ALU_8bit_tb.v` â€“ Testbench for verifying the ALU functionality <br>
`ALUopwave.png` â€“ Screenshot of simulation waveform output <br>
`README.md` â€“ This file

