create_clock -period 6.000 -name clk -waveform {0.000 3.000} -add [get_ports clk]

set_property SLEW SLOW [get_ports {cpu_data[7]}]
set_property SLEW SLOW [get_ports {cpu_data[6]}]
set_property SLEW SLOW [get_ports {cpu_data[5]}]
set_property SLEW SLOW [get_ports {cpu_data[4]}]
set_property SLEW SLOW [get_ports {cpu_data[3]}]
set_property SLEW SLOW [get_ports {cpu_data[2]}]
set_property SLEW SLOW [get_ports {cpu_data[1]}]
set_property SLEW SLOW [get_ports {cpu_data[0]}]
set_property PACKAGE_PIN V15 [get_ports {cpu_address[7]}]
set_property PACKAGE_PIN V16 [get_ports {cpu_address[6]}]
set_property PACKAGE_PIN U17 [get_ports {cpu_address[5]}]
set_property PACKAGE_PIN U18 [get_ports {cpu_address[4]}]
set_property PACKAGE_PIN U16 [get_ports {cpu_address[3]}]
set_property PACKAGE_PIN V17 [get_ports {cpu_address[2]}]
set_property PACKAGE_PIN T11 [get_ports {cpu_address[1]}]
set_property PACKAGE_PIN U11 [get_ports {cpu_address[0]}]
set_property PACKAGE_PIN L13 [get_ports {cpu_data[7]}]
set_property PACKAGE_PIN M13 [get_ports {cpu_data[6]}]
set_property PACKAGE_PIN R18 [get_ports {cpu_data[5]}]
set_property PACKAGE_PIN T18 [get_ports {cpu_data[4]}]
set_property PACKAGE_PIN N14 [get_ports {cpu_data[3]}]
set_property PACKAGE_PIN P14 [get_ports {cpu_data[2]}]
set_property PACKAGE_PIN N17 [get_ports {cpu_data[1]}]
set_property PACKAGE_PIN P18 [get_ports {cpu_data[0]}]
set_property PACKAGE_PIN V11 [get_ports {memory_address[7]}]
set_property PACKAGE_PIN U14 [get_ports {memory_address[6]}]
set_property PACKAGE_PIN V14 [get_ports {memory_address[5]}]
set_property PACKAGE_PIN T13 [get_ports {memory_address[4]}]
set_property PACKAGE_PIN U13 [get_ports {memory_address[3]}]
set_property PACKAGE_PIN T9 [get_ports {memory_address[2]}]
set_property PACKAGE_PIN T10 [get_ports {memory_address[1]}]
set_property PACKAGE_PIN R10 [get_ports {memory_address[0]}]
set_property PACKAGE_PIN P17 [get_ports {memory_data[7]}]
set_property PACKAGE_PIN R17 [get_ports {memory_data[6]}]
set_property PACKAGE_PIN P15 [get_ports {memory_data[5]}]
set_property PACKAGE_PIN R15 [get_ports {memory_data[4]}]
set_property PACKAGE_PIN T14 [get_ports {memory_data[3]}]
set_property PACKAGE_PIN T15 [get_ports {memory_data[2]}]
set_property PACKAGE_PIN R16 [get_ports {memory_data[1]}]
set_property PACKAGE_PIN T16 [get_ports {memory_data[0]}]
set_property PACKAGE_PIN V10 [get_ports busy]
set_property PACKAGE_PIN N15 [get_ports clk]
set_property PACKAGE_PIN V12 [get_ports mem_en]
set_property PACKAGE_PIN U12 [get_ports out_en]
set_property PACKAGE_PIN N16 [get_ports rd_wrn]
set_property PACKAGE_PIN M17 [get_ports rst]
set_property PACKAGE_PIN M16 [get_ports start]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_address[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_address[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_address[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_address[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_address[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_address[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_address[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_address[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_data[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_data[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_data[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_data[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_data[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_data[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_data[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cpu_data[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_address[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_address[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_address[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_address[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_address[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_address[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_address[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_address[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_data[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_data[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_data[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_data[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_data[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_data[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_data[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memory_data[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports busy]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports mem_en]
set_property IOSTANDARD LVCMOS18 [get_ports out_en]
set_property IOSTANDARD LVCMOS18 [get_ports rd_wrn]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property IOSTANDARD LVCMOS18 [get_ports start]
