

================================================================
== Vitis HLS Report for 'needwun_Pipeline_pad_b'
================================================================
* Date:           Sat Oct  4 21:45:14 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.004 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_b   |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      84|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln88_1_fu_113_p2   |         +|   0|  0|  39|          32|           2|
    |add_ln88_fu_96_p2      |         +|   0|  0|  16|           9|           1|
    |icmp_ln88_1_fu_107_p2  |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln88_fu_81_p2     |      icmp|   0|  0|  18|          32|           9|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  84|          82|          22|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_b_str_idx_0_load  |   9|          2|   32|         64|
    |b_str_idx_0_fu_36                  |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  27|          6|   65|        130|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |b_str_idx_0_fu_36  |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  34|   0|   34|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_b|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_b|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_b|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_b|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_b|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_pad_b|  return value|
|trunc_ln3          |   in|   32|     ap_none|               trunc_ln3|        scalar|
|alignedB_address0  |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_ce0       |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_we0       |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_d0        |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_address1  |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_ce1       |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_we1       |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_d1        |  out|    8|   ap_memory|                alignedB|         array|
+-------------------+-----+-----+------------+------------------------+--------------+

