// Seed: 1596807628
module module_0;
  wire id_2;
  assign module_1.id_7 = 0;
  assign id_2 = id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    input logic id_0,
    input tri1  id_1
);
  wire id_3;
  logic [7:0] id_4;
  assign id_4[1] = id_4;
  module_0 modCall_1 ();
  if (id_4) begin : LABEL_0
    begin : LABEL_0
      supply0 id_5;
      id_6(
          .id_0(1), .id_1(1), .id_2((id_7) && 1), .id_3(1 - 0), .id_4("")
      );
      assign id_5 = 1;
      initial id_7 <= id_0;
    end
  end
endmodule
