statist static time analysi tz kim brune digit electron electron design autom formal method convent static time analysi sta stock analysi algorithm design digit circuit year year increas variat semiconductor devic interconnect introduc number issu handl tradit determinist sta led consider statist static time analysi replac normal determinist time gate interconnect probabl distribut distribut circuit outcom singl outcom sta popular fashion determinist sta popular good reason requir vector path time linear circuit size basic algorithm result conserv typic fairli simpl librari typic delay output slope function input slope output load easi extend increment oper optim limit convent sta sta success number limit easili handl withindi correl spatial correl includ corner handl case random variat order conserv time pessimist result competit product chang address correl problem cppr common path pessim remov basic algorithm slower linear time nonincrement ssta attack limit directli ssta sensit find correl delay correl comput add statist distribut delay interestingli technic reason determist sta enhanc handl correl sensit keep vector senstiv ssta histor big burden add sta clear need ssta complain critic ssta altern propos method ssta main categori ssta algorithm pathbas blockbas method pathbas algorithm sum gate wire delay specif path statist calcul simpl path interest identifi prior run analysi potenti path relev analyz path select blockbas algorithm gener arriv time requir time node work forward backward clock element advantag complet path select biggest problem statist max min oper consid correl need hard technic problem critic ssta number critic level ssta complex realist nongaussian distribut hard coupl optim flow algorithm hard data algorithm data timevari unreli serious custom fab restrict chang fab chang statist properti process benefit small compar enhanc determinist sta take account sensit correl static time analysi refer orshanski keutzer gener probabilist framework worst case time analysi design autom confer proceed iss visweswariah ravindran kalafala walker sg narayan beec dk piaget venkateswaran hemmett jg firstord increment blockbas statist time analysi ieee transact computeraid design integr circuit system iss oct noel menez good bad statist ispd