// Seed: 3563397521
macromodule module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output wor id_2,
    input wand id_3,
    output wand id_4,
    output wand id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    id_39,
    input wire id_12,
    input wand id_13,
    input supply1 id_14,
    input tri id_15,
    output supply1 id_16,
    output uwire id_17,
    input supply0 id_18,
    input wor id_19,
    input tri1 id_20,
    output uwire id_21,
    output tri1 id_22,
    input tri id_23,
    output uwire id_24,
    output tri id_25,
    output supply1 id_26,
    output wire id_27,
    output supply1 id_28,
    input tri0 id_29,
    output uwire id_30,
    output uwire id_31,
    input tri1 id_32,
    output supply1 id_33,
    input wand id_34,
    output supply0 id_35,
    input tri id_36,
    input tri id_37
);
  parameter id_40 = 1;
  wire id_41;
  wire id_42;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    inout uwire id_1,
    id_7,
    output supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_1,
      id_5,
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_5,
      id_1,
      id_1,
      id_5,
      id_3,
      id_3,
      id_5,
      id_0,
      id_4,
      id_3,
      id_1,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1,
      id_4,
      id_3,
      id_3,
      id_4,
      id_2,
      id_1,
      id_2,
      id_5,
      id_4
  );
  wire id_9;
endmodule
