<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Assertions</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Assertions</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<br clear=all>
<div class="ui-layout-west">
<b>Assertions by Category</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>42</td><td>0</td><td>0</td></tr>
<tr class="wht"><td class="lf">Category 0</td><td>42</td><td>0</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Assertions by Severity</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>42</td><td>0</td><td>0</td></tr>
<tr class="wht"><td class="lf">Severity 0</td><td>42</td><td>0</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Summary for Assertions</b><table class="noborder">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> </td><td>NUMBER</td><td>PERCENT</td>
<tr class="wht"><td class="lf">Total Number</td><td>42</td><td>100.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_no_covr">Uncovered</a></td><td>3</td><td>7.14</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_succ">Success</a></td><td>39</td><td>92.86</td></tr>
<tr class="wht"><td class="lf">Failure</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Incomplete</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_no_attp">Without Attempts</a></td><td>3</td><td>7.14</td></tr>
</table>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<hr>
<br clear=all>
<b>Detail Report for Assertions</b><br clear=all>
<br clear=all>
Assertions Uncovered:<a name="tag_ast_no_covr"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_comms_tests_sequence_pkg.\CommsTestsSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::run_part4_pps_tests .PPSAllowedPlusRATS.ourCIDNotChanged" title="mod25.html#2137363639" href="mod25.html#2137363639">comms_tests_sequence_pkg.\CommsTestsSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::run_part4_pps_tests .PPSAllowedPlusRATS.ourCIDNotChanged</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/comms_tests_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/comms_tests_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_specific_target_sequence_pkg.\SpecificTargetSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::verify_resend_last .resendLastAsExpected" title="mod19.html#1491937855" href="mod19.html#1491937855">specific_target_sequence_pkg.\SpecificTargetSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::verify_resend_last .resendLastAsExpected</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/specific_target_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/specific_target_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_tx_byte_transaction_pkg.\TxByteTransaction::append_crc .fullBytes" title="mod31.html#1118549706" href="mod31.html#1118549706">tx_byte_transaction_pkg.\TxByteTransaction::append_crc .fullBytes</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/tx_byte_transaction.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/tx_byte_transaction.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Success:<a name="tag_ast_succ"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::check_state .isActive" title="mod6.html#405619706" href="mod6.html#405619706">initialisation_tb.\InitCommsTbSequence::check_state .isActive</a>
</td><td>0</td><td>0</td><td class="s9">5182</td><td class="s9">5182</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::check_state .isActiveStar" title="mod6.html#685850120" href="mod6.html#685850120">initialisation_tb.\InitCommsTbSequence::check_state .isActiveStar</a>
</td><td>0</td><td>0</td><td class="s9">3649</td><td class="s9">3649</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::check_state .isHalt" title="mod6.html#1620709183" href="mod6.html#1620709183">initialisation_tb.\InitCommsTbSequence::check_state .isHalt</a>
</td><td>0</td><td>0</td><td class="s9">13836</td><td class="s9">13836</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::check_state .isIdle" title="mod6.html#380723028" href="mod6.html#380723028">initialisation_tb.\InitCommsTbSequence::check_state .isIdle</a>
</td><td>0</td><td>0</td><td class="s9">13335</td><td class="s9">13335</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::check_state .isProtocol1" title="mod6.html#1106864825" href="mod6.html#1106864825">initialisation_tb.\InitCommsTbSequence::check_state .isProtocol1</a>
</td><td>0</td><td>0</td><td class="s9">1000</td><td class="s9">1000</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::check_state .isProtocol2" title="mod6.html#1013422374" href="mod6.html#1013422374">initialisation_tb.\InitCommsTbSequence::check_state .isProtocol2</a>
</td><td>0</td><td>0</td><td class="s9">11000</td><td class="s9">11000</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::check_state .isReady" title="mod6.html#1287933" href="mod6.html#1287933">initialisation_tb.\InitCommsTbSequence::check_state .isReady</a>
</td><td>0</td><td>0</td><td class="s9">12499</td><td class="s9">12499</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::check_state .isReadyStar" title="mod6.html#823532235" href="mod6.html#823532235">initialisation_tb.\InitCommsTbSequence::check_state .isReadyStar</a>
</td><td>0</td><td>0</td><td class="s9">10947</td><td class="s9">10947</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.\InitCommsTbSequence::sequence_callback .ecRecevied.crcAsExpecetd" title="mod6.html#722965142" href="mod6.html#722965142">initialisation_tb.\InitCommsTbSequence::sequence_callback .ecRecevied.crcAsExpecetd</a>
</td><td>0</td><td>0</td><td class="s9">32277</td><td class="s9">32277</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.dut.acSelSizeChecks.acSelSize" title="mod4.html#564599400" href="mod4.html#564599400">initialisation_tb.dut.acSelSizeChecks.acSelSize</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.dut.acSelSizeChecks.nvbSize" title="mod4.html#1823562326" href="mod4.html#1823562326">initialisation_tb.dut.acSelSizeChecks.nvbSize</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.dut.acSelSizeChecks.uidDataSize" title="mod4.html#1849825302" href="mod4.html#1849825302">initialisation_tb.dut.acSelSizeChecks.uidDataSize</a>
</td><td>0</td><td>0</td><td class="s9">1</td><td class="s9">1</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/iso14443_3a/initialisation.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.routingSignals" title="mod6.html#1063235507" href="mod6.html#1063235507">initialisation_tb.routingSignals</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">18806735</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rtsStaysLowDuringRx" title="mod6.html#1852736822" href="mod6.html#1852736822">initialisation_tb.rtsStaysLowDuringRx</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">66412</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rtsStaysLowUntilNextEOC" title="mod6.html#757925355" href="mod6.html#757925355">initialisation_tb.rtsStaysLowUntilNextEOC</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">32278</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface.useAsserts.dataValidOnlyOneTick" title="mod2.html#507406260" href="mod2.html#507406260">initialisation_tb.rx_iface.useAsserts.dataValidOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">282564</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface.useAsserts.eocOnlyOneTick" title="mod2.html#175285549" href="mod2.html#175285549">initialisation_tb.rx_iface.useAsserts.eocOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">66412</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface.useAsserts.errorOnlyOneTick" title="mod2.html#2068985506" href="mod2.html#2068985506">initialisation_tb.rx_iface.useAsserts.errorOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">1834</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid" title="mod2.html#1400296900" href="mod2.html#1400296900">initialisation_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">18806735</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface.useAsserts.signalsInReset" title="mod2.html#1506659854" href="mod2.html#1506659854">initialisation_tb.rx_iface.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">20235</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface.useAsserts.socOnlyOneTick" title="mod2.html#207953823" href="mod2.html#207953823">initialisation_tb.rx_iface.useAsserts.socOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">66412</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface_bits.useAsserts.dataValidOnlyOneTick" title="mod2.html#1109034383" href="mod2.html#1109034383">initialisation_tb.rx_iface_bits.useAsserts.dataValidOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">2249025</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface_bits.useAsserts.eocOnlyOneTick" title="mod2.html#944357528" href="mod2.html#944357528">initialisation_tb.rx_iface_bits.useAsserts.eocOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">66412</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface_bits.useAsserts.errorOnlyOneTick" title="mod2.html#1392340217" href="mod2.html#1392340217">initialisation_tb.rx_iface_bits.useAsserts.errorOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">1834</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid" title="mod2.html#602974623" href="mod2.html#602974623">initialisation_tb.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">18806735</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface_bits.useAsserts.signalsInReset" title="mod2.html#194640983" href="mod2.html#194640983">initialisation_tb.rx_iface_bits.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">20235</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.rx_iface_bits.useAsserts.socOnlyOneTick" title="mod2.html#1889796762" href="mod2.html#1889796762">initialisation_tb.rx_iface_bits.useAsserts.socOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">66412</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/rx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.tagActive" title="mod6.html#1540307640" href="mod6.html#1540307640">initialisation_tb.tagActive</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">18806735</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.txAppendCRCOnlyOnPosedgeDataValid" title="mod6.html#569225018" href="mod6.html#569225018">initialisation_tb.txAppendCRCOnlyOnPosedgeDataValid</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">17662</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/initialisation_tb.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.tx_iface.useAsserts.reqOnlyOneTick" title="mod5.html#1755043567" href="mod5.html#1755043567">initialisation_tb.tx_iface.useAsserts.reqOnlyOneTick</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">59700</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle" title="mod5.html#2053068350" href="mod5.html#2053068350">initialisation_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">91432</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_initialisation_tb.tx_iface.useAsserts.signalsInReset" title="mod5.html#2123731991" href="mod5.html#2123731991">initialisation_tb.tx_iface.useAsserts.signalsInReset</a>
</td><td>0</td><td>0</td><td class="s9">18806735</td><td class="s9">20235</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../rtl/interfaces/tx_interface.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_rx_byte_transaction_pkg.\RxByteTransaction::append_crc .fullBytes" title="mod3.html#1056510090" href="mod3.html#1056510090">rx_byte_transaction_pkg.\RxByteTransaction::append_crc .fullBytes</a>
</td><td>0</td><td>0</td><td class="s9">25725</td><td class="s9">25725</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/rx_byte_transaction.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/rx_byte_transaction.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_rx_iface_driver_pkg.\RxIfaceDriver#(rx_interface#(1'b0,1'b1),rx_bit_transaction_pkg::RxBitTransaction)::process .errorSentAsExpected" title="mod13.html#256073228" href="mod13.html#256073228">rx_iface_driver_pkg.\RxIfaceDriver#(rx_interface#(1'b0,1'b1),rx_bit_transaction_pkg::RxBitTransaction)::process .errorSentAsExpected</a>
</td><td>0</td><td>0</td><td class="s9">66412</td><td class="s9">66412</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/drivers/rx_iface_driver.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/drivers/rx_iface_driver.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::send_ac .uidBitsNot32" title="mod23.html#1459766109" href="mod23.html#1459766109">sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::send_ac .uidBitsNot32</a>
</td><td>0</td><td>0</td><td class="s9">4709</td><td class="s9">4709</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::verify_no_reply .noReply" title="mod23.html#2075951985" href="mod23.html#2075951985">sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::verify_no_reply .noReply</a>
</td><td>0</td><td>0</td><td class="s9">34135</td><td class="s9">34135</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::verify_trans .transAsExpected" title="mod23.html#1264671108" href="mod23.html#1264671108">sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::verify_trans .transAsExpected</a>
</td><td>0</td><td>0</td><td class="s9">32277</td><td class="s9">32277</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::wait_for_reply .replyReceived" title="mod23.html#1206971347" href="mod23.html#1206971347">sequence_pkg.\Sequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::wait_for_reply .replyReceived</a>
</td><td>0</td><td>0</td><td class="s9">66412</td><td class="s9">66412</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_tx_byte_iface_monitor_pkg.\TxByteIfaceMonitor::sample_data .notFirstByte.fullByte" title="mod7.html#1119477933" href="mod7.html#1119477933">tx_byte_iface_monitor_pkg.\TxByteIfaceMonitor::sample_data .notFirstByte.fullByte</a>
</td><td>0</td><td>0</td><td class="s9">27423</td><td class="s9">27423</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/monitors/tx_byte_iface_monitor.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/monitors/tx_byte_iface_monitor.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Without Attempts:<a name="tag_ast_no_attp"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_comms_tests_sequence_pkg.\CommsTestsSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::run_part4_pps_tests .PPSAllowedPlusRATS.ourCIDNotChanged" title="mod25.html#2137363639" href="mod25.html#2137363639">comms_tests_sequence_pkg.\CommsTestsSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::run_part4_pps_tests .PPSAllowedPlusRATS.ourCIDNotChanged</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/comms_tests_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/comms_tests_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_specific_target_sequence_pkg.\SpecificTargetSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::verify_resend_last .resendLastAsExpected" title="mod19.html#1491937855" href="mod19.html#1491937855">specific_target_sequence_pkg.\SpecificTargetSequence#(rx_bit_transaction_pkg::RxBitTransaction,tx_byte_transaction_pkg::TxByteTransaction,transaction_generator_pkg::TransactionGenerator,rx_transaction_converter_pkg::RxByteToBitTransactionConverter,tx_transaction_converter_pkg::TxByteToByteTransactionConverter,rx_bit_iface_driver_pkg::RxBitIfaceDriver,tx_byte_iface_monitor_pkg::TxByteIfaceMonitor)::verify_resend_last .resendLastAsExpected</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/specific_target_sequence.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/sequences/specific_target_sequence.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_tx_byte_transaction_pkg.\TxByteTransaction::append_crc .fullBytes" title="mod31.html#1118549706" href="mod31.html#1118549706">tx_byte_transaction_pkg.\TxByteTransaction::append_crc .fullBytes</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/tx_byte_transaction.sv" href="javascript:void(0);" onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/bfms/transactions/tx_byte_transaction.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#tag_ast_no_covr">Assertions Uncovered</a>    </li>
    <li>
      <a href="#tag_ast_succ">Assertions Success</a>    </li>
    <li>
      <a href="#tag_ast_no_attp">Assertions Without Attempts</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
