// Seed: 2607643120
module module_0 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2
    , id_4, id_5
);
  if (1) begin : LABEL_0
    assign id_2 = 1'h0;
  end
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    output wand id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    input logic id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output wire id_10
);
  always repeat (1) id_1 <= #1 id_6;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
