Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FPGen
Version: M-2016.12-SP5
Date   : Mon Sep 10 22:40:51 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: FMA/add_pipe/stages_reg[0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FMA/inc_pipe/stages_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPGen              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FMA/add_pipe/stages_reg[0][13]/CK (DFFR_X1)             0.00       0.00 r
  FMA/add_pipe/stages_reg[0][13]/QN (DFFR_X1)             0.07       0.07 r
  U5291/ZN (INV_X1)                                       0.02       0.09 f
  U5292/ZN (XNOR2_X1)                                     0.06       0.14 f
  U4608/Z (BUF_X2)                                        0.05       0.19 f
  U4607/ZN (INV_X2)                                       0.07       0.26 r
  U5106/ZN (XNOR2_X1)                                     0.08       0.34 r
  U4772/ZN (XNOR2_X1)                                     0.07       0.41 r
  U5704/ZN (XNOR2_X1)                                     0.08       0.49 r
  U5706/ZN (NAND2_X1)                                     0.04       0.53 f
  U5707/ZN (OAI21_X1)                                     0.04       0.57 r
  U5709/ZN (NAND2_X1)                                     0.03       0.60 f
  U5710/ZN (OAI21_X1)                                     0.04       0.64 r
  U5712/ZN (NAND2_X1)                                     0.04       0.68 f
  U4286/ZN (NOR2_X2)                                      0.06       0.74 r
  U5747/ZN (NAND2_X1)                                     0.04       0.77 f
  U4900/ZN (NOR2_X1)                                      0.05       0.82 r
  U5827/ZN (NAND2_X1)                                     0.03       0.86 f
  U5828/ZN (INV_X1)                                       0.03       0.89 r
  U5829/ZN (NAND2_X1)                                     0.03       0.92 f
  U6189/ZN (OAI21_X1)                                     0.04       0.97 r
  U6190/ZN (INV_X1)                                       0.03       1.00 f
  U7972/ZN (INV_X1)                                       0.04       1.04 r
  U6359/ZN (NAND2_X1)                                     0.04       1.08 f
  U4599/ZN (OAI21_X1)                                     0.05       1.13 r
  U6362/ZN (INV_X1)                                       0.02       1.15 f
  U6364/ZN (OAI21_X1)                                     0.04       1.19 r
  U6365/ZN (AOI21_X1)                                     0.03       1.22 f
  U6370/ZN (XNOR2_X1)                                     0.06       1.27 f
  U5264/Z (BUF_X1)                                        0.04       1.32 f
  U7700/ZN (NAND2_X1)                                     0.03       1.35 r
  U7925/ZN (INV_X1)                                       0.03       1.38 f
  U5055/ZN (NAND2_X1)                                     0.03       1.40 r
  U5054/ZN (NAND2_X1)                                     0.02       1.43 f
  U7927/ZN (NAND2_X1)                                     0.04       1.46 r
  U7928/ZN (NOR2_X1)                                      0.03       1.49 f
  U7929/ZN (OAI21_X1)                                     0.04       1.53 r
  U4959/Z (BUF_X2)                                        0.07       1.60 r
  U8571/ZN (NAND4_X1)                                     0.05       1.65 f
  FMA/inc_pipe/stages_reg[0][23]/D (DFFR_X1)              0.01       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  FMA/inc_pipe/stages_reg[0][23]/CK (DFFR_X1)             0.00       0.50 r
  library setup time                                     -0.04       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


1
 
****************************************
Report : area
Design : FPGen
Version: M-2016.12-SP5
Date   : Mon Sep 10 22:40:51 2018
****************************************

Library(s) Used:

    NangateOpenCellLibrary (File: /tools/library/Nangate45/NG45nm.db)

Number of ports:                          146
Number of nets:                          9584
Number of cells:                         8990
Number of combinational cells:           8212
Number of sequential cells:               778
Number of macros/black boxes:               0
Number of buf/inv:                       1423
Number of references:                      59

Combinational area:               8884.931985
Buf/Inv area:                      824.068005
Noncombinational area:            4138.960134
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 13023.892119
Total area:                 undefined
1
 
****************************************
Report : power
        -analysis_effort low
Design : FPGen
Version: M-2016.12-SP5
Date   : Mon Sep 10 22:40:51 2018
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /tools/library/Nangate45/NG45nm.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
FPGen                  5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  12.3382 mW   (87%)
  Net Switching Power  =   1.8643 mW   (13%)
                         ---------
Total Dynamic Power    =  14.2024 mW  (100%)

Cell Leakage Power     = 285.2870 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.1091e+04          288.0013        6.3885e+04        1.1443e+04  (  78.98%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2475e+03        1.5763e+03        2.2140e+05        3.0452e+03  (  21.02%)
--------------------------------------------------------------------------------------------------
Total          1.2338e+04 uW     1.8643e+03 uW     2.8529e+05 nW     1.4488e+04 uW
1
