<!doctype html><html lang=zh-tw dir=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>[VHDL] HDLbits 2 - Verilog Language | Rain Hu's Workspace</title><meta name=keywords content="VHDL,Programming,Verilog,HDLbits"><meta name=description content="Verilog tutorial"><meta name=author content="Rain Hu"><link rel=canonical href=https://intervalrain.github.io/><meta name=google-site-verification content="XYZabc"><meta name=msvalidate.01 content="XYZabc"><link crossorigin=anonymous href=/assets/css/stylesheet.4c6c0beaf1dfe52cd0f712a5896ac127e66fd064cfc598e04750f496d470699e.css integrity="sha256-TGwL6vHf5SzQ9xKliWrBJ+Zv0GTPxZjgR1D0ltRwaZ4=" rel="preload stylesheet" as=style><link rel=icon href=https://intervalrain.github.io/images/rain.png><link rel=icon type=image/png sizes=16x16 href=https://intervalrain.github.io/images/rain.png><link rel=icon type=image/png sizes=32x32 href=https://intervalrain.github.io/images/rain.png><link rel=apple-touch-icon href=https://intervalrain.github.io/images/rain.png><link rel=mask-icon href=https://intervalrain.github.io/images/rain.png><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=zh-tw href=https://intervalrain.github.io/verilog/hdlbits2/><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--code-block-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/katex.min.css integrity=sha384-zTROYFVGOfTw7JV7KUu8udsvW2fx4lWOsCEDqhBreBwlHI4ioVRtmIvEThzJHGET crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/katex.min.js integrity=sha384-GxNFqL3r9uRJQhR+47eDxuPoNE7yLftQM8LcxzgS4HT73tp970WS/wV5p8UzCOmb crossorigin=anonymous></script><script defer src=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/contrib/auto-render.min.js integrity=sha384-vZTG03m+2yp6N6BNi5iM4rW4oIwk5DfcNdFfxkk9ZWpDriOkXX8voJBFrAO7MpVl crossorigin=anonymous onload=renderMathInElement(document.body)></script><script src=https://utteranc.es/client.js repo=intervalrain.github.io issue-term=pathname label=Comment theme=github-light crossorigin=anonymous async></script><meta property="og:url" content="https://intervalrain.github.io/verilog/hdlbits2/"><meta property="og:site_name" content="Rain Hu's Workspace"><meta property="og:title" content="[VHDL] HDLbits 2 - Verilog Language"><meta property="og:description" content="Verilog tutorial"><meta property="og:locale" content="zh-tw"><meta property="og:type" content="article"><meta property="article:section" content="verilog"><meta property="article:published_time" content="2022-05-28T00:10:20+08:00"><meta property="article:modified_time" content="2022-05-28T00:10:20+08:00"><meta property="article:tag" content="VHDL"><meta property="article:tag" content="Programming"><meta property="article:tag" content="Verilog"><meta property="article:tag" content="HDLbits"><meta property="og:image" content="https://intervalrain.github.io/images/cover.jpg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://intervalrain.github.io/images/cover.jpg"><meta name=twitter:title content="[VHDL] HDLbits 2 - Verilog Language"><meta name=twitter:description content="Verilog tutorial"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Verilogs","item":"https://intervalrain.github.io/verilog/"},{"@type":"ListItem","position":2,"name":"[VHDL] HDLbits 2 - Verilog Language","item":"https://intervalrain.github.io/verilog/hdlbits2/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"[VHDL] HDLbits 2 - Verilog Language","name":"[VHDL] HDLbits 2 - Verilog Language","description":"Verilog tutorial","keywords":["VHDL","Programming","Verilog","HDLbits"],"articleBody":"1. Getting Started\n2. Verilog Language\n3. Circuits\n4. Verification: Reading Simulations\n5. Verification: Writing Testbenches\n6. CS450\n2 Verilog Language 2.1 Basics wire Create a module with one input and ont output that behaves like a wire module top_module( input in, output out); assign out = in; endmodule multi-in-out Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections: module top_module( input a,b,c, output w,x,y,z ); assign w = a; assign x = b; assign y = b; assign z = c; endmodule not gate Create a module that implements a NOT gate. module top_module( input in, output out ); assign out = ~in; endmodule and gate Create a module that implments an AND gate. module top_module( input a,b, output out ); assign out = a \u0026 b; endmodule nor gate Create a module that implements a NOR gate. A NOR gate is an OR gate with its output inverted. A NOR function needs two operators when written in Verilog. module top_module( input a,b, output out ); assign out = ~(a|b); endmodule xnor gate Create a module that implements a XNOR gate. module top_module( input a, b, output out ); assign out = ~(a^b); endmodule wire declaration Implement following circuits. Create two intermediate wires to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire out, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs. module top_module( input a,b,c,d, output out, out_n ); wire w1, w2; assign w1 = a \u0026 b; assign w2 = c \u0026 d; assign out = w1 | w2; assign out_n = ~out; endmodule 7458 The 7458 is a chip with four AND gates and two OR gates. Create a module with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. module top_module( input p1a, p1b, p1c, p1d, p1e, p1f, output p1y, intput p2a, p2b, p2c, p2d, output p2y ); wire w1a, w1b; wire w2a, w2b; assign w1a = p1a \u0026 p1b \u0026 p1c; assign w1b = p1d \u0026 p1e \u0026 p1f; assign p1y = w1a | w1b; assign w2a = p2a \u0026 p2b; assign w2b = p2c \u0026 p2d; assign p2y = w2a | w2b; endmodule 2.2 Vectors vector Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect outputs o0 to the input vector’s position 0, o1 to position 1, etc.\nIn a diagram, a tick mark with a number next to it indicates the width of the vector (or “bus”), rather than drawing a separate line for each bit in the vector. module top_module ( input wire [2:0] vec, output wire [2:0] outv, output wire o2, output wire o1, output wire o0 ); assign outv = vec; assign o0 = vec[0]; assign o1 = vec[1]; assign o2 = vec[2]; endmodule vector select Build a combinational circuit that splits an input half-word (16 bits, [15:0]) into lower [7:0] and upper [15:8] bytes. module top_module ( input [15:0] in, output [7:0] out_hi, output [7:0] out_lo ); assign out_hi = in[15:8]; assign out_lo = in[7:0]; endmodule vector swap A 32-bit vector can be viewed as containing 4 bytes (bits [31:24], [23:16], etc.). Build a circuit that will reverse the byte ordering of the 4-byte word.\nAaaaaaaaBbbbbbbbCcccccccDddddddd =\u003e DdddddddCcccccccBbbbbbbbAaaaaaaa\nThis operation is often used when the endianness of a piece of data needs to be swapped, for example between little-endian x86 systems and the big-endian formats used in many Internet protocols. module top_module ( input [31:0] in, output [31:0] out ); assign out[31:24] = in[ 7: 0]; assign out[23:16] = in[15: 8]; assign out[15: 8] = in[23:16]; assign out[ 7: 0] = in[31:24]; endmodule vector gates uild a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half. module top_module ( input [2:0] a, input [2:0] b, output [2:0] out_or_bitwise, output out_or_logical, output [5:0] out_not ); assign out_or_bitwise = a | b; assign out_or_logical = a || b; assign out_not[2:0] = ~a; assign out_not[5:3] = ~b; endmodule gate-prefix vector Build a combinational circuit with four inputs, in[3:0]. There are 3 outputs: out_and: output of a 4-input AND gate. out_or: output of a 4-input OR gate. out_xor: outout of a 4-input XOR gate. module top_module ( input [3:0] in, output out_and, output out_or, output out_xor ); assign out_and = \u0026 in; assign out_or = | in; assign out_xor = ^ in; endmodule vector concatenate Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for module top_module ( input [4:0] a, b, c, d, e, f, output [7:0] w, x, y, z ); assign {w, x, y, z} = {a, b, c, d, e, f, 2'b11}; endmodule vector reverse Given an 8-bit input vector [7:0], reverse its bit ordering. module top_module( input [7:0] in, output [7:0] out ); assign {out[0], out[1], out[2], out[3], out[4], out[5], out[6], out[7]} = in endmodule module top_module( input [7:0] in, output [7:0] out ); always @(*) begin for (int i=0; i\u003c8; i++) out[i] = in[8-i-1]; end endmodule module top_module( input [7:0] in, output [7:0] out ); generate genvar i; for (i=0; i\u003c8; i = i+1) begin: my_block_name assign out[i] = in[8-i-1]; end endgenerate endmodule vector replication Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself. module top_module ( input [7:0] in, output [31:0] out ); assign out = {{24{in[7]}}, in}; endmodule vector replication2 Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal. module top_module ( input a, b, c, d, e, output [24:0] out ); assign out = ~{{5{a}}, {5{b}}, {5{c}}, {5{d}}, {5{e}}} ^ {5{a,b,c,d,e}}; endmodule 2.3 Modules: Hierarchy By now, you’re familiar with a module, which is a circuit that interacts with its outside through input and output ports. Larger, more complex circuits are built by composing bigger modules out of smaller modules and other pieces (such as assign statements and always blocks) connected together. This forms a hierarchy, as modules can contain instances of other modules.\nThe figure below shows a very simple circuit with a sub-module. In this exercise, create one instance of module mod_a, then connect the module’s three pins (in1, in2, and out) to your top-level module’s three ports (wires a, b, and out). The module mod_a is provided for you — you must instantiate it.\nWhen connecting modules, only the ports on the module are important. You do not need to know the code inside the module. The code for module mod_a looks like this:\nmodule mod_a ( input in1, input in2, output out ); // Module body endmodule The hierarchy of modules is created by instantiating one module inside another, as long as all of the modules used belong to the same project (so the compiler knows where to find the module). The code for one module is not written inside another module’s body (Code for different modules are not nested).\nYou may connect signals to the module by port name or port position. For extra practice, try both methods.\nConnecting Signals to Module Ports\nThere are two commonly-used methods to connect a wire to a port: by position or by name.\nBy position\nThe syntax to connect wires to ports by position should be familiar, as it uses a C-like syntax. When instantiating a module, ports are connected left to right according to the module’s declaration. For example:\nmod_a instance1 ( wa, wb, wc );\nThis instantiates a module of type mod_a and gives it an instance name of “instance1”, then connects signal wa (outside the new module) to the first port (in1) of the new module, wb to the second port (in2), and wc to the third port (out). One drawback of this syntax is that if the module’s port list changes, all instantiations of the module will also need to be found and changed to match the new module.\nBy name\nConnecting signals to a module’s ports by name allows wires to remain correctly connected even if the port list changes. This syntax is more verbose, however.\nmod_a instance2 ( .out(wc), .in1(wa), .in2(wb) );\nThe above line instantiates a module of type mod_a named “instance2”, then connects signal wa (outside the module) to the port named in1, wb to the port named in2, and wc to the port named out. Notice how the ordering of ports is irrelevant here because the connection will be made to the correct name, regardless of its position in the sub-module’s port list. Also notice the period immediately preceding the port name in this syntax.\nmodule module top_module ( input a, input b, output out ); mod_a u_mod_a ( .in1 (a), .in2 (b), .out (out) ); endmodule module_pos This problem is similar to the previous one (module). You are given a module named mod_a that has 2 outputs and 4 inputs, in that order. You must connect the 6 ports by position to your top-level module’s ports out1, out2, a, b, c, and d, in that order. You are given the following module: module top_module ( input a, b, c, d, output out1, out2 ); mod_a u_mod_a(out1, out2, a, b, c, d); endmodule module_name This problem is similar to module. You are given a module named mod_a that has 2 outputs and 4 inputs, in some order. You must connect the 6 ports by name to your top-level module’s ports:You are given the following module: module top_module ( input a, input b, input c, input d, output out1, output out2 ); mod_a u_mod_a( .out1 (out1), .out2 (out2), .in1 (a), .in2 (b), .in3 (c), .in4 (d) ); endmodule module_shift You are given a module my_dff with two inputs and one output (that implements a D flip-flop). Instantiate three of them, then chain them together to make a shift register of length 3. The clk port needs to be connected to all instances. Note that to make the internal connections, you will need to declare some wires. Be careful about naming your wires and module instances: the names must be unique.\nThe module provided to you is: module my_dff ( input clk, input d, output q ); module top_module ( input clk, input d, output q ); wire q1; wire q2; my_dff(clk, d, q1); my_dff(clk, q1, q2); my_dff(clk, q2, q); endmodule module_shift8 You are given a module my_dff8 with two inputs and one output (that implements a set of 8 D flip-flops). Instantiate three of them, then chain them together to make a 8-bit wide shift register of length 3. In addition, create a 4-to-1 multiplexer (not provided) that chooses what to output depending on sel[1:0]: The value at the input d, after the first, after the second, or after the third D flip-flop. (Essentially, sel selects how many cycles to delay the input, from zero to three clock cycles.) The module provided to you is: module my_dff8 ( input clk, input [7:0] d, output [7:0] q );\nThe multiplexer is not provided. One possible way to write one is inside an always block with a case statement inside. module top_module ( input clk, input [7:0] d, input [1:0] sel, output [7:0] q ); wire [7:0] q1; wire [7:0] q2; wire [7:0] q3; my_dff8 (clk, d, q1); my_dff8 (clk, q1, q2); my_dff8 (clk, q2, q3); // multiplexer: mux9to1v always@(*) begin case(sel) 2'd0: q = d; 2'd1: q = q1; 2'd2: q = q2; 2'd3: q = q3; endcase end endmodule module_Half Adder You are given a module add16 that performs a 16-bit addition. Instantiate two of them to create a 32-bit adder. One add16 module computes the lower 16 bits of the addition result, while the second add16 module computes the upper 16 bits of the result, after receiving the carry-out from the first adder. Your 32-bit adder does not need to handle carry-in (assume 0) or carry-out (ignored), but the internal modules need to in order to function correctly. (In other words, the add16 module performs 16-bit a + b + cin, while your module performs 32-bit a + b).\nConnect the modules together as shown in the diagram below. The provided module add16 has the following declaration: module add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout ); module top_module( input [31:0] a, input [31:0] b, output [31:0] sum ); wire [15:0] sum1; wire [15:0] sum2; wire cout1; wire cout2; add16 (a[15:0], b[15:0], 1'b0, sum1, cout1); add16 (a[31:16], b[31:16], cout1, sum2, cout2); assign sum = {sum2, sum1}; endmodule module_Full Adder You are given a module add16 that performs a 16-bit addition. You must instantiate two of them to create a 32-bit adder. One add16 module computes the lower 16 bits of the addition result, while the second add16 module computes the upper 16 bits of the result. Your 32-bit adder does not need to handle carry-in (assume 0) or carry-out (ignored).\nConnect the add16 modules together as shown in the diagram below. The provided module add16 has the following declaration:\nmodule add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout );\nWithin each add16, 16 full adders (module add1, not provided) are instantiated to actually perform the addition. You must write the full adder module that has the following declaration:\nmodule add1 ( input a, input b, input cin, output sum, output cout );\nRecall that a full adder computes the sum and carry-out of a+b+cin.\nIn summary, there are three modules in this design: top_module — Your top-level module that contains two of… add16, provided — A 16-bit adder module that is composed of 16 of… add1 — A 1-bit full adder module. module top_module ( input [31:0] a, input [31:0] b, output [31:0] sum ); wire [15:0] sum1; wire [15:0] sum2; wire cout1; wire cout2; add16 (a[15:0], b[15:0], 1'b0, sum1, cout1); add16 (a[31:16], b[31:16], cout1, sum2, cout2); assign sum = {sum2, sum1}; endmodule module add1 ( input a, input b, input cin, output sum, output cout ); assign sum = a ^ b ^ cin; assign cout = (a\u0026b)|(b\u0026cin)|(cin\u0026a); // assign {cout, sum} = a + b + cin; endmodule module_Carry Select Adder One drawback of the ripple carry adder is that the delay for an adder to compute the carry out (from the carry-in, in the worst case) is fairly slow, and the second-stage adder cannot begin computing its carry-out until the first-stage adder has finished. This makes the adder slow. One improvement is a carry-select adder, shown below. The first-stage adder is the same as before, but we duplicate the second-stage adder, one assuming carry-in=0 and one assuming carry-in=1, then using a fast 2-to-1 multiplexer to select which result happened to be correct.\nYou are provided with the same module add16 as the previous exercise, which adds two 16-bit numbers with carry-in and produces a carry-out and 16-bit sum. You must instantiate three of these to build the carry-select adder, using your own 16-bit 2-to-1 multiplexer.\nmodule add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout );\nConnect the modules together as shown in the diagram below. The provided module add16 has the following declaration: module top_module( input [31:0] a, input [31:0] b, output [31:0] sum ); wire sel; wire [15:0] wire0, wire1; add16 (a[15: 0], b[15: 0], 1'b0, sum[15:0], sel); add16 (a[31:16], b[31:16], 1'b0, wire0, ); add16 (a[31:16], b[31:16], 1'b1, wire1, ); // selector always@(*) begin case(sel) 1'b0: sum[31:16] = wire0; 1'b1: sum[31:16] = wire1; endcase end // ternary operator // assign sum[31:16] = sel ? wire1 : wire0; endmodule module_Adder-Subtractor An adder-subtractor can be built from an adder by optionally negating one of the inputs, which is equivalent to inverting the input then adding 1. The net result is a circuit that can do two operations: (a + b + 0) and (a + ~b + 1). Build the adder-subtractor below. You are provided with a 16-bit adder module, which you need to instantiate twice:\nmodule add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout );\nUse a 32-bit wide XOR gate to invert the b input whenever sub is 1. (This can also be viewed as b[31:0] XORed with sub replicated 32 times. See replication operator.). Also connect the sub input to the carry-in of the adder. module top_module( input [31:0] a, input [31:0] b, input sub, output [31:0] sum ); wire cout; wire [31:0] bin; assign bin = {32{sub}} ^ b; add16 (a[15: 0], bin[15: 0], sub, sum[15: 0], cout); add16 (a[31:16], bin[31:16], cout, sum[31:16], ); endmodule 2.4 Procedures Alwaysblock For synthesizing hardware, two types of always blocks are relevant: Combinational: always @(*) Clocked: always @(posedge clk) Combinational always blocks are equivalent to assign statements, thus there is always a way to express a combinational circuit both ways. The choice between which to use is mainly an issue of which syntax is more convenient. The syntax for code inside a procedural block is different from code that is outside. Procedural blocks have a richer set of statements (e.g., if-then, case), cannot contain continuous assignments*, but also introduces many new non-intuitive ways of making errors. (*Procedural continuous assignments do exist, but are somewhat different from continuous assignments, and are not synthesizable.) For combinational always blocks, always use a sensitivity list of (*). Explicitly listing out the signals is error-prone (if you miss one), and is ignored for hardware synthesis. If you explicitly specify the sensitivity list and miss a signal, the synthesized hardware will still behave as though (*) was specified, but the simulation will not and not match the hardware’s behaviour. (In SystemVerilog, use always_comb.) A note on wire vs. reg: The left-hand-side of an assign statement must be a net type (e.g., wire), while the left-hand-side of a procedural assignment (in an always block) must be a variable type (e.g., reg). These types (wire vs. reg) have nothing to do with what hardware is synthesized, and is just syntax left over from Verilog’s use as a hardware simulation language. Build an AND gate using both an assign statement and a combinational always block. module top_module( input a, input b, output wire out_assign, output reg out_alwaysblock ); assign out_assign = a \u0026 b; always @(*) begin out_alwaysblock = a \u0026 b; end endmodule Clocked Clocked always blocks create a blob of combinational logic just like combinational always blocks, but also creates a set of flip-flops (or “registers”) at the output of the blob of combinational logic. Instead of the outputs of the blob of logic being visible immediately, the outputs are visible only immediately after the next (posedge clk). Blocking vs. Non-Backing Assignment\nThere are three types of assignments in Verilog:\nContinuous assignments (assign x = y;): Can only be used when not inside a procedure (“always block”). Procedural blocking assignment (x = y;): Can only be used inside a procedure. Procedural non-blocking assignment (x \u003c= y;): Can only be used inside a procedure. In a combinational always block, use blocking assignments. In a clocked always block, used non-blocking assignments. A full understanding of why is not particularly usedful for hardware design and requires a good understanding of how Verilog simulators keep track of events. Not following this rule results in extremely hard to find errors that are both non-deterministic and differ between simulation and synthesized hardware.\nBuild an XOR gate three ways, using an assignment, a combinational always block, and a clocked always block. Note that the clocked always block precedures a different circuit from the other two: There is a flip-flop so the output is delayed. module top_module( input clk, input a, input b, output wire out_assign, output reg out_always_comb, output reg out_always_ff ); assign out_assign = a ^ b; always @(*) begin out_always_comb = a ^ b; end always @(posedge clk) begin out_always_ff \u003c= a ^ b; end endmodule If statement An if statement usually creates a 2-to-1 multiplexer, selecting one input if the condition is true, and the other input if the condition is false. always @(*) begin if (condition) begin out = x; end else begin out = y; end end This is equivalent to using a continuous assignment with a conditional operator:\nassign out = (condition) ? x : y;\nHowever, the procedural if statement provides a new way to make mistakes. The circuit is combinational only if out is always assigned a value.\nBuild a 2-to-1 mux that chooses between a and b. Choose b if both sel_b1 and sel_b2 are true. Otherwise, choose a. Do the same twice, once using assign statements and once using a procedural if statement. \\(\\begin{array}{|c|c|c|}\\hline \\text{sel\\_b1}\u0026\\text{sel\\_b2}\u0026\\text{out\\_assign, out\\_always} \\\\\\hline 0\u00260\u0026a\\\\\\hline 0\u00261\u0026a\\\\\\hline 1\u00260\u0026a\\\\\\hline 1\u00261\u0026b\\\\\\hline \\end{array\nmodule top_module( input a, input b, input sel_b1, input sel_b2, output wire out_assign, output reg out_always ); assign out_assign = sel_b1 \u0026 sel_b2 ? b : a; always @(*) begin if (sel_b1 \u0026 sel_b2) begin out_always = b; end else begin out_always = a; end end // always @(*) begin // case ({sel_b1, sel_b2}) //\t2'd0:begin //\tout_always = a; // end // 2'd1:begin //\tout_always = a; // end // 2'd2:begin //\tout_always = a; // end // 2'd3:begin //\tout_always = b; // end // endcase // end endmodule If statement latches A common source of errors: How to avoid making latches\nWhen designing circuits, you must think first in terms of circuits:\nI want this logic gate I want a combinational blob of logic that has these inputs and produces these outputs I want a combinational blob of logic followed by a set of flip-flops What you must not do is write the code first, then hope it generates a proper circuit.\nIf (cpu_overheated) then shut_off_computer = 1; If (~arrived) then keep_driving = ~gas_tank_empty; Syntactically-correct code does not necessarily result in a reasonable circuit (combinational logic + flip-flops). The usual reason is: “What happens in the cases other than those you specified?”. Verilog’s answer is: Keep the outputs unchanged.\nThis behaviour of “keep outputs unchanged” means the current state needs to be remembered, and thus produces a latch. Combinational logic (e.g., logic gates) cannot remember any state. Watch out for Warning (10240): … inferring latch(es)\" messages. Unless the latch was intentional, it almost always indicates a bug. Combinational circuits must have a value assigned to all outputs under all conditions. This usually means you always need else clauses or a default value assigned to the outputs.\nDemonstration\nThe following code contains incorrect behaviour that creates a latch. Fix the bugs so that you will shut off the computer only if it’s really overheated, and stop driving if you’ve arrived at your destination or you need to refuel. always @(*) begin if (cpu_overheated) shut_off_computer = 1; end always @(*) begin if (~arrived) keep_driving = ~gas_tank_empty; end module top_module ( input cpu_overheated, output reg shut_off_computer, input arrived, input gas_tank_empty, output reg keep_driving ); // always @(*) begin if (cpu_overheated) shut_off_computer = 1; else shut_off_computer = 0; end always @(*) begin if (~arrived) keep_driving = ~gas_tank_empty; else keep_driving = 0; end endmodule Case statement Case statements in Verilog are nearly equivalent to a sequence of if-elseif-else that compares one expression to a list of others. Its syntax and functionality differs from the switch statement in C. always @(*) begin // This is a combinational circuit case (in) 1'b1: begin out = 1'b1; // begin-end if \u003e1 statement end 1'b0: out = 1'b0; default: out = 1'bx; endcase end The case statement begins with case and each “case item” ends with a colon. There is no “switch”. Each case item can execute exactly one statement. This makes the “break” used in C unnecessary. But this means that if + you need more than one statement, you must use begin ... end.\nDuplicate (and partially overlapping) case items are permitted. The first one that matches is used. C does not allow duplicate case items.\nCreate a 6-to-1 multiplexer. When sel is between 0 and 5, choose the corresponding data input. Otherwise, output 0. The data inputs and outputs are all 4 bits wide. Be careful of inferring latches.\n// synthesis verilog_input_version verilog_2001 module top_module ( input [2:0] sel, input [3:0] data0, input [3:0] data1, input [3:0] data2, input [3:0] data3, input [3:0] data4, input [3:0] data5, output reg [3:0] out ); always @(*) begin case(sel) 0: out = data0; 1: out = data1; 2: out = data2; 3: out = data3; 4: out = data4; 5: out = data5; default: out = 0; endcase end endmodule Priority encoder A priority encoder is a combinational circuit that, when given an input bit vector, outputs the position of the first 1 bit in the vector. For example, a 8-bit priority encoder given the input 8'b10010000 would output 3’d4, because bit[4] is first bit that is high. Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations. module top_module ( input [3:0] in, output reg [1:0] pos ); always @(*) begin case (in) 4'h0: pos = 2'h0; //0000 4'h1: pos = 2'h0; //0001 4'h2: pos = 2'h1; //0010 4'h3: pos = 2'h0; //0011 4'h4: pos = 2'h2; //0100 4'h5: pos = 2'h0; //0101 4'h6: pos = 2'h1; //0110 4'h7: pos = 2'h0; //0111 4'h8: pos = 2'h3; //1000 4'h9: pos = 2'h0; //1001 4'ha: pos = 2'h1; //1010 4'hb: pos = 2'h0; //1011 4'hc: pos = 2'h2; //1100 4'hd: pos = 2'h0; //1101 4'he: pos = 2'h1; //1110 4'hf: pos = 2'h0; //1111 default: pos = 2'b0; endcase end endmodule Priority encoder with casez Build previous problem with casez. If the case items in the case statement supported con’t care bits. This is what casez is for: It treats bits that have the value z as don’t care in the comparison. A case statement behaves as though each item is checked sequentially (in reality, a big combinational logic function). Notice how there are certain inputs (e.g., 4’b1111) that will match more than one case item. The first match is chosen (so 4’b1111 matches the first item, out = 0, but not any of the later ones). There is also a similar casex that treats both x and z as don’t-care. I don’t see much purpose to using it over casez. The digit ? is a synonym for z. so 2’bz0 is the same as 2’b?0 It may be less error-prone to explicitly specify the priority behaviour rather than rely on the ordering of the case items. For example, the following will still behave the same way if some of the case items were reordered, because any bit pattern can only match at most one case item: module top_module ( input [7:0] in, output reg [2:0] pos ); always @(*) begin casez(in) 8'bzzzzzzz1: pos = 3'd0; 8'bzzzzzz10: pos = 3'd1; 8'bzzzzz100: pos = 3'd2; 8'bzzzz1000: pos = 3'd3; 8'bzzz10000: pos = 3'd4; 8'bzz100000: pos = 3'd5; 8'bz1000000: pos = 3'd6; 8'b10000000: pos = 3'd7; default: pos = 2'd0; endcase end endmodule Avoiding latches Suppose you’re building a circuit to process scancodes from a PS/2 keyboard for a game. Given the last two bytes of scancodes received, you need to indicate whether one of the arrow keys on the keyboard have been pressed. This involves a fairly simple mapping, which can be implemented as a case statement (or if-elseif) with four cases.\n\\(\\begin{array}{|c|c|}\\hline \\text{Scancode [15:0]}\u0026\\text{Arrow key}\\\\\\hline \\text{16’he06b}\u0026\\text{left arrow}\\\\\\hline \\text{16’he072}\u0026\\text{down arrow}\\\\\\hline \\text{16’he074}\u0026\\text{right arrow}\\\\\\hline \\text{16’he075}\u0026\\text{up arrow}\\\\\\hline \\text{Anything else}\u0026\\text{none}\\\\\\hline \\end{array Your circuit has one 16-bit input, and four outputs. Build this circuit that recognizes these four scancodes and asserts the correct output. To avoid creating latches, all outputs must be assigned a value in all possible conditions. Simply having a default case is not enough. You must assign a value to all four outputs in all four cases and the default case. This can involve a lot of unnecessary typing. One easy way around this is to assign a “default value” to the outputs before the case statement: always @(*) begin up = 1'b0; down = 1'b0; left = 1'b0; right = 1'b0; case (scancode) ... // Set to 1 as necessary. endcase end This style of code ensures the outputs are assigned a value (of 0) in all possible cases unless the case statement overrides the assignment. This also means that a default: case item becomes unnecessary. Reminder: The logic synthesizer generates a combinational circuit that behaves equivalently to what the code describes.Hardware does not “execute” the lines of code in sequence. module top_module ( input [15:0] scancode, output reg left, output reg down, output reg right, output reg up ); always @(*) begin left = 0; down = 0; right = 0; up = 0; case(scancode) 16'he06b: left = 1; 16'he072: down = 1; 16'he074: right = 1; 16'he075: up = 1; endcase end endmodule 2.5 More Verilog Features Conditional ternary operator Verilog has a ternary conditional operator ( ? : ) much like C: (condition ? if_true : if_false) Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a \u003c b). Use the conditional operator to make two-way min circuits, then compose a few of them to create a 4-way min circuit. You’ll probably want some wire vectors for the intermediate results. module top_module ( input [7:0] a, b, c, d, output [7:0] min);// wire [7:0] wire1; wire [7:0] wire2; assign wire1 = a \u003e b ? b : a; assign wire2 = c \u003e d ? d : c; assign min = wire1 \u003e wire2 ? wire2 : wire1; endmodule Reduction operators Some syntactic sugar for reduction: \u0026 a[3:0] // AND: a[3] \u0026 a[2] \u0026 a[1] \u0026 a[0]. Equivalent to (a[3:0] == 4'hf) | b[3:0] // OR: b[3] | b[2] | b[1] | b[0]. Equivalent to (b[3:0] != 4'h0) ^ c[2:0] // XOR: c[2] ^ c[1] ^ c[0] Parity checking is often used as a simple method of detecting errors when transmitting data through an imperfect channel. Create a circuit that will compute a parity bit for a 8-bit byte (which will add a 9th bit to the byte). We will use “even” parity, where the parity bit is just the XOR of all 8 data bits. module top_module ( input [7:0] in, output parity); assign parity = ^ in; endmodule Reduction: Even wider gates Build a combinational circuit with 100 inputs, in[99:0]. There are 3 outputs: out_and: output of a 100-input AND gate. out_or: output of a 100-input OR gate. out_xor: output of a 100-input XOR gate. module top_module( input [99:0] in, output out_and, output out_or, output out_xor ); assign out_and = \u0026 in; assign out_or = | in; assign out_xor = ^ in; endmodule Combinational for-loop: Vector reversal Given a 100-bit input vector [99:0], reverse its bit ordering. module top_module( input [99:0] in, output [99:0] out ); always @(*) begin for (int i = 0; i \u003c 100; i++) begin out[i] = in[99 - i]; end end endmodule Combinational for-loop: 255-bit population count A “population count” circuit counts the number of ‘1’s in an input vector. Build a population count circuit for a 255-bit input vector. module top_module( input [254:0] in, output [7:0] out ); always @(*) begin out = 0; for (int i = 0; i \u003c 255; i++) begin out += in[i]; end end endmodule Generate for-loop: 100-bit binary adder Create a 100-bit binary ripple-carry adder by instantiating 100 full adders. The adder adds two 100-bit numbers and a carry-in to produce a 100-bit sum and carry out. To encourage you to actually instantiate full adders, also output the carry-out from each full adder in the ripple-carry adder. cout[99] is the final carry-out from the last full adder, and is the carry-out you usually see. module top_module( input [99:0] a, b, input cin, output [99:0] cout, output [99:0] sum ); always @(*) begin {cout[0], sum[0]} = a[0] + b[0] + cin; for (int i = 1; i \u003c 100; i++) begin {cout[i], sum[i]} = a[i] + b[i] + cout[i-1]; end end endmodule Generate for-loop: 100-digit BCD adder You are provided with a BCD one-digit adder named bcd_fadd that adds two BCD digits and carry-in, and produces a sum and carry-out. module bcd_fadd ( input [3:0] a, input [3:0] b, input cin, output cout, output [3:0] sum ); Instantiate 100 copies of bcd_fadd to create a 100-digit BCD ripple-carry adder. Your adder should add two 100-digit BCD numbers (packed into 400-bit vectors) and a carry-in to produce a 100-digit sum and carry out. module top_module( input [399:0] a, b, input cin, output cout, output [399:0] sum ); wire[99:0] carryin; generate genvar i; bcd_fadd(a[3:0], b[3:0], cin, carryin[0], sum[3:0]); for (i = 4; i \u003c 400; i += 4) begin:adder bcd_fadd(a[i+3:i], b[i+3:i], carryin[i/4-1], carryin[i/4], sum[i+3:i]); end assign cout = carryin[99]; endgenerate endmodule ","wordCount":"5547","inLanguage":"zh-tw","image":"https://intervalrain.github.io/images/cover.jpg","datePublished":"2022-05-28T00:10:20+08:00","dateModified":"2022-05-28T00:10:20+08:00","author":{"@type":"Person","name":"Rain Hu"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://intervalrain.github.io/verilog/hdlbits2/"},"publisher":{"@type":"Organization","name":"Rain Hu's Workspace","logo":{"@type":"ImageObject","url":"https://intervalrain.github.io/images/rain.png"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add("dark"):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove("dark"):window.matchMedia("(prefers-color-scheme: dark)").matches&&document.body.classList.add("dark")</script><header class=header><nav class=nav><div class=logo><a href=https://intervalrain.github.io/ accesskey=h title="Rain Hu's Workspace (Alt + H)"><img src=https://intervalrain.github.io/images/rain.png alt aria-label=logo height=35>Rain Hu's Workspace</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)" aria-label="Toggle theme">
<svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://intervalrain.github.io/search title="Search (Alt + /)" accesskey=/><span>Search</span></a></li><li><a href=https://intervalrain.github.io/aboutme title="About me"><span>About me</span></a></li><li><a href=https://intervalrain.github.io/archives title=Archives><span>Archives</span></a></li><li><a href=https://intervalrain.github.io/categories/ title=Categories><span>Categories</span></a></li><li><a href=https://intervalrain.github.io/tags/ title=Tags><span>Tags</span></a></li><li><a href=https://intervalrain.github.io/csharp/csharp title=C#><span>C#</span></a></li><li><a href=https://intervalrain.github.io/csindex title=CS><span>CS</span></a></li><li><a href=https://intervalrain.github.io/leetcode title=LeetCode><span>LeetCode</span></a></li><li><a href=https://intervalrain.github.io/ai title=AI><span>AI</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://intervalrain.github.io/>首頁</a>&nbsp;»&nbsp;<a href=https://intervalrain.github.io/verilog/>Verilogs</a></div><h1 class="post-title entry-hint-parent">[VHDL] HDLbits 2 - Verilog Language</h1><div class=post-description>Verilog tutorial</div><div class=post-meta><span title='2022-05-28 00:10:20 +0800 +0800'>May 28, 2022</span>&nbsp;·&nbsp;27 分鐘&nbsp;·&nbsp;Rain Hu&nbsp;|&nbsp;<a href=https://github.com/intervalrain/intervalrain.github.io/tree/main/content//Verilog/HDLbits2.md rel="noopener noreferrer edit" target=_blank>Suggest Changes</a></div></header><figure class=entry-cover><img loading=eager src=https://intervalrain.github.io/images/cover.jpg alt="Oh! You closed up the window, so you cannot see raining"></figure><aside id=toc-container class="toc-container wide"><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>目錄</span></summary><div class=inner><ul><li><a href=#2-verilog-language aria-label="2 Verilog Language">2 Verilog Language</a><ul><li><a href=#21-basics aria-label="2.1 Basics">2.1 Basics</a><ul><li><a href=#wire aria-label=wire>wire</a></li><li><a href=#multi-in-out aria-label=multi-in-out>multi-in-out</a></li><li><a href=#not-gate aria-label="not gate">not gate</a></li><li><a href=#and-gate aria-label="and gate">and gate</a></li><li><a href=#nor-gate aria-label="nor gate">nor gate</a></li><li><a href=#xnor-gate aria-label="xnor gate">xnor gate</a></li><li><a href=#wire-declaration aria-label="wire declaration">wire declaration</a></li><li><a href=#7458 aria-label=7458>7458</a></li></ul></li><li><a href=#22-vectors aria-label="2.2 Vectors">2.2 Vectors</a><ul><li><a href=#vector aria-label=vector>vector</a></li><li><a href=#vector-select aria-label="vector select">vector select</a></li><li><a href=#vector-swap aria-label="vector swap">vector swap</a></li><li><a href=#vector-gates aria-label="vector gates">vector gates</a></li><li><a href=#gate-prefix-vector aria-label="gate-prefix vector">gate-prefix vector</a></li><li><a href=#vector-concatenate aria-label="vector concatenate">vector concatenate</a></li><li><a href=#vector-reverse aria-label="vector reverse">vector reverse</a></li><li><a href=#vector-replication aria-label="vector replication">vector replication</a></li><li><a href=#vector-replication2 aria-label="vector replication2">vector replication2</a></li></ul></li><li><a href=#23-modules-hierarchy aria-label="2.3 Modules: Hierarchy">2.3 Modules: Hierarchy</a><ul><li><a href=#module aria-label=module>module</a></li><li><a href=#module_pos aria-label=module_pos>module_pos</a></li><li><a href=#module_name aria-label=module_name>module_name</a></li><li><a href=#module_shift aria-label=module_shift>module_shift</a></li><li><a href=#module_shift8 aria-label=module_shift8>module_shift8</a></li><li><a href=#module_half-adder aria-label="module_Half Adder">module_Half Adder</a></li><li><a href=#module_full-adder aria-label="module_Full Adder">module_Full Adder</a></li><li><a href=#module_carry-select-adder aria-label="module_Carry Select Adder">module_Carry Select Adder</a></li><li><a href=#module_adder-subtractor aria-label=module_Adder-Subtractor>module_Adder-Subtractor</a></li></ul></li><li><a href=#24-procedures aria-label="2.4 Procedures">2.4 Procedures</a><ul><li><a href=#alwaysblock aria-label=Alwaysblock>Alwaysblock</a></li><li><a href=#clocked aria-label=Clocked>Clocked</a></li><li><a href=#if-statement aria-label="If statement">If statement</a></li><li><a href=#if-statement-latches aria-label="If statement latches">If statement latches</a></li><li><a href=#case-statement aria-label="Case statement">Case statement</a></li><li><a href=#priority-encoder aria-label="Priority encoder">Priority encoder</a></li><li><a href=#priority-encoder-with-casez aria-label="Priority encoder with casez">Priority encoder with casez</a></li><li><a href=#avoiding-latches aria-label="Avoiding latches">Avoiding latches</a></li></ul></li><li><a href=#25-more-verilog-features aria-label="2.5 More Verilog Features">2.5 More Verilog Features</a><ul><li><a href=#conditional-ternary-operator aria-label="Conditional ternary operator">Conditional ternary operator</a></li><li><a href=#reduction-operators aria-label="Reduction operators">Reduction operators</a></li><li><a href=#reduction-even-wider-gates aria-label="Reduction: Even wider gates">Reduction: Even wider gates</a></li><li><a href=#combinational-for-loop-vector-reversal aria-label="Combinational for-loop: Vector reversal">Combinational for-loop: Vector reversal</a></li><li><a href=#combinational-for-loop-255-bit-population-count aria-label="Combinational for-loop: 255-bit population count">Combinational for-loop: 255-bit population count</a></li><li><a href=#generate-for-loop-100-bit-binary-adder aria-label="Generate for-loop: 100-bit binary adder">Generate for-loop: 100-bit binary adder</a></li><li><a href=#generate-for-loop-100-digit-bcd-adder aria-label="Generate for-loop: 100-digit BCD adder">Generate for-loop: 100-digit BCD adder</a></li></ul></li></ul></li></ul></div></details></div></aside><script>let activeElement,elements;window.addEventListener("DOMContentLoaded",function(){checkTocPosition(),elements=document.querySelectorAll("h1[id],h2[id],h3[id],h4[id],h5[id],h6[id]"),activeElement=elements[0];const t=encodeURI(activeElement.getAttribute("id")).toLowerCase();document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active")},!1),window.addEventListener("resize",function(){checkTocPosition()},!1),window.addEventListener("scroll",()=>{activeElement=Array.from(elements).find(e=>{if(getOffsetTop(e)-window.pageYOffset>0&&getOffsetTop(e)-window.pageYOffset<window.innerHeight/2)return e})||activeElement,elements.forEach(e=>{const t=encodeURI(e.getAttribute("id")).toLowerCase();e===activeElement?document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active"):document.querySelector(`.inner ul li a[href="#${t}"]`).classList.remove("active")})},!1);const main=parseInt(getComputedStyle(document.body).getPropertyValue("--article-width"),10),toc=parseInt(getComputedStyle(document.body).getPropertyValue("--toc-width"),10),gap=parseInt(getComputedStyle(document.body).getPropertyValue("--gap"),10);function checkTocPosition(){const e=document.body.scrollWidth;e-main-toc*2-gap*4>0?document.getElementById("toc-container").classList.add("wide"):document.getElementById("toc-container").classList.remove("wide")}function getOffsetTop(e){if(!e.getClientRects().length)return 0;let t=e.getBoundingClientRect(),n=e.ownerDocument.defaultView;return t.top+n.pageYOffset}</script><div class=post-content><p><a href=/verilog/hdlbits1/#1-getting-started>1. Getting Started</a><br><a href=/verilog/hdlbits2/#2-verilog-language>2. Verilog Language</a><br><a href=/verilog/hdlbits3/#3-circuits>3. Circuits</a><br><a href=/verilog/hdlbits4/#4-getting-started>4. Verification: Reading Simulations</a><br><a href=/verilog/hdlbits5/#5-verification---writing-testbenches>5. Verification: Writing Testbenches</a><br><a href=/verilog/hdlbits6/#6-cs450>6. CS450</a></p><h1 id=2-verilog-language>2 Verilog Language<a hidden class=anchor aria-hidden=true href=#2-verilog-language>#</a></h1><h2 id=21-basics>2.1 Basics<a hidden class=anchor aria-hidden=true href=#21-basics>#</a></h2><h3 id=wire>wire<a hidden class=anchor aria-hidden=true href=#wire>#</a></h3><ul><li>Create a module with one input and ont output that behaves like a wire
<img alt=wire loading=lazy src=https://hdlbits.01xz.net/mw/images/7/77/Wire.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( <span style=color:#66d9ef>input</span> in, <span style=color:#66d9ef>output</span> out);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out <span style=color:#f92672>=</span> in;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=multi-in-out>multi-in-out<a hidden class=anchor aria-hidden=true href=#multi-in-out>#</a></h3><ul><li>Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections:
<img alt=wire4 loading=lazy src=https://hdlbits.01xz.net/mw/images/1/15/Wire4.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a,b,c, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> w,x,y,z );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> w <span style=color:#f92672>=</span> a;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> x <span style=color:#f92672>=</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> y <span style=color:#f92672>=</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> z <span style=color:#f92672>=</span> c;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=not-gate>not gate<a hidden class=anchor aria-hidden=true href=#not-gate>#</a></h3><ul><li>Create a module that implements a NOT gate.
<img alt=Notgate loading=lazy src=https://hdlbits.01xz.net/mw/images/9/9e/Notgate.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( <span style=color:#66d9ef>input</span> in, <span style=color:#66d9ef>output</span> out );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>in;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=and-gate>and gate<a hidden class=anchor aria-hidden=true href=#and-gate>#</a></h3><ul><li>Create a module that implments an AND gate.
<img alt=Andgate loading=lazy src=https://hdlbits.01xz.net/mw/images/7/78/Andgate.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a,b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out <span style=color:#f92672>=</span> a <span style=color:#f92672>&amp;</span> b;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=nor-gate>nor gate<a hidden class=anchor aria-hidden=true href=#nor-gate>#</a></h3><ul><li>Create a module that implements a NOR gate. A NOR gate is an OR gate with its output inverted. A NOR function needs two operators when written in Verilog.
<img alt=norgate loading=lazy src=https://hdlbits.01xz.net/mw/images/5/5b/Norgate.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a,b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>(a<span style=color:#f92672>|</span>b);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=xnor-gate>xnor gate<a hidden class=anchor aria-hidden=true href=#xnor-gate>#</a></h3><ul><li>Create a module that implements a XNOR gate.
<img alt=xnorgate loading=lazy src=https://hdlbits.01xz.net/mw/images/6/6d/Xnorgate.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a, b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>(a<span style=color:#f92672>^</span>b);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=wire-declaration>wire declaration<a hidden class=anchor aria-hidden=true href=#wire-declaration>#</a></h3><ul><li>Implement following circuits. Create two intermediate wires to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire out, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs.
<img alt=Wiredecl loading=lazy src=https://hdlbits.01xz.net/mw/images/3/3a/Wiredecl2.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a,b,c,d,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out, out_n );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> w1, w2;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> w1 <span style=color:#f92672>=</span> a <span style=color:#f92672>&amp;</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> w2 <span style=color:#f92672>=</span> c <span style=color:#f92672>&amp;</span> d;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out <span style=color:#f92672>=</span> w1 <span style=color:#f92672>|</span> w2;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_n <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>out;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=7458>7458<a hidden class=anchor aria-hidden=true href=#7458>#</a></h3><ul><li>The 7458 is a chip with four AND gates and two OR gates. Create a module with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs.
<img alt=7458 loading=lazy src=https://hdlbits.01xz.net/mw/images/e/e1/7458.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> p1a, p1b, p1c, p1d, p1e, p1f,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> p1y,
</span></span><span style=display:flex><span>    intput p2a, p2b, p2c, p2d,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> p2y );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> w1a, w1b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> w2a, w2b;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> w1a <span style=color:#f92672>=</span> p1a <span style=color:#f92672>&amp;</span> p1b <span style=color:#f92672>&amp;</span> p1c;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> w1b <span style=color:#f92672>=</span> p1d <span style=color:#f92672>&amp;</span> p1e <span style=color:#f92672>&amp;</span> p1f;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> p1y <span style=color:#f92672>=</span> w1a <span style=color:#f92672>|</span> w1b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> w2a <span style=color:#f92672>=</span> p2a <span style=color:#f92672>&amp;</span> p2b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> w2b <span style=color:#f92672>=</span> p2c <span style=color:#f92672>&amp;</span> p2d;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> p2y <span style=color:#f92672>=</span> w2a <span style=color:#f92672>|</span> w2b;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h2 id=22-vectors>2.2 Vectors<a hidden class=anchor aria-hidden=true href=#22-vectors>#</a></h2><h3 id=vector>vector<a hidden class=anchor aria-hidden=true href=#vector>#</a></h3><ul><li>Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect outputs o0 to the input vector&rsquo;s position 0, o1 to position 1, etc.<br>In a diagram, a tick mark with a number next to it indicates the width of the vector (or &ldquo;bus&rdquo;), rather than drawing a separate line for each bit in the vector.
<img alt=vector0 loading=lazy src=https://hdlbits.01xz.net/mw/images/a/ae/Vector0.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] vec,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] outv,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> o2,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> o1,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> o0  );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> outv <span style=color:#f92672>=</span> vec;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> o0 <span style=color:#f92672>=</span> vec[<span style=color:#ae81ff>0</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> o1 <span style=color:#f92672>=</span> vec[<span style=color:#ae81ff>1</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> o2 <span style=color:#f92672>=</span> vec[<span style=color:#ae81ff>2</span>];
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=vector-select>vector select<a hidden class=anchor aria-hidden=true href=#vector-select>#</a></h3><ul><li>Build a combinational circuit that splits an input half-word (16 bits, [15:0]) into lower [7:0] and upper [15:8] bytes.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out_hi,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out_lo );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_hi <span style=color:#f92672>=</span> in[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>8</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_lo <span style=color:#f92672>=</span> in[<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>];
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=vector-swap>vector swap<a hidden class=anchor aria-hidden=true href=#vector-swap>#</a></h3><ul><li>A 32-bit vector can be viewed as containing 4 bytes (bits [31:24], [23:16], etc.). Build a circuit that will reverse the byte ordering of the 4-byte word.<br>AaaaaaaaBbbbbbbbCcccccccDddddddd => DdddddddCcccccccBbbbbbbbAaaaaaaa<br>This operation is often used when the endianness of a piece of data needs to be swapped, for example between little-endian x86 systems and the big-endian formats used in many Internet protocols.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out 
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>24</span>] <span style=color:#f92672>=</span> in[ <span style=color:#ae81ff>7</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out[<span style=color:#ae81ff>23</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>] <span style=color:#f92672>=</span> in[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>8</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>8</span>] <span style=color:#f92672>=</span> in[<span style=color:#ae81ff>23</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out[ <span style=color:#ae81ff>7</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>] <span style=color:#f92672>=</span> in[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>24</span>];
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=vector-gates>vector gates<a hidden class=anchor aria-hidden=true href=#vector-gates>#</a></h3><ul><li>uild a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half.
<img alt=vectorgates loading=lazy src=https://hdlbits.01xz.net/mw/images/1/1b/Vectorgates.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out_or_bitwise,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out_or_logical,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>5</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out_not
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_or_bitwise <span style=color:#f92672>=</span> a <span style=color:#f92672>|</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_or_logical <span style=color:#f92672>=</span> a <span style=color:#f92672>||</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_not[<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>a;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_not[<span style=color:#ae81ff>5</span><span style=color:#f92672>:</span><span style=color:#ae81ff>3</span>] <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>b;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=gate-prefix-vector>gate-prefix vector<a hidden class=anchor aria-hidden=true href=#gate-prefix-vector>#</a></h3><ul><li>Build a combinational circuit with four inputs, in[3:0]. There are 3 outputs:<ul><li>out_and: output of a 4-input AND gate.</li><li>out_or: output of a 4-input OR gate.</li><li>out_xor: outout of a 4-input XOR gate.</li></ul></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out_and,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out_or,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out_xor );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_and <span style=color:#f92672>=</span> <span style=color:#f92672>&amp;</span> in;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_or <span style=color:#f92672>=</span> <span style=color:#f92672>|</span> in;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_xor <span style=color:#f92672>=</span> <span style=color:#f92672>^</span> in;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=vector-concatenate>vector concatenate<a hidden class=anchor aria-hidden=true href=#vector-concatenate>#</a></h3><ul><li>Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for
<img alt=vector3 loading=lazy src=https://hdlbits.01xz.net/mw/images/0/0c/Vector3.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>4</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a, b, c, d, e, f,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] w, x, y, z );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> {w, x, y, z} <span style=color:#f92672>=</span> {a, b, c, d, e, f, <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b11</span>};
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=vector-reverse>vector reverse<a hidden class=anchor aria-hidden=true href=#vector-reverse>#</a></h3><ul><li>Given an 8-bit input vector [7:0], reverse its bit ordering.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out 
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> {out[<span style=color:#ae81ff>0</span>], out[<span style=color:#ae81ff>1</span>], out[<span style=color:#ae81ff>2</span>], out[<span style=color:#ae81ff>3</span>], out[<span style=color:#ae81ff>4</span>], out[<span style=color:#ae81ff>5</span>], out[<span style=color:#ae81ff>6</span>], out[<span style=color:#ae81ff>7</span>]} <span style=color:#f92672>=</span> in
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out 
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>for</span> (<span style=color:#66d9ef>int</span> i<span style=color:#f92672>=</span><span style=color:#ae81ff>0</span>; i<span style=color:#f92672>&lt;</span><span style=color:#ae81ff>8</span>; i<span style=color:#f92672>++</span>)
</span></span><span style=display:flex><span>            out[i] <span style=color:#f92672>=</span> in[<span style=color:#ae81ff>8</span><span style=color:#f92672>-</span>i<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out 
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>	<span style=color:#66d9ef>generate</span>
</span></span><span style=display:flex><span>		<span style=color:#66d9ef>genvar</span> i;
</span></span><span style=display:flex><span>		<span style=color:#66d9ef>for</span> (i<span style=color:#f92672>=</span><span style=color:#ae81ff>0</span>; i<span style=color:#f92672>&lt;</span><span style=color:#ae81ff>8</span>; i <span style=color:#f92672>=</span> i<span style=color:#f92672>+</span><span style=color:#ae81ff>1</span>) <span style=color:#66d9ef>begin</span><span style=color:#f92672>:</span> my_block_name
</span></span><span style=display:flex><span>			<span style=color:#66d9ef>assign</span> out[i] <span style=color:#f92672>=</span> in[<span style=color:#ae81ff>8</span><span style=color:#f92672>-</span>i<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>];
</span></span><span style=display:flex><span>		<span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>	<span style=color:#66d9ef>endgenerate</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=vector-replication>vector replication<a hidden class=anchor aria-hidden=true href=#vector-replication>#</a></h3><ul><li>Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out <span style=color:#f92672>=</span> {{<span style=color:#ae81ff>24</span>{in[<span style=color:#ae81ff>7</span>]}}, in};
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=vector-replication2>vector replication2<a hidden class=anchor aria-hidden=true href=#vector-replication2>#</a></h3><ul><li>Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal.
<img alt=vector5 loading=lazy src=https://hdlbits.01xz.net/mw/images/a/ac/Vector5.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a, b, c, d, e,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>24</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>{{<span style=color:#ae81ff>5</span>{a}}, {<span style=color:#ae81ff>5</span>{b}}, {<span style=color:#ae81ff>5</span>{c}}, {<span style=color:#ae81ff>5</span>{d}}, {<span style=color:#ae81ff>5</span>{e}}} <span style=color:#f92672>^</span> {<span style=color:#ae81ff>5</span>{a,b,c,d,e}};
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h2 id=23-modules-hierarchy>2.3 Modules: Hierarchy<a hidden class=anchor aria-hidden=true href=#23-modules-hierarchy>#</a></h2><p>By now, you&rsquo;re familiar with a module, which is a circuit that interacts with its outside through input and output ports. Larger, more complex circuits are built by composing bigger modules out of smaller modules and other pieces (such as assign statements and always blocks) connected together. This forms a hierarchy, as modules can contain instances of other modules.</p><p>The figure below shows a very simple circuit with a sub-module. In this exercise, create one instance of module mod_a, then connect the module&rsquo;s three pins (in1, in2, and out) to your top-level module&rsquo;s three ports (wires a, b, and out). The module mod_a is provided for you — you must instantiate it.</p><p>When connecting modules, only the ports on the module are important. You do not need to know the code inside the module. The code for module mod_a looks like this:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> mod_a ( <span style=color:#66d9ef>input</span> in1, <span style=color:#66d9ef>input</span> in2, <span style=color:#66d9ef>output</span> out );
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Module body
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>The hierarchy of modules is created by instantiating one module inside another, as long as all of the modules used belong to the same project (so the compiler knows where to find the module). The code for one module is not written inside another module&rsquo;s body (Code for different modules are not nested).</p><p>You may connect signals to the module by port name or port position. For extra practice, try both methods.</p><p><strong>Connecting Signals to Module Ports</strong><br>There are two commonly-used methods to connect a wire to a port: by position or by name.</p><p><strong>By position</strong><br>The syntax to connect wires to ports by position should be familiar, as it uses a C-like syntax. When instantiating a module, ports are connected left to right according to the module&rsquo;s declaration. For example:</p><p><code>mod_a instance1 ( wa, wb, wc );</code></p><p>This instantiates a module of type mod_a and gives it an instance name of &ldquo;instance1&rdquo;, then connects signal wa (outside the new module) to the first port (in1) of the new module, wb to the second port (in2), and wc to the third port (out). One drawback of this syntax is that if the module&rsquo;s port list changes, all instantiations of the module will also need to be found and changed to match the new module.</p><p><strong>By name</strong><br>Connecting signals to a module&rsquo;s ports by name allows wires to remain correctly connected even if the port list changes. This syntax is more verbose, however.</p><p><code>mod_a instance2 ( .out(wc), .in1(wa), .in2(wb) );</code></p><p>The above line instantiates a module of type mod_a named &ldquo;instance2&rdquo;, then connects signal wa (outside the module) to the port named in1, wb to the port named in2, and wc to the port named out. Notice how the ordering of ports is irrelevant here because the connection will be made to the correct name, regardless of its position in the sub-module&rsquo;s port list. Also notice the period immediately preceding the port name in this syntax.</p><hr><h3 id=module>module<a hidden class=anchor aria-hidden=true href=#module>#</a></h3><p><img alt=module loading=lazy src=https://hdlbits.01xz.net/mw/images/c/c0/Module.png></p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module ( <span style=color:#66d9ef>input</span> a, <span style=color:#66d9ef>input</span> b, <span style=color:#66d9ef>output</span> out );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    mod_a u_mod_a (
</span></span><span style=display:flex><span>        .in1 (a),
</span></span><span style=display:flex><span>        .in2 (b),
</span></span><span style=display:flex><span>        .out (out)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=module_pos>module_pos<a hidden class=anchor aria-hidden=true href=#module_pos>#</a></h3><ul><li>This problem is similar to the previous one (module). You are given a module named mod_a that has 2 outputs and 4 inputs, in that order. You must connect the 6 ports by position to your top-level module&rsquo;s ports out1, out2, a, b, c, and d, in that order.
You are given the following module:
<img alt=module_pos loading=lazy src=https://hdlbits.01xz.net/mw/images/b/b7/Module_pos.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a, b, c, d,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out1, out2 );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    mod_a u_mod_a(out1, out2, a, b, c, d);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=module_name>module_name<a hidden class=anchor aria-hidden=true href=#module_name>#</a></h3><ul><li>This problem is similar to module. You are given a module named mod_a that has 2 outputs and 4 inputs, in some order. You must connect the 6 ports by name to your top-level module&rsquo;s ports:You are given the following module:
<img alt=module_name loading=lazy src=https://hdlbits.01xz.net/mw/images/d/dd/Module_name.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module ( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> b, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> c,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> d,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out1,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out2
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    mod_a u_mod_a(
</span></span><span style=display:flex><span>        .out1 (out1),
</span></span><span style=display:flex><span>        .out2 (out2),
</span></span><span style=display:flex><span>        .in1  (a),
</span></span><span style=display:flex><span>        .in2  (b),
</span></span><span style=display:flex><span>        .in3  (c),
</span></span><span style=display:flex><span>        .in4  (d)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=module_shift>module_shift<a hidden class=anchor aria-hidden=true href=#module_shift>#</a></h3><ul><li>You are given a module my_dff with two inputs and one output (that implements a D flip-flop). Instantiate three of them, then chain them together to make a shift register of length 3. The clk port needs to be connected to all instances.
Note that to make the internal connections, you will need to declare some wires. Be careful about naming your wires and module instances: the names must be unique.<br>The module provided to you is: <code>module my_dff ( input clk, input d, output q );</code>
<img alt=module_shift loading=lazy src=https://hdlbits.01xz.net/mw/images/6/60/Module_shift.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module ( <span style=color:#66d9ef>input</span> clk, <span style=color:#66d9ef>input</span> d, <span style=color:#66d9ef>output</span> q );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> q1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> q2;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    my_dff(clk, d, q1);
</span></span><span style=display:flex><span>    my_dff(clk, q1, q2);
</span></span><span style=display:flex><span>    my_dff(clk, q2, q);
</span></span><span style=display:flex><span>	
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=module_shift8>module_shift8<a hidden class=anchor aria-hidden=true href=#module_shift8>#</a></h3><ul><li>You are given a module my_dff8 with two inputs and one output (that implements a set of 8 D flip-flops). Instantiate three of them, then chain them together to make a 8-bit wide shift register of length 3. In addition, create a 4-to-1 multiplexer (not provided) that chooses what to output depending on sel[1:0]: The value at the input d, after the first, after the second, or after the third D flip-flop. (Essentially, sel selects how many cycles to delay the input, from zero to three clock cycles.)
The module provided to you is: <code>module my_dff8 ( input clk, input [7:0] d, output [7:0] q );</code><br>The multiplexer is not provided. One possible way to write one is inside an always block with a case statement inside.
<img alt=module_shift8 loading=lazy src=https://hdlbits.01xz.net/mw/images/7/76/Module_shift8.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module ( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> clk, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] d, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sel, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] q 
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] q1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] q2;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] q3;
</span></span><span style=display:flex><span>    my_dff8 (clk, d, q1);
</span></span><span style=display:flex><span>    my_dff8 (clk, q1, q2);
</span></span><span style=display:flex><span>    my_dff8 (clk, q2, q3);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// multiplexer: mux9to1v
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always</span>@(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span>(sel)
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;d0</span><span style=color:#f92672>:</span> q <span style=color:#f92672>=</span> d;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;d1</span><span style=color:#f92672>:</span> q <span style=color:#f92672>=</span> q1;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;d2</span><span style=color:#f92672>:</span> q <span style=color:#f92672>=</span> q2;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;d3</span><span style=color:#f92672>:</span> q <span style=color:#f92672>=</span> q3;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=module_half-adder>module_Half Adder<a hidden class=anchor aria-hidden=true href=#module_half-adder>#</a></h3><ul><li>You are given a module add16 that performs a 16-bit addition. Instantiate two of them to create a 32-bit adder. One add16 module computes the lower 16 bits of the addition result, while the second add16 module computes the upper 16 bits of the result, after receiving the carry-out from the first adder. Your 32-bit adder does not need to handle carry-in (assume 0) or carry-out (ignored), but the internal modules need to in order to function correctly. (In other words, the add16 module performs 16-bit a + b + cin, while your module performs 32-bit a + b).<br>Connect the modules together as shown in the diagram below. The provided module add16 has the following declaration:
<code>module add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout );</code>
<img alt=module_add loading=lazy src=https://hdlbits.01xz.net/mw/images/a/a3/Module_add.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum2;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> cout1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> cout2;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], b[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>, sum1, cout1);
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], b[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], cout1, sum2, cout2);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> sum <span style=color:#f92672>=</span> {sum2, sum1};
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=module_full-adder>module_Full Adder<a hidden class=anchor aria-hidden=true href=#module_full-adder>#</a></h3><ul><li>You are given a module add16 that performs a 16-bit addition. You must instantiate two of them to create a 32-bit adder. One add16 module computes the lower 16 bits of the addition result, while the second add16 module computes the upper 16 bits of the result. Your 32-bit adder does not need to handle carry-in (assume 0) or carry-out (ignored).<br>Connect the add16 modules together as shown in the diagram below. The provided module add16 has the following declaration:<br><code>module add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout );</code><br>Within each add16, 16 full adders (module add1, not provided) are instantiated to actually perform the addition. You must write the full adder module that has the following declaration:<br><code>module add1 ( input a, input b, input cin, output sum, output cout );</code><br>Recall that a full adder computes the sum and carry-out of a+b+cin.<br>In summary, there are three modules in this design:<ul><li>top_module — Your top-level module that contains two of&mldr;</li><li>add16, provided — A 16-bit adder module that is composed of 16 of&mldr;</li><li>add1 — A 1-bit full adder module.
<img alt=module_fadd loading=lazy src=https://hdlbits.01xz.net/mw/images/f/f3/Module_fadd.png></li></ul></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum2;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> cout1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> cout2;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], b[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>, sum1, cout1);
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], b[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], cout1, sum2, cout2);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> sum <span style=color:#f92672>=</span> {sum2, sum1};
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>module</span> add1 ( <span style=color:#66d9ef>input</span> a, <span style=color:#66d9ef>input</span> b, <span style=color:#66d9ef>input</span> cin,   <span style=color:#66d9ef>output</span> sum, <span style=color:#66d9ef>output</span> cout );
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> sum <span style=color:#f92672>=</span> a <span style=color:#f92672>^</span> b <span style=color:#f92672>^</span> cin;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> cout <span style=color:#f92672>=</span> (a<span style=color:#f92672>&amp;</span>b)<span style=color:#f92672>|</span>(b<span style=color:#f92672>&amp;</span>cin)<span style=color:#f92672>|</span>(cin<span style=color:#f92672>&amp;</span>a);
</span></span><span style=display:flex><span>    <span style=color:#75715e>// assign {cout, sum} = a + b + cin;
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=module_carry-select-adder>module_Carry Select Adder<a hidden class=anchor aria-hidden=true href=#module_carry-select-adder>#</a></h3><ul><li>One drawback of the ripple carry adder is that the delay for an adder to compute the carry out (from the carry-in, in the worst case) is fairly slow, and the second-stage adder cannot begin computing its carry-out until the first-stage adder has finished. This makes the adder slow. One improvement is a carry-select adder, shown below. The first-stage adder is the same as before, but we duplicate the second-stage adder, one assuming carry-in=0 and one assuming carry-in=1, then using a fast 2-to-1 multiplexer to select which result happened to be correct.<br>You are provided with the same module add16 as the previous exercise, which adds two 16-bit numbers with carry-in and produces a carry-out and 16-bit sum. You must instantiate three of these to build the carry-select adder, using your own 16-bit 2-to-1 multiplexer.<br><code>module add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout );</code><br>Connect the modules together as shown in the diagram below. The provided module add16 has the following declaration:
<img alt=module_sceladd loading=lazy src=https://hdlbits.01xz.net/mw/images/3/3e/Module_cseladd.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> sel;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] wire0, wire1;
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>], b[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>], <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>, sum[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], sel);
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], b[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>, wire0, );
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], b[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span>, wire1, );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// selector
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always</span>@(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span>(sel)
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span><span style=color:#f92672>:</span> sum[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>] <span style=color:#f92672>=</span> wire0;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span><span style=color:#f92672>:</span> sum[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>] <span style=color:#f92672>=</span> wire1;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ternary operator
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>// assign sum[31:16] = sel ? wire1 : wire0;
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=module_adder-subtractor>module_Adder-Subtractor<a hidden class=anchor aria-hidden=true href=#module_adder-subtractor>#</a></h3><ul><li>An adder-subtractor can be built from an adder by optionally negating one of the inputs, which is equivalent to inverting the input then adding 1. The net result is a circuit that can do two operations: (a + b + 0) and (a + ~b + 1).
Build the adder-subtractor below.
<img alt=module_addsub loading=lazy src=https://hdlbits.01xz.net/mw/images/a/ae/Module_addsub.png>
You are provided with a 16-bit adder module, which you need to instantiate twice:<br><code>module add16 ( input[15:0] a, input[15:0] b, input cin, output[15:0] sum, output cout );</code><br>Use a 32-bit wide XOR gate to invert the b input whenever sub is 1. (This can also be viewed as b[31:0] XORed with sub replicated 32 times. See replication operator.). Also connect the sub input to the carry-in of the adder.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> sub,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> cout;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] bin;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> bin <span style=color:#f92672>=</span> {<span style=color:#ae81ff>32</span>{sub}} <span style=color:#f92672>^</span> b;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>], bin[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>], sub,  sum[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>], cout);
</span></span><span style=display:flex><span>    add16 (a[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], bin[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>], cout, sum[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>],     );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h2 id=24-procedures>2.4 Procedures<a hidden class=anchor aria-hidden=true href=#24-procedures>#</a></h2><h3 id=alwaysblock>Alwaysblock<a hidden class=anchor aria-hidden=true href=#alwaysblock>#</a></h3><ul><li>For synthesizing hardware, two types of always blocks are relevant:<ul><li>Combinational: <code>always @(*)</code></li><li>Clocked: <code>always @(posedge clk)</code></li></ul></li><li>Combinational always blocks are equivalent to assign statements, thus there is always a way to express a combinational circuit both ways. The choice between which to use is mainly an issue of which syntax is more convenient. <strong>The syntax for code inside a procedural block is different from code that is outside.</strong> Procedural blocks have a richer set of statements (e.g., if-then, case), cannot contain continuous assignments*, but also introduces many new non-intuitive ways of making errors. (*<em>Procedural continuous assignments do exist, but are somewhat different from continuous assignments, and are not synthesizable.</em>)</li><li>For combinational always blocks, always use a sensitivity list of (*). Explicitly listing out the signals is error-prone (if you miss one), and is ignored for hardware synthesis. If you explicitly specify the sensitivity list and miss a signal, the synthesized hardware will still behave as though (*) was specified, but the simulation will not and not match the hardware&rsquo;s behaviour. (In SystemVerilog, use always_comb.)</li><li>A note on wire vs. reg: The left-hand-side of an assign statement must be a <em>net</em> type (e.g., wire), while the left-hand-side of a procedural assignment (in an always block) must be a <em>variable</em> type (e.g., reg). These types (wire vs. reg) have nothing to do with what hardware is synthesized, and is just syntax left over from Verilog&rsquo;s use as a hardware <em>simulation</em> language.
<img alt=alwayscomb loading=lazy src=https://hdlbits.01xz.net/mw/images/2/2b/Alwayscomb.png></li><li>Build an AND gate using both an assign statement and a combinational always block.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> out_assign,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> out_alwaysblock
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>	<span style=color:#66d9ef>assign</span> out_assign <span style=color:#f92672>=</span> a <span style=color:#f92672>&amp;</span> b;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    	out_alwaysblock <span style=color:#f92672>=</span> a <span style=color:#f92672>&amp;</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=clocked>Clocked<a hidden class=anchor aria-hidden=true href=#clocked>#</a></h3><ul><li><p>Clocked always blocks create a blob of combinational logic just like combinational always blocks, but also creates a set of flip-flops (or &ldquo;registers&rdquo;) at the output of the blob of combinational logic. Instead of the outputs of the blob of logic being visible immediately, the outputs are visible only immediately after the next (posedge clk).
<strong>Blocking vs. Non-Backing Assignment</strong></p></li><li><p>There are three types of assignments in Verilog:</p><ul><li><strong>Continuous</strong> assignments (<code>assign x = y;</code>): Can only be used when <strong>not</strong> inside a procedure (&ldquo;always block&rdquo;).</li><li>Procedural <strong>blocking</strong> assignment (<code>x = y;</code>): Can only be used inside a procedure.</li><li>Procedural <strong>non-blocking</strong> assignment (<code>x &lt;= y;</code>): Can only be used inside a procedure.</li></ul></li><li><p>In a <strong>combinational</strong> always block, use <strong>blocking</strong> assignments. In a <strong>clocked</strong> always block, used <strong>non-blocking</strong> assignments. A full understanding of why is not particularly usedful for hardware design and requires a good understanding of how Verilog simulators keep track of events. Not following this rule results in extremely hard to find errors that are both non-deterministic and differ between simulation and synthesized hardware.</p></li><li><p>Build an XOR gate three ways, using an assignment, a combinational always block, and a clocked always block. Note that the clocked always block precedures a different circuit from the other two: There is a flip-flop so the output is delayed.
<img alt=alwaysff loading=lazy src=https://hdlbits.01xz.net/mw/images/4/40/Alwaysff.png></p></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> out_assign,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> out_always_comb,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> out_always_ff   );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_assign <span style=color:#f92672>=</span> a <span style=color:#f92672>^</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    	out_always_comb <span style=color:#f92672>=</span> a <span style=color:#f92672>^</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>		out_always_ff <span style=color:#f92672>&lt;=</span> a <span style=color:#f92672>^</span> b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=if-statement>If statement<a hidden class=anchor aria-hidden=true href=#if-statement>#</a></h3><ul><li>An if statement usually creates a 2-to-1 multiplexer, selecting one input if the condition is true, and the other input if the condition is false.
<img alt=always_if_mux loading=lazy src=https://hdlbits.01xz.net/mw/images/9/9d/Always_if_mux.png></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (condition) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        out <span style=color:#f92672>=</span> x;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        out <span style=color:#f92672>=</span> y;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><ul><li><p>This is equivalent to using a continuous assignment with a conditional operator:<br><code>assign out = (condition) ? x : y;</code></p></li><li><p>However, the procedural if statement provides a new way to make mistakes. The circuit is combinational only if out is always assigned a value.</p></li><li><p>Build a 2-to-1 mux that chooses between a and b. Choose b if both sel_b1 and sel_b2 are true. Otherwise, choose a.
Do the same twice, once using assign statements and once using a procedural if statement.
\(\begin{array}{|c|c|c|}\hline
\text{sel\_b1}&\text{sel\_b2}&\text{out\_assign, out\_always} \\\hline
0&amp;0&amp;a\\\hline
0&amp;1&amp;a\\\hline
1&amp;0&amp;a\\\hline
1&amp;1&amp;b\\\hline
\end{array</p></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> a,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> sel_b1,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> sel_b2,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> out_assign,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> out_always   ); 
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_assign <span style=color:#f92672>=</span> sel_b1 <span style=color:#f92672>&amp;</span> sel_b2 <span style=color:#f92672>?</span> b <span style=color:#f92672>:</span> a;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (sel_b1 <span style=color:#f92672>&amp;</span> sel_b2) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        	out_always <span style=color:#f92672>=</span> b;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        	out_always <span style=color:#f92672>=</span> a;        
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// always @(*) begin
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//    case ({sel_b1, sel_b2})
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>	<span style=color:#75715e>//		2&#39;d0:begin
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>	<span style=color:#75715e>//			out_always = a;
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//        end
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//        2&#39;d1:begin
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>	<span style=color:#75715e>//			out_always = a;                
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//        end
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//        2&#39;d2:begin
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>	<span style=color:#75715e>//			out_always = a;                
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//        end
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//        2&#39;d3:begin
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>	<span style=color:#75715e>//			out_always = b;                
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//        end
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//    endcase
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>// end
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=if-statement-latches>If statement latches<a hidden class=anchor aria-hidden=true href=#if-statement-latches>#</a></h3><ul><li><p><strong>A common source of errors: How to avoid making latches</strong></p></li><li><p>When designing circuits, you must think first in terms of circuits:</p><ul><li>I want this logic gate</li><li>I want a combinational blob of logic that has these inputs and produces these outputs</li><li>I want a combinational blob of logic followed by a set of flip-flops</li></ul></li><li><p>What you <em>must not</em> do is write the code first, then hope it generates a proper circuit.</p><ul><li>If (cpu_overheated) then shut_off_computer = 1;</li><li>If (~arrived) then keep_driving = ~gas_tank_empty;</li></ul></li><li><p>Syntactically-correct code does not necessarily result in a reasonable circuit (combinational logic + flip-flops). The usual reason is: &ldquo;What happens in the cases other than those you specified?&rdquo;. Verilog&rsquo;s answer is: Keep the outputs unchanged.</p></li><li><p>This behaviour of &ldquo;keep outputs unchanged&rdquo; means the current state needs to be remembered, and thus produces a latch. Combinational logic (e.g., logic gates) cannot remember any state. Watch out for Warning (10240): &mldr; inferring latch(es)" messages. Unless the latch was intentional, it almost always indicates a bug. Combinational circuits must have a value assigned to all outputs under all conditions. This usually means you always need else clauses or a default value assigned to the outputs.</p></li></ul><p><strong>Demonstration</strong></p><ul><li>The following code contains incorrect behaviour that creates a latch. Fix the bugs so that you will shut off the computer only if it&rsquo;s really overheated, and stop driving if you&rsquo;ve arrived at your destination or you need to refuel.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (cpu_overheated)
</span></span><span style=display:flex><span>        shut_off_computer <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (<span style=color:#f92672>~</span>arrived)
</span></span><span style=display:flex><span>        keep_driving <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>gas_tank_empty;
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p><img alt=always_if2 loading=lazy src=https://hdlbits.01xz.net/mw/images/d/d1/Always_if2.png></p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>      cpu_overheated,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> shut_off_computer,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>      arrived,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>      gas_tank_empty,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> keep_driving  ); <span style=color:#75715e>//
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (cpu_overheated)
</span></span><span style=display:flex><span>            shut_off_computer <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span>
</span></span><span style=display:flex><span>            shut_off_computer <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (<span style=color:#f92672>~</span>arrived)
</span></span><span style=display:flex><span>            keep_driving <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>gas_tank_empty;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span>
</span></span><span style=display:flex><span>            keep_driving <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=case-statement>Case statement<a hidden class=anchor aria-hidden=true href=#case-statement>#</a></h3><ul><li>Case statements in Verilog are nearly equivalent to a sequence of if-elseif-else that compares one expression to a list of others. Its syntax and functionality differs from the switch statement in C.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>     <span style=color:#75715e>// This is a combinational circuit
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>case</span> (in)
</span></span><span style=display:flex><span>      <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span> 
</span></span><span style=display:flex><span>               out <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span>;  <span style=color:#75715e>// begin-end if &gt;1 statement
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>      <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>;
</span></span><span style=display:flex><span>      <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>&#39;bx;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><ul><li><p>The case statement begins with case and each &ldquo;case item&rdquo; ends with a colon. There is no &ldquo;switch&rdquo;.
Each case item can execute <em>exactly one</em> statement. This makes the &ldquo;break&rdquo; used in C unnecessary. But this means that if + you need more than one statement, you must use <code>begin ... end</code>.</p></li><li><p>Duplicate (and partially overlapping) case items are permitted. The first one that matches is used. C does not allow duplicate case items.</p></li><li><p>Create a 6-to-1 multiplexer. When sel is between 0 and 5, choose the corresponding data input. Otherwise, output 0. The data inputs and outputs are all 4 bits wide. Be careful of inferring latches.</p></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#75715e>// synthesis verilog_input_version verilog_2001
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>module</span> top_module ( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sel, 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data0,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data1,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data2,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data3,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data4,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data5,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out   );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span>(sel)
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>0</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> data0;
</span></span><span style=display:flex><span>			<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> data1;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>2</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> data2;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>3</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> data3;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>4</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> data4;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>5</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> data5;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> out <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=priority-encoder>Priority encoder<a hidden class=anchor aria-hidden=true href=#priority-encoder>#</a></h3><ul><li>A <em>priority encoder</em> is a combinational circuit that, when given an input bit vector, outputs the position of the first 1 bit in the vector. For example, a 8-bit priority encoder given the input <code>8'b10010000</code> would output 3&rsquo;d4, because bit[4] is first bit that is high.</li><li>Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>	<span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>	<span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pos
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>	<span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>		<span style=color:#66d9ef>case</span> (in)
</span></span><span style=display:flex><span>			<span style=color:#ae81ff>4&#39;h0</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//0000
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h1</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//0001
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h2</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h1</span>;  <span style=color:#75715e>//0010
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h3</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//0011
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h4</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h2</span>;  <span style=color:#75715e>//0100
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h5</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//0101
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h6</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h1</span>;  <span style=color:#75715e>//0110
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h7</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//0111
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h8</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h3</span>;  <span style=color:#75715e>//1000
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;h9</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//1001
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;ha</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h1</span>;  <span style=color:#75715e>//1010
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;hb</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//1011
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;hc</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h2</span>;  <span style=color:#75715e>//1100
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;hd</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//1101
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;he</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h1</span>;  <span style=color:#75715e>//1110
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#ae81ff>4&#39;hf</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2&#39;h0</span>;  <span style=color:#75715e>//1111
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>			<span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;b0</span>;
</span></span><span style=display:flex><span>		<span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>	<span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=priority-encoder-with-casez>Priority encoder with casez<a hidden class=anchor aria-hidden=true href=#priority-encoder-with-casez>#</a></h3><ul><li>Build previous problem with <code>casez</code>. If the case items in the case statement supported con&rsquo;t care bits. This is what case<strong>z</strong> is for: It treats bits that have the value z as don&rsquo;t care in the comparison.</li><li>A case statement behaves as though each item is checked sequentially (in reality, a big combinational logic function). Notice how there are certain inputs (e.g., 4&rsquo;b1111) that will match more than one case item. The first match is chosen (so 4&rsquo;b1111 matches the first item, out = 0, but not any of the later ones).<ul><li>There is also a similar casex that treats both x and z as don&rsquo;t-care. I don&rsquo;t see much purpose to using it over casez.</li><li>The digit ? is a synonym for z. so 2&rsquo;bz0 is the same as 2&rsquo;b?0</li></ul></li><li>It may be less error-prone to explicitly specify the priority behaviour rather than rely on the ordering of the case items. For example, the following will still behave the same way if some of the case items were reordered, because any bit pattern can only match at most one case item:</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pos  );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>casez</span>(in)
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>8</span>&#39;bzzzzzzz1: pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>8</span>&#39;bzzzzzz10: pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d1</span>;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>8</span>&#39;bzzzzz100: pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d2</span>;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>8</span>&#39;bzzzz1000: pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d3</span>;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>8</span>&#39;bzzz10000: pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d4</span>;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>8</span>&#39;bzz100000: pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d5</span>;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>8</span>&#39;bz1000000: pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d6</span>;
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>8</span><span style=color:#ae81ff>&#39;b10000000</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d7</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> pos <span style=color:#f92672>=</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=avoiding-latches>Avoiding latches<a hidden class=anchor aria-hidden=true href=#avoiding-latches>#</a></h3><ul><li>Suppose you&rsquo;re building a circuit to process scancodes from a PS/2 keyboard for a game. Given the last two bytes of scancodes received, you need to indicate whether one of the arrow keys on the keyboard have been pressed. This involves a fairly simple mapping, which can be implemented as a case statement (or if-elseif) with four cases.<br>\(\begin{array}{|c|c|}\hline
\text{Scancode [15:0]}&\text{Arrow key}\\\hline
\text{16&rsquo;he06b}&\text{left arrow}\\\hline
\text{16&rsquo;he072}&\text{down arrow}\\\hline
\text{16&rsquo;he074}&\text{right arrow}\\\hline
\text{16&rsquo;he075}&\text{up arrow}\\\hline
\text{Anything else}&\text{none}\\\hline
\end{array</li><li>Your circuit has one 16-bit input, and four outputs. Build this circuit that recognizes these four scancodes and asserts the correct output.</li><li>To avoid creating latches, all outputs must be assigned a value in all possible conditions. Simply having a <code>default</code> case is not enough. You must assign a value to all four outputs in all four cases and the default case. This can involve a lot of unnecessary typing. One easy way around this is to assign a &ldquo;default value&rdquo; to the outputs <em>before</em> the case statement:</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    up <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>; down <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>; left <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>; right <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>case</span> (scancode)
</span></span><span style=display:flex><span>        ... <span style=color:#75715e>// Set to 1 as necessary.
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><ul><li>This style of code ensures the outputs are assigned a value (of 0) in all possible cases unless the case statement overrides the assignment. This also means that a default: case item becomes unnecessary.</li><li><strong>Reminder</strong>: The logic synthesizer generates a combinational circuit that behaves equivalently to what the code describes.Hardware does not &ldquo;execute&rdquo; the lines of code in sequence.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] scancode,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> left,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> down,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> right,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> up  ); 
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        left <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        down <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        right <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        up <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span>(scancode)
</span></span><span style=display:flex><span>			<span style=color:#ae81ff>16&#39;he06b</span><span style=color:#f92672>:</span> left <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>			<span style=color:#ae81ff>16&#39;he072</span><span style=color:#f92672>:</span> down <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>			<span style=color:#ae81ff>16&#39;he074</span><span style=color:#f92672>:</span> right <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>			<span style=color:#ae81ff>16&#39;he075</span><span style=color:#f92672>:</span> up <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h2 id=25-more-verilog-features>2.5 More Verilog Features<a hidden class=anchor aria-hidden=true href=#25-more-verilog-features>#</a></h2><h3 id=conditional-ternary-operator>Conditional ternary operator<a hidden class=anchor aria-hidden=true href=#conditional-ternary-operator>#</a></h3><ul><li>Verilog has a ternary conditional operator ( ? : ) much like C:
<code>(condition ? if_true : if_false)</code></li><li>Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a &lt; b). Use the conditional operator to make two-way min circuits, then compose a few of them to create a 4-way min circuit. You&rsquo;ll probably want some wire vectors for the intermediate results.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a, b, c, d,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] min);<span style=color:#75715e>//
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] wire1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] wire2;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> wire1 <span style=color:#f92672>=</span> a <span style=color:#f92672>&gt;</span> b <span style=color:#f92672>?</span> b <span style=color:#f92672>:</span> a;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> wire2 <span style=color:#f92672>=</span> c <span style=color:#f92672>&gt;</span> d <span style=color:#f92672>?</span> d <span style=color:#f92672>:</span> c;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> min <span style=color:#f92672>=</span> wire1 <span style=color:#f92672>&gt;</span> wire2 <span style=color:#f92672>?</span> wire2 <span style=color:#f92672>:</span> wire1;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h3 id=reduction-operators>Reduction operators<a hidden class=anchor aria-hidden=true href=#reduction-operators>#</a></h3><ul><li>Some syntactic sugar for reduction:</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#f92672>&amp;</span> a[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]    <span style=color:#75715e>// AND: a[3] &amp; a[2] &amp; a[1] &amp; a[0]. Equivalent to (a[3:0] == 4&#39;hf)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#f92672>|</span> b[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]    <span style=color:#75715e>// OR: b[3] | b[2] | b[1] | b[0]. Equivalent to (b[3:0] != 4&#39;h0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#f92672>^</span> c[<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]    <span style=color:#75715e>// XOR: c[2] ^ c[1] ^ c[0]
</span></span></span></code></pre></div><ul><li>Parity checking is often used as a simple method of detecting errors when transmitting data through an imperfect channel. Create a circuit that will compute a parity bit for a 8-bit byte (which will add a 9th bit to the byte). We will use &ldquo;even&rdquo; parity, where the parity bit is just the XOR of all 8 data bits.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> parity); 
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> parity <span style=color:#f92672>=</span> <span style=color:#f92672>^</span> in;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=reduction-even-wider-gates>Reduction: Even wider gates<a hidden class=anchor aria-hidden=true href=#reduction-even-wider-gates>#</a></h3><ul><li>Build a combinational circuit with 100 inputs, in[99:0]. There are 3 outputs:<ul><li>out_and: output of a 100-input AND gate.</li><li>out_or: output of a 100-input OR gate.</li><li>out_xor: output of a 100-input XOR gate.</li></ul></li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>99</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out_and,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out_or,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> out_xor );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_and <span style=color:#f92672>=</span> <span style=color:#f92672>&amp;</span> in;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_or <span style=color:#f92672>=</span> <span style=color:#f92672>|</span> in;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>assign</span> out_xor <span style=color:#f92672>=</span> <span style=color:#f92672>^</span> in;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=combinational-for-loop-vector-reversal>Combinational for-loop: Vector reversal<a hidden class=anchor aria-hidden=true href=#combinational-for-loop-vector-reversal>#</a></h3><ul><li>Given a 100-bit input vector [99:0], reverse its bit ordering.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>99</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>99</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>for</span> (<span style=color:#66d9ef>int</span> i <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>; i <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>100</span>; i<span style=color:#f92672>++</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            out[i] <span style=color:#f92672>=</span> in[<span style=color:#ae81ff>99</span> <span style=color:#f92672>-</span> i];
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=combinational-for-loop-255-bit-population-count>Combinational for-loop: 255-bit population count<a hidden class=anchor aria-hidden=true href=#combinational-for-loop-255-bit-population-count>#</a></h3><ul><li>A &ldquo;population count&rdquo; circuit counts the number of &lsquo;1&rsquo;s in an input vector. Build a population count circuit for a 255-bit input vector.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>254</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] out );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        out <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>for</span> (<span style=color:#66d9ef>int</span> i <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>; i <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>255</span>; i<span style=color:#f92672>++</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            out <span style=color:#f92672>+=</span> in[i];
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=generate-for-loop-100-bit-binary-adder>Generate for-loop: 100-bit binary adder<a hidden class=anchor aria-hidden=true href=#generate-for-loop-100-bit-binary-adder>#</a></h3><ul><li>Create a 100-bit binary ripple-carry adder by instantiating 100 full adders. The adder adds two 100-bit numbers and a carry-in to produce a 100-bit sum and carry out. To encourage you to actually instantiate full adders, also output the carry-out from each full adder in the ripple-carry adder. cout[99] is the final carry-out from the last full adder, and is the carry-out you usually see.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>99</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a, b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> cin,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>99</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] cout,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>99</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span> @(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        {cout[<span style=color:#ae81ff>0</span>], sum[<span style=color:#ae81ff>0</span>]} <span style=color:#f92672>=</span> a[<span style=color:#ae81ff>0</span>] <span style=color:#f92672>+</span> b[<span style=color:#ae81ff>0</span>] <span style=color:#f92672>+</span> cin;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>for</span> (<span style=color:#66d9ef>int</span> i <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>; i <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>100</span>; i<span style=color:#f92672>++</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            {cout[i], sum[i]} <span style=color:#f92672>=</span> a[i] <span style=color:#f92672>+</span> b[i] <span style=color:#f92672>+</span> cout[i<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>];
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><hr><h3 id=generate-for-loop-100-digit-bcd-adder>Generate for-loop: 100-digit BCD adder<a hidden class=anchor aria-hidden=true href=#generate-for-loop-100-digit-bcd-adder>#</a></h3><ul><li>You are provided with a BCD one-digit adder named bcd_fadd that adds two BCD digits and carry-in, and produces a sum and carry-out.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> bcd_fadd (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>     cin,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span>   cout,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum );
</span></span></code></pre></div><ul><li>Instantiate 100 copies of bcd_fadd to create a 100-digit BCD ripple-carry adder. Your adder should add two 100-digit BCD numbers (packed into 400-bit vectors) and a carry-in to produce a 100-digit sum and carry out.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-Verilog data-lang=Verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_module( 
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>399</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a, b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> cin,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> cout,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> [<span style=color:#ae81ff>399</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sum );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>wire</span>[<span style=color:#ae81ff>99</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] carryin;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>generate</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>genvar</span> i;
</span></span><span style=display:flex><span>        bcd_fadd(a[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], b[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>], cin, carryin[<span style=color:#ae81ff>0</span>], sum[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]);
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>for</span> (i <span style=color:#f92672>=</span> <span style=color:#ae81ff>4</span>; i <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>400</span>; i <span style=color:#f92672>+=</span> <span style=color:#ae81ff>4</span>) <span style=color:#66d9ef>begin</span><span style=color:#f92672>:</span>adder
</span></span><span style=display:flex><span>            bcd_fadd(a[i<span style=color:#f92672>+</span><span style=color:#ae81ff>3</span><span style=color:#f92672>:</span>i], b[i<span style=color:#f92672>+</span><span style=color:#ae81ff>3</span><span style=color:#f92672>:</span>i], carryin[i<span style=color:#f92672>/</span><span style=color:#ae81ff>4</span><span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>], carryin[i<span style=color:#f92672>/</span><span style=color:#ae81ff>4</span>], sum[i<span style=color:#f92672>+</span><span style=color:#ae81ff>3</span><span style=color:#f92672>:</span>i]);
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>assign</span> cout <span style=color:#f92672>=</span> carryin[<span style=color:#ae81ff>99</span>];
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>endgenerate</span>    
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div></div><footer class=post-footer><ul class=post-tags><li><a href=https://intervalrain.github.io/tags/vhdl/>VHDL</a></li><li><a href=https://intervalrain.github.io/tags/programming/>Programming</a></li><li><a href=https://intervalrain.github.io/tags/verilog/>Verilog</a></li><li><a href=https://intervalrain.github.io/tags/hdlbits/>HDLbits</a></li></ul></footer><script src=https://utteranc.es/client.js repo=Reid00/hugo-blog-talks issue-term=pathname label=Comment theme=github-light crossorigin=anonymous async></script></article></main><footer class=footer><span>&copy; 2025 <a href=https://intervalrain.github.io/>Rain Hu's Workspace</a></span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
<a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentColor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="複製";function s(){t.innerHTML="已複製！",setTimeout(()=>{t.innerHTML="複製"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>