#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Nov 23 18:30:44 2019
# Process ID: 32389
# Log file: /home/ugrads/q/quydao1462/vivado.log
# Journal file: /home/ugrads/q/quydao1462/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ugrads/q/quydao1462/lab12/lab12.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softwares/Linux/xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 6157.688 ; gain = 235.844 ; free physical = 1165 ; free virtual = 152422
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tlc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
xvlog -m64 --relax -prj tlc_fsm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/tlc_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 93f0715a473644b7badb07af2c7241ec --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tlc_fsm_tb_behav xil_defaultlib.tlc_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tlc_fsm
Compiling module xil_defaultlib.tlc_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tlc_fsm_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/xsim.dir/tlc_fsm_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3980500327 -regid "210908451_1777500872_210647362_106" -xml /home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/xsim.dir/..."
    (file "/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav/xsim.dir/tlc_fsm_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 23 18:32:59 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/q/quydao1462/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tlc_fsm_tb_behav -key {Behavioral:sim_1:Functional:tlc_fsm_tb} -tclbatch {tlc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tlc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tlc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6211.738 ; gain = 50.051 ; free physical = 952 ; free virtual = 152211
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 18:39:27 2019...
