<pre>name: empty_test_3
description: Test
should_fail: 0
tags: 5.3 5.4
files: <a href="../../../../tests/generic/empty/empty_test_3.sv" target="file-frame">tests/generic/empty/empty_test_3.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../../tests/generic/empty/empty_test_3.sv" target="file-frame">tests/generic/empty/empty_test_3.sv</a>' to AST representation.
Successfully finished Verilog frontend.
</pre>