D:/Verilog/asdasd.v {1 {vlog -work work -stats=none D:/Verilog/asdasd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FullAdder
-- Compiling module FourBitAdder
-- Compiling module test

Top level modules:
	test

} {} {}} D:/Verilog/a.v {1 {vlog -work work -stats=none {D:\Verilog\a.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ques

Top level modules:
	ques

} {} {}}
