{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "4e9d3c8b-e57b-4ea2-9745-3b5ef7c6476e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Output written to /home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/digitrec.cpp\n",
      "g++ -g -I/opt/xilinx/Vivado/2019.2/include -DK_CONST=3 digitrec.cpp digitrec_test.cpp -o digitrec_3-nn_tb\n",
      "mkdir -p result\n",
      "./digitrec_3-nn_tb | tee result/digitrec_3-nn_sw_result.txt\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x2 \tExpected=2\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x2 \tExpected=2\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x2 \tExpected=2\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x2 \tExpected=2\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x2 \tExpected=2\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x2 \tExpected=2\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x2 \tExpected=2\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x2 \tExpected=2\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x2 \tExpected=2\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x2 \tExpected=2\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x2 \tExpected=2\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x2 \tExpected=2\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x2 \tExpected=2\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x2 \tExpected=2\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x2 \tExpected=2\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x2 \tExpected=2\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x2 \tExpected=2\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x2 \tExpected=2\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x2 \tExpected=2\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x2 \tExpected=2\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x2 \tExpected=2\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x2 \tExpected=2\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x2 \tExpected=2\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x2 \tExpected=2\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x2 \tExpected=2\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x2 \tExpected=2\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x2 \tExpected=2\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x2 \tExpected=2\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x2 \tExpected=2\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x2 \tExpected=2\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x2 \tExpected=2\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x3 \tExpected=3\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x3 \tExpected=3\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x3 \tExpected=3\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x3 \tExpected=3\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x3 \tExpected=3\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x3 \tExpected=3\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x3 \tExpected=3\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x3 \tExpected=3\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x3 \tExpected=3\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x3 \tExpected=3\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x3 \tExpected=3\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x3 \tExpected=3\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x3 \tExpected=3\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x4 \tExpected=4\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x4 \tExpected=4\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x4 \tExpected=4\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x4 \tExpected=4\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x4 \tExpected=4\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x4 \tExpected=4\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x4 \tExpected=4\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x4 \tExpected=4\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x4 \tExpected=4\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x4 \tExpected=4\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x4 \tExpected=4\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x4 \tExpected=4\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x4 \tExpected=4\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x4 \tExpected=4\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x4 \tExpected=4\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x4 \tExpected=4\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x4 \tExpected=4\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x4 \tExpected=4\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x4 \tExpected=4\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x4 \tExpected=4\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x4 \tExpected=4\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x4 \tExpected=4\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x4 \tExpected=4\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x4 \tExpected=4\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x4 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x4 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 61.1%\n",
      "source /opt/xilinx/Vivado/2019.2/settings64.sh; vivado_hls -f run.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'sl3489' on host 'en-ec-rhel-ecelinux-12.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Mon Dec 09 12:54:20 EST 2024\n",
      "INFO: [HLS 200-10] On os \"Red Hat Enterprise Linux release 8.10 (Ootpa)\"\n",
      "INFO: [HLS 200-10] In directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2'\n",
      "Sourcing Tcl script 'run.tcl'\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x4 \tExpected=4\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x4 \tExpected=4\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x4 \tExpected=4\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x4 \tExpected=4\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x4 \tExpected=4\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x4 \tExpected=4\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x4 \tExpected=4\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x4 \tExpected=4\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x4 \tExpected=4\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x4 \tExpected=4\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x4 \tExpected=4\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x4 \tExpected=4\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x4 \tExpected=4\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x4 \tExpected=4\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x4 \tExpected=4\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x4 \tExpected=4\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x4 \tExpected=4\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x4 \tExpected=4\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x4 \tExpected=4\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x4 \tExpected=4\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x4 \tExpected=4\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x4 \tExpected=4\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x4 \tExpected=4\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x5 \tExpected=5\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x5 \tExpected=5\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 85%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "ERROR: [HLS 214-124] use of undeclared identifier 'K_CONST': digitrec.cpp:100\n",
      "ERROR: [HLS 214-124] use of undeclared identifier 'K_CONST': digitrec.cpp:147\n",
      "Wrong pragma usage.\n",
      "    while executing\n",
      "\"source run.tcl\"\n",
      "    (\"uplevel\" body line 1)\n",
      "    invoked from within\n",
      "\"uplevel \\#0 [list source $arg] \"\n",
      "\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Dec  9 12:54:41 2024...\n",
      "rm digitrec_3-nn_tb\n",
      "\n",
      "make: *** [Makefile:39: result/knn_result.csv] Error 1\n",
      "\n",
      "Compilation failed. Updating prompt with error messages.\n",
      "Output written to /home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/digitrec.cpp\n",
      "g++ -g -I/opt/xilinx/Vivado/2019.2/include -DK_CONST=3 digitrec.cpp digitrec_test.cpp -o digitrec_3-nn_tb\n",
      "mkdir -p result\n",
      "./digitrec_3-nn_tb | tee result/digitrec_3-nn_sw_result.txt\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x2 \tExpected=2\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x2 \tExpected=2\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x2 \tExpected=2\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x2 \tExpected=2\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x2 \tExpected=2\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x2 \tExpected=2\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x2 \tExpected=2\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x2 \tExpected=2\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x2 \tExpected=2\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x2 \tExpected=2\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x2 \tExpected=2\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x2 \tExpected=2\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x2 \tExpected=2\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x2 \tExpected=2\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x2 \tExpected=2\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x2 \tExpected=2\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x2 \tExpected=2\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x2 \tExpected=2\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x2 \tExpected=2\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x2 \tExpected=2\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x2 \tExpected=2\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x2 \tExpected=2\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x2 \tExpected=2\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x2 \tExpected=2\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x2 \tExpected=2\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x2 \tExpected=2\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x2 \tExpected=2\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x2 \tExpected=2\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x2 \tExpected=2\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x2 \tExpected=2\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x2 \tExpected=2\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x3 \tExpected=3\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x3 \tExpected=3\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x3 \tExpected=3\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x3 \tExpected=3\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x3 \tExpected=3\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x3 \tExpected=3\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x3 \tExpected=3\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x3 \tExpected=3\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x3 \tExpected=3\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x3 \tExpected=3\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x3 \tExpected=3\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x3 \tExpected=3\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x3 \tExpected=3\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x4 \tExpected=4\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x4 \tExpected=4\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x4 \tExpected=4\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x4 \tExpected=4\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x4 \tExpected=4\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x4 \tExpected=4\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x4 \tExpected=4\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x4 \tExpected=4\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x4 \tExpected=4\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x4 \tExpected=4\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x4 \tExpected=4\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x4 \tExpected=4\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x4 \tExpected=4\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x4 \tExpected=4\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x4 \tExpected=4\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x4 \tExpected=4\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x4 \tExpected=4\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x4 \tExpected=4\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x4 \tExpected=4\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x4 \tExpected=4\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x4 \tExpected=4\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x4 \tExpected=4\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x4 \tExpected=4\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x4 \tExpected=4\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x4 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x4 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 61.1%\n",
      "source /opt/xilinx/Vivado/2019.2/settings64.sh; vivado_hls -f run.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'sl3489' on host 'en-ec-rhel-ecelinux-12.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Mon Dec 09 12:54:55 EST 2024\n",
      "INFO: [HLS 200-10] On os \"Red Hat Enterprise Linux release 8.10 (Ootpa)\"\n",
      "INFO: [HLS 200-10] In directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2'\n",
      "Sourcing Tcl script 'run.tcl'\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x1 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x1 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x1 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x1 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x1 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x1 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x1 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x1 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x1 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x1 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 100%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 2003 ; free virtual = 15199\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 2004 ; free virtual = 15200\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1985 ; free virtual = 15183\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:64: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 1980 ; free virtual = 15178\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'knn_init_inner' (digitrec.cpp:28) in function 'digitrec' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (digitrec.cpp:140) in function 'knn_vote' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'flatten_inner' (digitrec.cpp:98) in function 'sort_knn' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (digitrec.cpp:68) in function 'update_knn' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (digitrec.cpp:71) in function 'update_knn' automatically.\n",
      "INFO: [HLS 200-489] Unrolling loop 'knn_init_inner' (digitrec.cpp:28) in function 'digitrec' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (digitrec.cpp:140) in function 'knn_vote' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_inner' (digitrec.cpp:98) in function 'sort_knn' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:68) in function 'update_knn' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (digitrec.cpp:71) in function 'update_knn' completely with a factor of 0.\n",
      "INFO: [XFORM 203-102] Partitioning array 'knn_set.V' (digitrec.cpp:22) in dimension 2 automatically.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 1952 ; free virtual = 15151\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances[0].V' (digitrec.cpp:75:7)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:99:45)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:100:21)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:111:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:112:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:113:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:114:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:139:24)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:141:12)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'knn_set[0].V' (digitrec.cpp:28:7)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 1932 ; free virtual = 15131\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 32.83 seconds; current allocated memory: 176.900 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 177.024 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 177.188 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 177.377 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 177.484 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 177.612 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 177.799 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 177.971 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 178.208 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 179.021 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_distances' to 'knn_vote_sorted_dbkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_labels' to 'knn_vote_sorted_lcud' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 180.237 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingdEe' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_0_V' to 'digitrec_knn_set_eOg' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 181.130 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 156.76 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_dbkb_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_lcud_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_counts_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingdEe_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'digitrec_knn_set_eOg_ram (RAM)' using distributed RAMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 1899 ; free virtual = 15107\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/2-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/2-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/2-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/2-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x5 \tExpected=5\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 99.4%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 2151 ; free virtual = 15348\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 2151 ; free virtual = 15348\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2149 ; free virtual = 15348\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:64: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2149 ; free virtual = 15349\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2143 ; free virtual = 15344\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances.V' (digitrec.cpp:72:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances.V' (digitrec.cpp:75:7)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:99:45)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:100:21)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:111:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:112:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:113:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:114:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:139:24)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:141:12)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'knn_set.V' (digitrec.cpp:28:7)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2127 ; free virtual = 15328\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 34.74 seconds; current allocated memory: 217.804 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.010 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 218.193 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 218.432 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.543 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 218.696 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 218.877 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 219.092 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 219.394 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 220.554 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_distances' to 'knn_vote_sorted_dbkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_labels' to 'knn_vote_sorted_lcud' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 221.936 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingdEe' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 222.963 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 149.94 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_dbkb_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_lcud_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_counts_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingdEe_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'digitrec_knn_set_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2098 ; free virtual = 15308\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/3-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/3-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/3-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/3-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x4 \tExpected=4\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 98.9%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2106 ; free virtual = 15304\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2106 ; free virtual = 15304\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2104 ; free virtual = 15304\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:64: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2104 ; free virtual = 15304\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1168.539 ; gain = 530.516 ; free physical = 2098 ; free virtual = 15299\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances.V' (digitrec.cpp:72:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances.V' (digitrec.cpp:75:7)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:99:45)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:100:21)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:111:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:112:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:113:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:114:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:139:24)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:141:12)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'knn_set.V' (digitrec.cpp:28:7)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2081 ; free virtual = 15282\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 35.26 seconds; current allocated memory: 256.191 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 256.399 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 256.592 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 256.843 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 256.954 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 257.107 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 257.262 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 257.477 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.806 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 258.993 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_distances' to 'knn_vote_sorted_dbkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_labels' to 'knn_vote_sorted_lcud' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 260.506 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingdEe' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 261.537 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 149.94 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_dbkb_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_lcud_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_counts_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingdEe_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'digitrec_knn_set_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:36 ; elapsed = 00:01:49 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2055 ; free virtual = 15265\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/4-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/4-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/4-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/4-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x4 \tExpected=4\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x4 \tExpected=4\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x4 \tExpected=4\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x9 \tExpected=9\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 97.2%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:03 ; elapsed = 00:02:19 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2066 ; free virtual = 15264\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:03 ; elapsed = 00:02:19 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2067 ; free virtual = 15265\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2068 ; free virtual = 15268\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:64: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2067 ; free virtual = 15267\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2066 ; free virtual = 15267\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances.V' (digitrec.cpp:72:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances.V' (digitrec.cpp:75:7)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:99:45)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:100:21)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:111:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:112:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:113:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:114:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:139:24)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:141:12)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'knn_set.V' (digitrec.cpp:28:7)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2056 ; free virtual = 15258\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 33.5 seconds; current allocated memory: 283.719 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 283.929 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 284.109 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 284.348 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 284.461 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 284.614 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 284.764 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 284.979 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 285.280 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.473 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_distances' to 'knn_vote_sorted_dbkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_labels' to 'knn_vote_sorted_lcud' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 287.855 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingdEe' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 288.884 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 148.94 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_dbkb_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_lcud_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_counts_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingdEe_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'digitrec_knn_set_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:07 ; elapsed = 00:02:24 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2031 ; free virtual = 15242\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/5-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/5-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/5-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/5-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x4 \tExpected=4\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 99.4%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:35 ; elapsed = 00:02:55 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2030 ; free virtual = 15230\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:35 ; elapsed = 00:02:55 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2030 ; free virtual = 15230\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:36 ; elapsed = 00:02:56 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2027 ; free virtual = 15229\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:64: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:36 ; elapsed = 00:02:56 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2027 ; free virtual = 15229\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:36 ; elapsed = 00:02:57 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2026 ; free virtual = 15229\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances.V' (digitrec.cpp:72:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances.V' (digitrec.cpp:75:7)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:99:45)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:100:21)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:111:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:112:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_distances.V' (digitrec.cpp:113:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'sorted_labels.V' (digitrec.cpp:114:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:139:24)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'counts.V' (digitrec.cpp:141:12)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'knn_set.V' (digitrec.cpp:28:7)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:36 ; elapsed = 00:02:57 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2015 ; free virtual = 15219\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 34.82 seconds; current allocated memory: 311.008 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 311.218 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 311.409 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 311.658 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 311.768 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 311.922 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 312.075 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 312.296 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 312.607 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 313.818 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_distances' to 'knn_vote_sorted_dbkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'knn_vote_sorted_labels' to 'knn_vote_sorted_lcud' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 315.239 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingdEe' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 316.277 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 148.94 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_dbkb_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_sorted_lcud_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_counts_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingdEe_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'digitrec_knn_set_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:39 ; elapsed = 00:03:01 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 1995 ; free virtual = 15208\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-112] Total elapsed time: 181.43 seconds; peak allocated memory: 316.277 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Dec  9 12:57:57 2024...\n",
      "rm digitrec_3-nn_tb\n",
      "\n",
      "\n",
      "Compilation successful!\n",
      "Compilation attempts: 2\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import subprocess\n",
    "from openai import OpenAI\n",
    "\n",
    "# Model name\n",
    "model_name = \"Meta-Llama-3.1-70B-Instruct\"\n",
    "# Disable tokenizers parallelism warning\n",
    "os.environ[\"TOKENIZERS_PARALLELISM\"] = \"false\"\n",
    "\n",
    "# Function to read content from a .txt file\n",
    "def read_txt(file_path):\n",
    "    try:\n",
    "        with open(file_path, 'r', encoding='utf-8') as file:\n",
    "            return file.read()  # Read the entire file content\n",
    "    except Exception as e:\n",
    "        print(f\"Error reading file: {e}\")\n",
    "        return \"\"\n",
    "\n",
    "# Function to write content to a .txt file\n",
    "def write_txt(file_path, content):\n",
    "    try:\n",
    "        with open(file_path, 'w', encoding='utf-8') as file:\n",
    "            file.write(content)\n",
    "    except Exception as e:\n",
    "        print(f\"Error writing to file: {e}\")\n",
    "\n",
    "# Function to run make command and capture output\n",
    "def run_make():\n",
    "    try:\n",
    "        result = subprocess.run([\"make\"], capture_output=True, text=True)\n",
    "        return result.returncode, result.stdout, result.stderr\n",
    "    except Exception as e:\n",
    "        print(f\"Error running make: {e}\")\n",
    "        return -1, \"\", str(e)\n",
    "\n",
    "# Initialize OpenAI client\n",
    "client = OpenAI(\n",
    "    base_url=\"https://api.sambanova.ai/v1\",\n",
    "    api_key=\"yourapikey\",\n",
    ")\n",
    "\n",
    "# Read the C++ code from the files\n",
    "cpp_code = read_txt(\"/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/digitrecGen.cpp\")\n",
    "\n",
    "# Create the initial prompt with the code included\n",
    "prompt = f\"Your task is to optimize the design in `digitrecGen.cpp` using HLS pragmas or directives. You only need to insert the Vivado HLS pragmas `set_directive_unroll` and `set_directive_array_partition` at appropriate positions. Please avoid unrolling the outermost loop so your design would not require excessive chip area. Here is the digitrecGen.cpp code:\\n\\n{cpp_code}\"\n",
    "\n",
    "# Initialize variables for tracking attempts\n",
    "attempts = 1\n",
    "max_attempts = 5  # Set a limit to avoid infinite loops\n",
    "\n",
    "while attempts < max_attempts:\n",
    "    # Send the API request\n",
    "    completion = client.chat.completions.create(\n",
    "        model=model_name,\n",
    "        messages=[\n",
    "            {\n",
    "                \"role\": \"user\",\n",
    "                \"content\": prompt\n",
    "            }\n",
    "        ]\n",
    "    )\n",
    "\n",
    "    # Get the response content\n",
    "    response_content = completion.choices[0].message.content\n",
    "\n",
    "    # Extract the code part from the response\n",
    "    import re\n",
    "    code_block = re.search(r'```(.*?)```', response_content, re.DOTALL)\n",
    "    if code_block:\n",
    "        code_content = code_block.group(1).strip()\n",
    "    else:\n",
    "        code_content = response_content.strip()\n",
    "\n",
    "    # Remove any leading \"cpp\" from the code content\n",
    "    if code_content.startswith(\"cpp\"):\n",
    "        code_content = code_content[3:].strip()\n",
    "\n",
    "    # Write the code content to a file\n",
    "    output_file_path = \"/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/digitrec.cpp\"\n",
    "    write_txt(output_file_path, code_content)\n",
    "    print(f\"Output written to {output_file_path}\")\n",
    "\n",
    "    # Run make command\n",
    "    returncode, stdout, stderr = run_make()\n",
    "    print(stdout)\n",
    "    print(stderr)\n",
    "\n",
    "    if returncode == 0:\n",
    "        print(\"Compilation successful!\")\n",
    "        break\n",
    "    else:\n",
    "        print(\"Compilation failed. Updating prompt with error messages.\")\n",
    "        prompt += f\"\\n\\nThe compilation failed with the following errors:\\n{stderr}\"\n",
    "        attempts += 1\n",
    "\n",
    "print(f\"Compilation attempts: {attempts}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "308694ec-a0bf-4a3c-be72-2b378f44d573",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a0431f49-f992-46bc-a54b-40a9cec5625d",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
