#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Nov 22 03:30:41 2024
# Process ID: 1289105
# Current directory: /mnt/build/fukun/pan_vivado/pan_viva/pan_viva.runs/PAN_TEST_pan_0_0_synth_1
# Command line: vivado -log PAN_TEST_pan_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PAN_TEST_pan_0_0.tcl
# Log file: /mnt/build/fukun/pan_vivado/pan_viva/pan_viva.runs/PAN_TEST_pan_0_0_synth_1/PAN_TEST_pan_0_0.vds
# Journal file: /mnt/build/fukun/pan_vivado/pan_viva/pan_viva.runs/PAN_TEST_pan_0_0_synth_1/vivado.jou
# Running On: fpga-tools, OS: Linux, CPU Frequency: 2893.202 MHz, CPU Physical cores: 16, Host memory: 135075 MB
#-----------------------------------------------------------
source PAN_TEST_pan_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.047 ; gain = 0.023 ; free physical = 25656 ; free virtual = 30648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/build/fukun/pan_ip_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PAN_TEST_pan_0_0
Command: synth_design -top PAN_TEST_pan_0_0 -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1289359
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.418 ; gain = 398.625 ; free physical = 23554 ; free virtual = 28618
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PAN_TEST_pan_0_0' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ip/PAN_TEST_pan_0_0/synth/PAN_TEST_pan_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pan' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan.v:9]
INFO: [Synth 8-6157] synthesizing module 'pan_flipArray_RAM_AUTO_1R1W' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_flipArray_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pan_flipArray_RAM_AUTO_1R1W' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_flipArray_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pan_pan_Pipeline_1' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_pan_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pan_flow_control_loop_pipe_sequential_init' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pan_flow_control_loop_pipe_sequential_init' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pan_pan_Pipeline_1' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_pan_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pan_getLeadingBits' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_getLeadingBits.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pan_getLeadingBits' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_getLeadingBits.v:9]
INFO: [Synth 8-6157] synthesizing module 'pan_process_r' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r.v:9]
INFO: [Synth 8-6157] synthesizing module 'pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.dat' is read successfully [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:117]
INFO: [Synth 8-3876] $readmem data file './pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.dat' is read successfully [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:118]
INFO: [Synth 8-3876] $readmem data file './pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.dat' is read successfully [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:119]
INFO: [Synth 8-3876] $readmem data file './pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.dat' is read successfully [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:120]
INFO: [Synth 8-3876] $readmem data file './pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.dat' is read successfully [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:121]
INFO: [Synth 8-3876] $readmem data file './pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.dat' is read successfully [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:122]
INFO: [Synth 8-3876] $readmem data file './pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.dat' is read successfully [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:123]
INFO: [Synth 8-3876] $readmem data file './pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.dat' is read successfully [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:124]
INFO: [Synth 8-6155] done synthesizing module 'pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'pan_sparsemux_21_4_128_1_1' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_sparsemux_21_4_128_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pan_sparsemux_21_4_128_1_1' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_sparsemux_21_4_128_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pan_process_r' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_process_r.v:9]
INFO: [Synth 8-6157] synthesizing module 'pan_pan_Pipeline_VITIS_LOOP_39_2' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_pan_Pipeline_VITIS_LOOP_39_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pan_pan_Pipeline_VITIS_LOOP_39_2' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_pan_Pipeline_VITIS_LOOP_39_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'pan_control_s_axi' [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_control_s_axi.v:177]
INFO: [Synth 8-6155] done synthesizing module 'pan_control_s_axi' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan_control_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pan' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ipshared/332b/hdl/verilog/pan.v:9]
INFO: [Synth 8-6155] done synthesizing module 'PAN_TEST_pan_0_0' (0#1) [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ip/PAN_TEST_pan_0_0/synth/PAN_TEST_pan_0_0.v:53]
WARNING: [Synth 8-7129] Port reset in module pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pan_flipArray_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3182.387 ; gain = 489.594 ; free physical = 23411 ; free virtual = 28489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3197.230 ; gain = 504.438 ; free physical = 23408 ; free virtual = 28487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3197.230 ; gain = 504.438 ; free physical = 23408 ; free virtual = 28487
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3197.230 ; gain = 0.000 ; free physical = 23407 ; free virtual = 28485
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ip/PAN_TEST_pan_0_0/constraints/pan_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3351.762 ; gain = 5.938 ; free physical = 23269 ; free virtual = 28360
Finished Parsing XDC File [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.gen/sources_1/bd/PAN_TEST/ip/PAN_TEST_pan_0_0/constraints/pan_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.runs/PAN_TEST_pan_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.runs/PAN_TEST_pan_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3351.762 ; gain = 0.000 ; free physical = 23268 ; free virtual = 28360
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3351.797 ; gain = 0.000 ; free physical = 23266 ; free virtual = 28359
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3351.797 ; gain = 659.004 ; free physical = 23220 ; free virtual = 28323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3351.797 ; gain = 659.004 ; free physical = 23220 ; free virtual = 28323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /mnt/build/fukun/pan_vivado/pan_viva/pan_viva.runs/PAN_TEST_pan_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3351.797 ; gain = 659.004 ; free physical = 23220 ; free virtual = 28323
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pan_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pan_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "pan_flipArray_RAM_AUTO_1R1W:/ram_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pan_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pan_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3351.797 ; gain = 659.004 ; free physical = 23205 ; free virtual = 28311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 25    
	   4 Input      8 Bit         XORs := 14    
	   3 Input      8 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               68 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---RAMs : 
	               32 Bit	(32 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 17    
	   2 Input    6 Bit        Muxes := 2     
	  32 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/flipArray_U/ram_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port reset in module pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "inst/flipArray_U/ram_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module pan.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module pan.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 3351.797 ; gain = 659.004 ; free physical = 23035 ; free virtual = 28176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------------------------------+------------+---------------+----------------+
|Module Name                                        | RTL Object | Depth x Width | Implemented As | 
+---------------------------------------------------+------------+---------------+----------------+
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom0       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom0       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom1       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom1       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom2       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom2       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom3       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom3       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom4       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom4       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom5       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom5       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom6       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom6       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom7       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | rom7       | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
|pan_process_r_aesInstance_0_ssbox_ROM_NP_LUTRAM_1R | p_0_out    | 256x8         | LUT            | 
+---------------------------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+-----------+----------------------+---------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------+-----------+----------------------+---------------+
|inst        | flipArray_U/ram_reg | Implied   | 32 x 1               | RAM32X1S x 1  | 
+------------+---------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 3636.137 ; gain = 943.344 ; free physical = 22601 ; free virtual = 27764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22366 ; free virtual = 27634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------+-----------+----------------------+---------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------+-----------+----------------------+---------------+
|inst        | flipArray_U/ram_reg | Implied   | 32 x 1               | RAM32X1S x 1  | 
+------------+---------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22369 ; free virtual = 27651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22348 ; free virtual = 27632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22347 ; free virtual = 27631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22347 ; free virtual = 27631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22347 ; free virtual = 27631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22347 ; free virtual = 27631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22347 ; free virtual = 27631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |   108|
|3     |LUT3     |   131|
|4     |LUT4     |   264|
|5     |LUT5     |   109|
|6     |LUT6     |   697|
|7     |MUXF7    |   256|
|8     |MUXF8    |   128|
|9     |RAM32X1S |     1|
|10    |FDRE     |   463|
|11    |FDSE     |    98|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3727.762 ; gain = 1034.969 ; free physical = 22347 ; free virtual = 27631
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3727.762 ; gain = 880.402 ; free physical = 22346 ; free virtual = 27631
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3727.770 ; gain = 1034.969 ; free physical = 22346 ; free virtual = 27631
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3727.770 ; gain = 0.000 ; free physical = 22630 ; free virtual = 27915
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3799.434 ; gain = 0.000 ; free physical = 22597 ; free virtual = 27891
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 1 instance 

Synth Design complete | Checksum: 49b2d69a
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 3799.469 ; gain = 2424.484 ; free physical = 22584 ; free virtual = 27878
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3482.742; main = 3210.965; forked = 423.059
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4708.922; main = 3799.438; forked = 981.156
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3823.445 ; gain = 0.000 ; free physical = 22584 ; free virtual = 27878
INFO: [Common 17-1381] The checkpoint '/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.runs/PAN_TEST_pan_0_0_synth_1/PAN_TEST_pan_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PAN_TEST_pan_0_0, cache-ID = 27dd32d24c09db41
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3823.445 ; gain = 0.000 ; free physical = 22573 ; free virtual = 27871
INFO: [Common 17-1381] The checkpoint '/mnt/build/fukun/pan_vivado/pan_viva/pan_viva.runs/PAN_TEST_pan_0_0_synth_1/PAN_TEST_pan_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PAN_TEST_pan_0_0_utilization_synth.rpt -pb PAN_TEST_pan_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 03:32:07 2024...
