
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vitis/2019.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'bryanxz2' on host 'hal-fpga-x86.ncsa.illinois.edu' (Linux_x86_64 version 3.10.0-1160.105.1.el7.x86_64) on Wed Jan 03 21:14:56 CST 2024
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj'.
INFO: [HLS 200-10] Adding design file '../src/gsnh.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/csim/build'
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../../src/gsnh.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory `/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/csim/build'
[+] Hysteresis passed!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file '../src/gsnh.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13:17)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59:8)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:47:20)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18:79)
INFO: [HLS 214-131] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15:57)
INFO: [HLS 214-131] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:54)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(float)' into 'sobel(unsigned char*, GradPix*)' (../src/gsnh.cpp:140:25)
INFO: [HLS 214-131] Inlining function '__hls_fptosi_float_i32' into 'sobel(unsigned char*, GradPix*)' (../src/gsnh.cpp:140:25)
INFO: [HLS 214-131] Inlining function 'gau(unsigned char*, unsigned char*)' into 'gsnh(unsigned char*, unsigned char*)' (../src/gsnh.cpp:312:5)
INFO: [HLS 214-131] Inlining function 'hyst(unsigned char*, unsigned char*)' into 'gsnh(unsigned char*, unsigned char*)' (../src/gsnh.cpp:315:5)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:106:36)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:106:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:109:33)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:119:41)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:40:36)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:40:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:44:33)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/gsnh.cpp:55:41)
WARNING: [HLS 200-651] Found issues in source files:
warning: ../src/gsnh.cpp:106:36: The program may have out of bound array access
warning: ../src/gsnh.cpp:106:34: The program may have out of bound array access
warning: ../src/gsnh.cpp:109:33: The program may have out of bound array access
warning: ../src/gsnh.cpp:119:41: The program may have out of bound array access
warning: ../src/gsnh.cpp:40:36: The program may have out of bound array access
warning: ../src/gsnh.cpp:40:34: The program may have out of bound array access
warning: ../src/gsnh.cpp:44:33: The program may have out of bound array access
warning: ../src/gsnh.cpp:55:41: The program may have out of bound array access

INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 979.289 ; gain = 526.969 ; free physical = 67715 ; free virtual = 146331
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 979.289 ; gain = 526.969 ; free physical = 67715 ; free virtual = 146331
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 980.293 ; gain = 527.973 ; free physical = 67663 ; free virtual = 146294
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'sobel' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 980.293 ; gain = 527.973 ; free physical = 67648 ; free virtual = 146279
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../src/gsnh.cpp:32) in function 'gsnh' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../src/gsnh.cpp:196) in function 'nms' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../src/gsnh.cpp:96) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (../src/gsnh.cpp:39) in function 'gsnh' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (../src/gsnh.cpp:47) in function 'gsnh' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (../src/gsnh.cpp:48) in function 'gsnh' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (../src/gsnh.cpp:54) in function 'gsnh' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4' (../src/gsnh.cpp:60) in function 'gsnh' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4.1' (../src/gsnh.cpp:61) in function 'gsnh' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (../src/gsnh.cpp:205) in function 'nms' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (../src/gsnh.cpp:212) in function 'nms' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (../src/gsnh.cpp:213) in function 'nms' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (../src/gsnh.cpp:218) in function 'nms' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (../src/gsnh.cpp:105) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (../src/gsnh.cpp:112) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (../src/gsnh.cpp:113) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (../src/gsnh.cpp:118) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4' (../src/gsnh.cpp:127) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4.1' (../src/gsnh.cpp:128) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.5' (../src/gsnh.cpp:134) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.5.1' (../src/gsnh.cpp:135) in function 'sobel' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../src/gsnh.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../src/gsnh.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../src/gsnh.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gaus' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H_SOBEL_KERNEL' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_SOBEL_KERNEL' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gaus' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'H_SOBEL_KERNEL' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'V_SOBEL_KERNEL' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:21) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:189) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/gsnh.cpp:77) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.0.0' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.0.1' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.0.2' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.1.0' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.1.1' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.1.2' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.2.0' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.2.1' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_buf.2.2' (../src/gsnh.cpp:189) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_buf.0.0' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.0.1' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.0.2' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.1.0' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.1.1' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.1.2' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.2.0' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.2.1' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf.2.2' (../src/gsnh.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'line_buf' (../src/gsnh.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'sobel' (/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/gsnh.cpp:102:21) to (../src/gsnh.cpp:96:9) in function 'sobel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/gsnh.cpp:281:24) to (../src/gsnh.cpp:274:9) in function 'gsnh'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel' (../src/gsnh.cpp:75)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nms' (../src/gsnh.cpp:187)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'gsnh' (../src/gsnh.cpp:299)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 980.293 ; gain = 527.973 ; free physical = 67607 ; free virtual = 146241
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../src/gsnh.cpp:95:2) in function 'sobel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../src/gsnh.cpp:195:2) in function 'nms'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../src/gsnh.cpp:31:2) in function 'gsnh'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (../src/gsnh.cpp:273:5) in function 'gsnh'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 262144 on port 'gmem0' (../src/gsnh.cpp:44:35). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 262144 on port 'gmem1' (../src/gsnh.cpp:292:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'out.value' (../src/gsnh.cpp:180:40)
INFO: [HLS 200-472] Inferring partial write operation for 'out.grad' (../src/gsnh.cpp:177:39)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' (../src/gsnh.cpp:109:33)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' (../src/gsnh.cpp:256:34)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf[0]' (../src/gsnh.cpp:209:33)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' (../src/gsnh.cpp:44:33)
INFO: [HLS 200-472] Inferring partial write operation for 'gau_buf' (../src/gsnh.cpp:70:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:01:15 . Memory (MB): peak = 980.293 ; gain = 527.973 ; free physical = 67563 ; free virtual = 146197
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gsnh' ...
WARNING: [SYN 201-107] Renaming port name 'gsnh/out' to 'gsnh/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln140_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln157_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('line_buf_addr_2_write_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.89 seconds; current allocated memory: 222.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 224.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('line_buf_0_addr_2_write_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf[0]', ../src/gsnh.cpp:188 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buf_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 225.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 227.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gsnh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('line_buf_addr_66_write_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 228.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 229.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_10ns_10ns_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_11ns_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_5ns_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_9ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_9s_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mac_muladd_11s_11s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mul_mul_11s_11s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mul_mul_11s_11s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mul_mul_11s_8ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_mul_mul_11s_8s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sdiv_20s_11s_20_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_11ns_11ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_32ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_5s_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_9ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 234.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_10ns_10ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_6ns_6ns_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_5s_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nms'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 242.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gsnh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gsnh/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gsnh/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gsnh/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gsnh/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gsnh' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_10ns_10ns_10_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_11ns_11ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_18ns_18ns_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_19ns_19ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_5ns_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_add_9ns_9ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'gsnh_sub_5s_5ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gsnh'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 249.944 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'gsnh_gsnh_sdiv_20s_11s_20_24_1_div'
INFO: [RTMG 210-278] Implementing memory 'gsnh_sobel_line_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'gsnh_gsnh_gau_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1107.289 ; gain = 654.969 ; free physical = 67445 ; free virtual = 146105
INFO: [VHDL 208-304] Generating VHDL RTL for gsnh with prefix gsnh_.
INFO: [VLOG 209-307] Generating Verilog RTL for gsnh with prefix gsnh_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 547.95 MHz
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'gmem0' has a depth of '262144'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem1' has a depth of '262144'. Insufficient depth may result in simulation mismatch or freeze.
make[1]: Entering directory `/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/wrapc'
   Build using "/opt/xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling apatb_gsnh.cpp
   Compiling gsnh.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
make[1]: Leaving directory `/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
[+] Hysteresis passed!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_gsnh_top glbl -prj gsnh.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s gsnh 
Multi-threading is on. Using 22 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_gsnh_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_sobel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_nms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_nms
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sitofp_32s_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sitofp_32s_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_5ns_5ns_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_5ns_5ns_5_1_1_Adder_0
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_5ns_5ns_5_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_5s_5ns_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_5s_5ns_5_1_1_Adder_1
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_5s_5ns_5_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_19ns_19ns_19_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_19ns_19ns_19_1_1_Adder_2
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_19ns_19ns_19_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_10ns_10ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_10ns_10ns_10_1_1_Adder_3
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_10ns_10ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_18ns_18ns_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_18ns_18ns_18_1_1_Adder_4
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_18ns_18ns_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_9ns_9ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_9ns_9ns_9_1_1_Adder_5
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_9ns_9ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_11ns_11s_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_11ns_11s_11_1_1_Adder_6
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_11ns_11s_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_9ns_9ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_9ns_9ns_9_1_1_Adder_7
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_9ns_9ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_11ns_11ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_11ns_11ns_11_1_1_Adder_8
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_11ns_11ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sdiv_20s_11s_20_24_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sdiv_20s_11s_20_24_1_div_u
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sdiv_20s_11s_20_24_1_div
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sdiv_20s_11s_20_24_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_9s_9ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_9s_9ns_9_1_1_Adder_9
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_9s_9ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_8ns_8ns_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_8ns_8ns_8_1_1_Adder_10
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_8ns_8ns_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_32ns_32ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_32ns_32ns_32_1_1_Adder_11
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_sub_32ns_32ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mul_mul_11s_11s_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mul_mul_11s_11s_22_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mul_mul_11s_11s_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mul_mul_11s_11s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mul_mul_11s_11s_31_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mul_mul_11s_11s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mul_mul_11s_8s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mul_mul_11s_8s_28_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mul_mul_11s_8s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mul_mul_11s_8ns_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mul_mul_11s_8ns_28_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_mul_mul_11s_8ns_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_sobel_line_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_sobel_line_buf_ram
INFO: [VRFC 10-311] analyzing module gsnh_sobel_line_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_6ns_6ns_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_6ns_6ns_6_1_1_Adder_12
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_6ns_6ns_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_11ns_11ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_11ns_11ns_11_1_1_Adder_13
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_add_11ns_11ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_gau_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gau_buf_ram
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gau_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module gsnh_gsnh_gmem1_m_axi_write
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/ip/xil_defaultlib/gsnh_gsnh_ap_sitofp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gsnh_gsnh_ap_sitofp_4_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/ip/xil_defaultlib/gsnh_gsnh_ap_fsqrt_15_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gsnh_gsnh_ap_fsqrt_15_no_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/gsnh_gsnh_ap_sitofp_4_no_dsp_32.vhd:196]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/gsnh_gsnh_ap_fsqrt_15_no_dsp_32.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package floating_point_v7_1_9.vt2mutils
Compiling package floating_point_v7_1_9.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.gsnh_gsnh_control_s_axi
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_throttl(AD...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_reg_slice(...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_buffer(DAT...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_decoder(DI...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_write(NUM_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_buffer(DAT...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_reg_slice(...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi_read(NUM_R...
Compiling module xil_defaultlib.gsnh_gsnh_gmem0_m_axi(NUM_READ_O...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_throttl(AD...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_reg_slice(...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_buffer(DAT...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_decoder(DI...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_write(NUM_...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_buffer(DAT...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_reg_slice(...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi_read(NUM_R...
Compiling module xil_defaultlib.gsnh_gsnh_gmem1_m_axi(NUM_READ_O...
Compiling module xil_defaultlib.gsnh_sobel_line_buf_ram_default
Compiling module xil_defaultlib.gsnh_sobel_line_buf(DataWidth=24...
Compiling module xil_defaultlib.gsnh_gsnh_gau_buf_ram
Compiling module xil_defaultlib.gsnh_gsnh_gau_buf(DataWidth=8,Ad...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_9.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_9.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture gsnh_gsnh_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.gsnh_gsnh_ap_sitofp_4_no_dsp_32 [gsnh_gsnh_ap_sitofp_4_no_dsp_32_...]
Compiling module xil_defaultlib.gsnh_gsnh_sitofp_32s_32_6_no_dsp...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=20)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_9.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=14,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=14,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=14,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_9.flt_sqrt [\flt_sqrt(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture gsnh_gsnh_ap_fsqrt_15_no_dsp_32_arch of entity xil_defaultlib.gsnh_gsnh_ap_fsqrt_15_no_dsp_32 [gsnh_gsnh_ap_fsqrt_15_no_dsp_32_...]
Compiling module xil_defaultlib.gsnh_gsnh_fsqrt_32ns_32ns_32_17_...
Compiling module xil_defaultlib.gsnh_gsnh_add_5ns_5ns_5_1_1_Adde...
Compiling module xil_defaultlib.gsnh_gsnh_add_5ns_5ns_5_1_1(ID=1...
Compiling module xil_defaultlib.gsnh_gsnh_sub_5s_5ns_5_1_1_Adder...
Compiling module xil_defaultlib.gsnh_gsnh_sub_5s_5ns_5_1_1(ID=1,...
Compiling module xil_defaultlib.gsnh_gsnh_add_19ns_19ns_19_1_1_A...
Compiling module xil_defaultlib.gsnh_gsnh_add_19ns_19ns_19_1_1(I...
Compiling module xil_defaultlib.gsnh_gsnh_add_10ns_10ns_10_1_1_A...
Compiling module xil_defaultlib.gsnh_gsnh_add_10ns_10ns_10_1_1(I...
Compiling module xil_defaultlib.gsnh_gsnh_add_18ns_18ns_18_1_1_A...
Compiling module xil_defaultlib.gsnh_gsnh_add_18ns_18ns_18_1_1(I...
Compiling module xil_defaultlib.gsnh_gsnh_sub_9ns_9ns_9_1_1_Adde...
Compiling module xil_defaultlib.gsnh_gsnh_sub_9ns_9ns_9_1_1(ID=1...
Compiling module xil_defaultlib.gsnh_gsnh_add_11ns_11s_11_1_1_Ad...
Compiling module xil_defaultlib.gsnh_gsnh_add_11ns_11s_11_1_1(ID...
Compiling module xil_defaultlib.gsnh_gsnh_add_9ns_9ns_9_1_1_Adde...
Compiling module xil_defaultlib.gsnh_gsnh_add_9ns_9ns_9_1_1(ID=1...
Compiling module xil_defaultlib.gsnh_gsnh_sub_11ns_11ns_11_1_1_A...
Compiling module xil_defaultlib.gsnh_gsnh_sub_11ns_11ns_11_1_1(I...
Compiling module xil_defaultlib.gsnh_gsnh_sdiv_20s_11s_20_24_1_d...
Compiling module xil_defaultlib.gsnh_gsnh_sdiv_20s_11s_20_24_1_d...
Compiling module xil_defaultlib.gsnh_gsnh_sdiv_20s_11s_20_24_1(I...
Compiling module xil_defaultlib.gsnh_gsnh_add_9s_9ns_9_1_1_Adder...
Compiling module xil_defaultlib.gsnh_gsnh_add_9s_9ns_9_1_1(ID=1,...
Compiling module xil_defaultlib.gsnh_gsnh_sub_8ns_8ns_8_1_1_Adde...
Compiling module xil_defaultlib.gsnh_gsnh_sub_8ns_8ns_8_1_1(ID=1...
Compiling module xil_defaultlib.gsnh_gsnh_sub_32ns_32ns_32_1_1_A...
Compiling module xil_defaultlib.gsnh_gsnh_sub_32ns_32ns_32_1_1(I...
Compiling module xil_defaultlib.gsnh_gsnh_mul_mul_11s_11s_22_4_1...
Compiling module xil_defaultlib.gsnh_gsnh_mul_mul_11s_11s_22_4_1...
Compiling module xil_defaultlib.gsnh_gsnh_mul_mul_11s_11s_31_4_1...
Compiling module xil_defaultlib.gsnh_gsnh_mul_mul_11s_11s_31_4_1...
Compiling module xil_defaultlib.gsnh_gsnh_mul_mul_11s_8s_28_4_1_...
Compiling module xil_defaultlib.gsnh_gsnh_mul_mul_11s_8s_28_4_1(...
Compiling module xil_defaultlib.gsnh_gsnh_mac_muladd_11s_11s_22s...
Compiling module xil_defaultlib.gsnh_gsnh_mac_muladd_11s_11s_22s...
Compiling module xil_defaultlib.gsnh_gsnh_mul_mul_11s_8ns_28_4_1...
Compiling module xil_defaultlib.gsnh_gsnh_mul_mul_11s_8ns_28_4_1...
Compiling module xil_defaultlib.gsnh_sobel
Compiling module xil_defaultlib.gsnh_gsnh_add_6ns_6ns_6_1_1_Adde...
Compiling module xil_defaultlib.gsnh_gsnh_add_6ns_6ns_6_1_1(ID=1...
Compiling module xil_defaultlib.gsnh_nms
Compiling module xil_defaultlib.gsnh_gsnh_add_11ns_11ns_11_1_1_A...
Compiling module xil_defaultlib.gsnh_gsnh_add_11ns_11ns_11_1_1(I...
Compiling module xil_defaultlib.gsnh_gsnh
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.apatb_gsnh_top
Compiling module work.glbl
Built simulation snapshot gsnh

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/xsim.dir/gsnh/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan  3 21:18:00 2024...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/gsnh/xsim_script.tcl
# xsim {gsnh} -autoloadwcfg -tclbatch {gsnh.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source gsnh.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "106000"
// RTL Simulation : 1 / 1 [100.00%] @ "2627621000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2627631250 ps : File "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh.autotb.v" Line 582
run: Time (s): cpu = 00:00:00.06 ; elapsed = 00:05:41 . Memory (MB): peak = 1390.805 ; gain = 0.000 ; free physical = 66611 ; free virtual = 145925
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan  3 21:23:53 2024...
INFO: [COSIM 212-316] Starting C post checking ...
[+] Hysteresis passed!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total elapsed time: 540.93 seconds; peak allocated memory: 249.944 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jan  3 21:23:54 2024...
