{"files":[{"patch":"@@ -1465,1 +1465,1 @@\n-                                         Register tmp1, Register tmp2, Register tmp3, Register tmp4,\n+                                         Register tmp1, Register tmp2, Register tmp3, Register tmp4, Register tmp5,\n@@ -1476,1 +1476,1 @@\n-    mv(t0, 0xff);\n+    mv(tmp5, 0xff);\n@@ -1506,1 +1506,1 @@\n-      vand_vx(vtmp, vword, t0);\n+      vand_vx(vtmp, vword, tmp5);\n@@ -1517,1 +1517,1 @@\n-        vand_vx(vtmp, vtmp, t0);\n+        vand_vx(vtmp, vtmp, tmp5);\n@@ -1542,1 +1542,1 @@\n-          andr(t1, crc, t0);\n+          andr(t1, crc, tmp5);\n@@ -1650,1 +1650,1 @@\n-    vector_update_crc32(crc, buf, len, tmp1, tmp2, tmp3, tmp4, table0, table3);\n+    vector_update_crc32(crc, buf, len, tmp1, tmp2, tmp3, tmp4, tmp6, table0, table3);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"},{"patch":"@@ -1323,1 +1323,1 @@\n-                           Register tmp1, Register tmp2, Register tmp3, Register tmp4,\n+                           Register tmp1, Register tmp2, Register tmp3, Register tmp4, Register tmp5,\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}