// Seed: 4254514116
module module_0;
  tri id_1, id_2;
  assign id_2 = 1;
  id_4(
      .id_0(1),
      .id_1(id_3),
      .id_2(id_1),
      .id_3(id_3),
      .id_4(1),
      .id_5(1),
      .product(id_1),
      .id_6(id_2),
      .id_7(id_2),
      .id_8(1'b0),
      .id_9(id_3)
  );
  assign id_1 = 1;
  integer id_5 = id_4;
  genvar id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor void id_2,
    output tri id_3,
    output tri id_4,
    output wand id_5,
    input wire id_6,
    output tri1 id_7,
    output wire id_8,
    input tri id_9,
    output uwire id_10,
    input tri0 id_11,
    output wor id_12,
    input tri1 id_13
);
  module_0();
endmodule
