# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../EXP3_TECLADO.srcs/sources_1/ip/MEM_SINE/sim/MEM_SINE.v" \
"../../../../EXP3_TECLADO.srcs/sources_1/new/SINE_JIJI.v" \
"../../../../EXP3_TECLADO.srcs/sources_1/new/divisor_mg.v" \
"../../../../EXP3_TECLADO.srcs/sim_1/new/SIMULACION.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
