{
    "GNN_DATA": {
        "edges": [
            {
                "dst": 4244784,
                "src": 4244688
            },
            {
                "dst": 4244693,
                "src": 4244688
            },
            {
                "dst": "loopSeerDum",
                "src": 4244784
            },
            {
                "dst": 4244698,
                "src": 4244693
            },
            {
                "dst": 4244720,
                "src": 4244693
            },
            {
                "dst": 4244784,
                "src": 4244698
            },
            {
                "dst": 4244767,
                "src": 4244720
            },
            {
                "dst": 4244704,
                "src": 4244720
            },
            {
                "dst": "loopSeerDum",
                "src": 4244767
            },
            {
                "dst": 4244767,
                "src": 4244704
            },
            {
                "dst": 4244708,
                "src": 4244704
            },
            {
                "dst": 4244767,
                "src": 4244708
            },
            {
                "dst": 4244720,
                "src": 4244708
            },
            {
                "dst": "loopSeerDum",
                "src": 4244708
            }
        ],
        "nodes": [
            {
                "block_addr": 4244688,
                "constraints": [],
                "instructions": "cmp|rdi|rsi|    |je|target_0|    "
            },
            {
                "block_addr": 4244784,
                "constraints": [
                    "<Bool|__eq__|reg|reg|>    "
                ],
                "instructions": "xor|eax|eax|    |ret|    "
            },
            {
                "block_addr": "loopSeerDum",
                "constraints": [
                    "<Bool|__eq__|If|Or|ULE|91|mem_1|And|__eq__|mem_1|0|ULE|mem_1|64|Concat|0x0|mem_1|__add__|0x20|Concat|0x0|mem_1|If|Or|And|__eq__|mem_0|0|ULE|mem_0|64|ULE|91|mem_0|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|>    "
                ],
                "instructions": "no_instructions"
            },
            {
                "block_addr": 4244693,
                "constraints": [
                    "<Bool|__ne__|reg|reg|>    "
                ],
                "instructions": "test|rdx|rdx|    |jne|target_0|    "
            },
            {
                "block_addr": 4244698,
                "constraints": [
                    "<Bool|__eq__|reg|0x0|>    "
                ],
                "instructions": "jmp|target_0|    "
            },
            {
                "block_addr": 4244720,
                "constraints": [
                    "<Bool|__eq__|If|Or|And|__eq__|mem_2|0|ULE|mem_2|64|ULE|91|mem_2|Concat|0x0|mem_2|__add__|0x20|Concat|0x0|mem_2|If|Or|ULE|91|mem_0|And|__eq__|mem_0|0|ULE|mem_0|64|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|>    ",
                    "<Bool|__eq__|If|Or|ULE|91|mem_0|And|__eq__|mem_0|0|ULE|mem_0|64|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|If|Or|ULE|91|mem_1|And|__eq__|mem_1|0|ULE|mem_1|64|Concat|0x0|mem_1|__add__|0x20|Concat|0x0|mem_1|>    ",
                    "<Bool|__ne__|reg|0x0|>    "
                ],
                "instructions": "movzx|eax|byte|ptr|rdi|    |mov|ecx|eax|    |lea|regd|rax|+|0x20|    |sub|ecx|0x41|    |cmp|cl|0x1a|    |movzx|ecx|byte|ptr|rsi|    |cmovb|eax|regd|    |mov|regd|ecx|    |lea|regd|rcx|+|0x20|    |sub|regd|0x41|    |cmp|regb|0x1a|    |cmovb|ecx|regd|    |sub|rdx|1|    |jne|target_0|    "
            },
            {
                "block_addr": 4244767,
                "constraints": [
                    "<Bool|__ne__|If|Or|ULE|91|mem_1|And|__eq__|mem_1|0|ULE|mem_1|64|Concat|0x0|mem_1|__add__|0x20|Concat|0x0|mem_1|If|Or|And|__eq__|mem_0|0|ULE|mem_0|64|ULE|91|mem_0|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|>    ",
                    "<Bool|__eq__|If|Or|ULE|91|mem_0|And|__eq__|mem_0|0|ULE|mem_0|64|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|0|>    ",
                    "<Bool|__eq__|__add__|0xfffffffffffffffe|reg|0x1|>    ",
                    "<Bool|__ne__|If|Or|And|__eq__|mem_2|0|ULE|mem_2|64|ULE|91|mem_2|Concat|0x0|mem_2|__add__|0x20|Concat|0x0|mem_2|If|Or|ULE|91|mem_0|And|__eq__|mem_0|0|ULE|mem_0|64|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|>    ",
                    "<Bool|__eq__|If|Or|And|__eq__|mem_0|0|ULE|mem_0|64|ULE|91|mem_0|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|0|>    ",
                    "<Bool|__eq__|__add__|0xffffffffffffffff|reg|0x1|>    ",
                    "<Bool|__ne__|If|Or|ULE|91|mem_0|And|__eq__|mem_0|0|ULE|mem_0|64|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|If|Or|ULE|91|mem_1|And|__eq__|mem_1|0|ULE|mem_1|64|Concat|0x0|mem_1|__add__|0x20|Concat|0x0|mem_1|>    ",
                    "<Bool|__eq__|reg|0xffffffffffffffff|>    |<Bool|__eq__|reg|0xfffffffffffffffe|>    |<Bool|__eq__|reg|0x1|>    "
                ],
                "instructions": "movzx|ecx|cl|    |movzx|eax|al|    |sub|eax|ecx|    |ret|    "
            },
            {
                "block_addr": 4244704,
                "constraints": [
                    "<Bool|__ne__|__add__|0xfffffffffffffffe|reg|0x1|>    ",
                    "<Bool|__ne__|__add__|0xffffffffffffffff|reg|0x1|>    ",
                    "<Bool|__eq__|reg|0xffffffffffffffff|>    |<Bool|__eq__|reg|0xfffffffffffffffe|>    |<Bool|__ne__|reg|0x1|>    "
                ],
                "instructions": "test|al|al|    |je|target_0|    "
            },
            {
                "block_addr": 4244708,
                "constraints": [
                    "<Bool|__ne__|If|Or|ULE|91|mem_0|And|__eq__|mem_0|0|ULE|mem_0|64|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|0|>    ",
                    "<Bool|__ne__|If|Or|And|__eq__|mem_0|0|ULE|mem_0|64|ULE|91|mem_0|Concat|0x0|mem_0|__add__|0x20|Concat|0x0|mem_0|0|>    "
                ],
                "instructions": "add|rdi|1|    |add|rsi|1|    |cmp|al|cl|    |jne|target_0|    "
            }
        ]
    },
    "func_name": "c_strncasecmp"
}