set ::env(PROJECT_NAME) i2c_master
set ::env(DESIGN_TOP) i2c_master
set ::env(DESIGN_DIR) RTL_Benchmark/i2c_master/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/i2c_master/rtl/i2c_master.v
set ::env(CLOCK_PORT) wb_clk_i
set ::env(DOMAIN) controller
