Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.10-p003_1, built Thu Jun 07 23:53:27 GMT 2018
Options: 
Date:    Thu Oct 22 16:56:25 2020
Host:    tiuelabb4.ti.lab (x86_64 w/Linux 3.10.0-1127.19.1.el7.x86_64) (4cores*4cpus*1physical cpu*Intel(R) Core(TM) i5-6500 CPU @ 3.20GHz 6144KB) (7887160KB)
OS:      CentOS Linux release 7.8.2003 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (8 seconds elapsed).

WARNING: This version of the tool is 867 days old.
@genus:root: 1> source /scripts/synth.tcl
File '/scripts/synth.tcl' does not exist.
@genus:root: 2> source scripts/synth.tcl
File 'scripts/synth.tcl' does not exist.
@genus:root: 3> source scripts/synth.tcl
Sourcing './scripts/synth.tcl' (Thu Oct 22 16:57:38 GMT 2020)...
#@ Begin verbose source scripts/synth.tcl
@file(synth.tcl) 2: set_db init_lib_search_path /eda/pdk/FreePDK45/osu_soc/lib/files/
  Setting attribute of root '/': 'init_lib_search_path' = /eda/pdk/FreePDK45/osu_soc/lib/files/
@file(synth.tcl) 5: set_db script_search_path /home/sweet12prof/Desktop/CAD/Cadence2/Counter_10_2/scripts/
  Setting attribute of root '/': 'script_search_path' = /home/sweet12prof/Desktop/CAD/Cadence2/Counter_10_2/scripts/
@file(synth.tcl) 8: set_db init_hdl_search_path /home/sweet12prof/Desktop/CAD/Cadence2/Counter_10_2/hdl/
  Setting attribute of root '/': 'init_hdl_search_path' = /home/sweet12prof/Desktop/CAD/Cadence2/Counter_10_2/hdl/
@file(synth.tcl) 11: set_db library gscl45nm.lib

Threads Configured:3

  Message Summary for Library gscl45nm.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 96
  Missing library level attribute. [LBR-516]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 27.000000) in library 'gscl45nm.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = gscl45nm.lib
@file(synth.tcl) 16: set_db hdl_vhdl_read_version 2008
  Setting attribute of root '/': 'hdl_vhdl_read_version' = 2008
@file(synth.tcl) 19: set_db hdl_language vhdl
  Setting attribute of root '/': 'hdl_language' = vhdl
@file(synth.tcl) 22: set file_list { adder4_behavorial.vhd counterdatapath_behavorial.vhd comparator_10_datatflow.vhd reg_4bit_behavorial.vhd Counter_Control_behave.vhd topLevel_behavior.vhd }
@file(synth.tcl) 25: read_hdl $file_list
Warning : Unimplemented VHDL 2008 IEEE Package, reading VHDL 1993 version instead. [VHDLPT-808]
        : VHDL 2008 version of 'ieee/std_logic_arith.vhdl' is not available.
@file(synth.tcl) 28: elaborate 
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'topLevel' from file '/home/sweet12prof/Desktop/CAD/Cadence2/Counter_10_2/hdl/topLevel_behavior.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavior' for entity 'topLevel'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavorial' for entity 'CounterDatapath'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavorial' for entity 'reg_4bit'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavorial' for entity 'adder4'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'datatflow' for entity 'comparator_10'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behave' for entity 'Counter_Control'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'topLevel'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             9             74                                      elaborate
#@ End verbose source scripts/synth.tcl
design:topLevel
@genus:root: 4> gui_show
@genus:root: 5> create_clock -period 100 -name my_clock [get_ports clk]
@genus:root: 6> report_timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'topLevel'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Oct 22 2020  05:59:47 pm
  Module:                 topLevel
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (99314 ps) Setup Check with Pin C_Control/ps_reg[1]/clk->d
          Group: my_clock
     Startpoint: (R) dp_map/reg_map/Q_reg[2]/clk
          Clock: (R) my_clock
       Endpoint: (R) C_Control/ps_reg[1]/d
          Clock: (R) my_clock

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-      56                  
     Required Time:=   99944                  
      Launch Clock:-       0                  
         Data Path:-     630                  
             Slack:=   99314                  

#-------------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  dp_map/reg_map/Q_reg[2]/clk                   -       -        R     (arrival)            6    -     0     -       0    (-,-) 
  dp_map/reg_map/Q_reg[2]/q                     (u)     clk->q   F     unmapped_d_flop      4 16.8     0   185     185    (-,-) 
  dp_map/comparator_map/g9/z                    (u)     in_0->z  R     unmapped_not         1  4.5     0    32     217    (-,-) 
  dp_map/comparator_map/g6/z                    (u)     in_2->z  F     unmapped_nand4       1  4.2     0    76     293    (-,-) 
  dp_map/comparator_map/g7/z                    (u)     in_0->z  R     unmapped_not         1  4.5     0    32     325    (-,-) 
  dp_map/comparator_map/mux_isequala_24_30/g1/z (u)     sel0->z  R     unmapped_bmux3       1  4.5     0    76     402    (-,-) 
  C_Control/mux_ns_60_41/g1/z                   (u)     sel0->z  R     unmapped_bmux3       1  4.5     0    76     478    (-,-) 
  C_Control/mux_ns_47_4/g1/z                    (u)     data2->z R     unmapped_bmux6       2  9.0     0   152     630    (-,-) 
  C_Control/ps_reg[1]/d                         <<<     -        R     unmapped_d_flop      2    -     -     0     630    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

@genus:root: 7> report_timing -lint
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Oct 22 2020  06:00:11 pm
  Module:                 topLevel
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:topLevel/reset
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:topLevel/Output[0]
port:topLevel/Output[1]
port:topLevel/Output[2]
  ... 1 other warning in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:topLevel/reset
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:topLevel/Output[0]
port:topLevel/Output[1]
port:topLevel/Output[2]
  ... 1 other warning in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           1
 Outputs without clocked external delays                          4
 Inputs without external driver/transition                        1
 Outputs without external load                                    4
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         10
@genus:root: 8> gui_show

=============================================================================
  Generated by: Cadence Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on: Oct 22 2020 18:00:46
  Module:       topLevel
=============================================================================

=========================
  check_floorplan SUMMARY
=========================
--------------------------------------------------------------------------------------------------------------
        Floorplan Object  |  Status  | #Violations |   #Total    |    ID     |  Violation Reason 
--------------------------------------------------------------------------------------------------------------
Core/Die Box              |   FAIL   |          1  |          1  | FPLN-1    | no core box defined                                         
--------------------------------------------------------------------------------------------------------------

The checking finds issues of the following type(s): fatal: 1 error: 0 warn: 0
Fatal errors must be fixed before proceeding with physical synthesis commands.  Please check your floorplan, and make necessary corrections before proceeding.

Done checking floorplan - Elapsed time 0s, CPU time: 0.00s
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            0 
Assigns                                  0 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)            33 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
Copied coordinate of cursor {-166666.667 -166666.665} to clipboard.
Checking out license: Genus_Physical_Opt
  Invalid layer name '2'.
