$date
	Sun Oct 23 00:15:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#678540
b100 !
1"
#678542
b100 &
b100 %
1$
#678543
0"
#678546
b10 &
b10 %
#678550
b1 &
1#
b1 %
#678554
b0 &
b0 %
0#
0$
#1655821
b1100 !
1"
#1655822
b1100 &
b1100 %
1$
#1655823
0"
#1655826
b110 &
b110 %
#1655830
b11 &
b11 %
#1655834
b1010 &
b1010 %
#1655838
b101 &
b101 %
#1655842
b10000 &
b10000 %
#1655846
b1000 &
b1000 %
#1655850
b100 &
b100 %
#1655854
b10 &
b10 %
#1655858
b1 &
b1 %
1#
#1655862
b0 &
0#
b0 %
0$
#2689583
b10010 !
1"
#2689586
b10010 &
b10010 %
1$
#2689587
0"
#2689590
b1001 &
b1001 %
#2689594
b11100 &
b11100 %
#2689598
b1110 &
b1110 %
#2689602
b111 &
b111 %
#2689606
b10110 &
b10110 %
#2689610
b1011 &
b1011 %
#2689614
b100010 &
b100010 %
#2689618
b10001 &
b10001 %
#2689622
b110100 &
b110100 %
#2689626
b11010 &
b11010 %
#2689630
b1101 &
b1101 %
#2689634
b101000 &
b101000 %
#2689638
b10100 &
b10100 %
#2689642
b1010 &
b1010 %
#2689646
b101 &
b101 %
#2689650
b10000 &
b10000 %
#2689654
b1000 &
b1000 %
#2689658
b100 &
b100 %
#2689662
b10 &
b10 %
#2689666
b1 &
b1 %
1#
#2689670
b0 &
0#
b0 %
0$
#4500012
