// Seed: 2070757095
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2
);
endmodule
