Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d36e16917e8149768415d342fa7e922c --debug typical --relax --mt 2 -L xil_defaultlib -L jesd204_v7_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port DDS_CLK_FREQ_MHz [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_top.v:136]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 4 for port DDS_MODE_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_top.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port DDS_FIN_MHz_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_top.v:174]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port iob_dac_sync204_p [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port iob_dac_sync204_n [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v:149]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port multi_board_sync_enable [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst_sync [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v:154]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port clk_cfg_done [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v:214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port DAC_DATA_MUX_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v:236]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port tx_reset [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v:265]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rx_core_clk [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/design_1.v:238]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rx_reset_gt [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/design_1.v:247]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rx_sys_reset [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/design_1.v:248]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rxencommaalign [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/design_1.v:251]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port rxn_in [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/design_1.v:312]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port rxp_in [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/design_1.v:313]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_top.v" Line 1. Module ad9172_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/dds_for_7_series_iq.v" Line 19. Module dds_for_7_series_iq_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v" Line 3. Module ad9172_inf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/iob_module.v" Line 1. Module iob_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/dac_204b_cfg_module.v" Line 15. Module dac_204b_cfg_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/dac_data_reshape.v" Line 11. Module dac_data_reshape doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_top.v" Line 1. Module ad9172_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/dds_for_7_series_iq.v" Line 19. Module dds_for_7_series_iq_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v" Line 3. Module ad9172_inf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/iob_module.v" Line 1. Module iob_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/dac_204b_cfg_module.v" Line 15. Module dac_204b_cfg_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/dac_data_reshape.v" Line 11. Module dac_data_reshape doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.srlc33e__parameterized11
Compiling module xil_defaultlib.synth_reg__parameterized11
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_p...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_a...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_p...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_s...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_d...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_d...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_x...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_d...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0_d...
Compiling module xil_defaultlib.dds_16chl_dds_compiler_v6_0_i0
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.xldds_compiler_20990402d83b3aefb...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i0_c_re...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i0_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i0_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i0_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i0_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i0_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i0
Compiling module xil_defaultlib.dds_16chl_xladdsub
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i1_c_re...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i1_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i1_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i1_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i1_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i1_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i1
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub_108
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub_109
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub_110
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i2_c_re...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i2_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i2_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i2_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i2_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i2_c_ad...
Compiling module xil_defaultlib.dds_16chl_c_addsub_v12_0_i2
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub_111
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub_112
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.dds_16chl_xladdsub__parameterize...
Compiling module xil_defaultlib.srlc33e_120
Compiling module xil_defaultlib.synth_reg_119
Compiling module xil_defaultlib.dds_16chl_xlconvert
Compiling module xil_defaultlib.srlc33e_118
Compiling module xil_defaultlib.synth_reg_117
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized0
Compiling module xil_defaultlib.synth_reg__parameterized0
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized1
Compiling module xil_defaultlib.synth_reg__parameterized1
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized2
Compiling module xil_defaultlib.synth_reg__parameterized2
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized3
Compiling module xil_defaultlib.synth_reg__parameterized3
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized4
Compiling module xil_defaultlib.synth_reg__parameterized4
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized5
Compiling module xil_defaultlib.synth_reg__parameterized5
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e_116
Compiling module xil_defaultlib.synth_reg_115
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized6
Compiling module xil_defaultlib.synth_reg__parameterized6
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e_114
Compiling module xil_defaultlib.synth_reg_113
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized7
Compiling module xil_defaultlib.synth_reg__parameterized7
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized8
Compiling module xil_defaultlib.synth_reg__parameterized8
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized9
Compiling module xil_defaultlib.synth_reg__parameterized9
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e
Compiling module xil_defaultlib.synth_reg
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.srlc33e__parameterized10
Compiling module xil_defaultlib.synth_reg__parameterized10
Compiling module xil_defaultlib.dds_16chl_xlconvert__parameteriz...
Compiling module xil_defaultlib.dds_16chl_phasic
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_15
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_16
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_17
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_18
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_19
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_20
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_21
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_22
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_23
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_24
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_25
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_26
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_27
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_28
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_29
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_30
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_31
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_32
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_33
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_34
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_35
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_36
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_37
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_38
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_39
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_40
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_41
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_42
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_43
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0...
Compiling module xil_defaultlib.dds_16chl_xlregister_44
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized0
Compiling module xil_defaultlib.dds_16chl_xlregister_45
Compiling module xil_defaultlib.sysgen_inverter_a115fb836d
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized1
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized2
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized3
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized4
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized5
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized6
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized7
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized8
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized9
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized1...
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized1...
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized1...
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized1...
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized1...
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized1...
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.single_reg_w_init__parameterized...
Compiling module xil_defaultlib.synth_reg_w_init__parameterized1...
Compiling module xil_defaultlib.dds_16chl_xlregister__parameteri...
Compiling module xil_defaultlib.dds_16chl_sg_parallel_dds2
Compiling module xil_defaultlib.sysgen_shift_729270bc0e
Compiling module xil_defaultlib.dds_16chl_struct
Compiling module xil_defaultlib.dds_16chl
Compiling module xil_defaultlib.value_att_round(IN_WIDTH=16,OUT_...
Compiling module xil_defaultlib.dds_for_7_series_iq_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.IBUFDS(DIFF_TERM="TRUE")
Compiling module xil_defaultlib.iob_module
Compiling module xil_defaultlib.dac_204b_cfg_module
Compiling module xil_defaultlib.dac_data_reshape
Compiling module unisims_ver.RAM64X1S
Compiling module jesd204_v7_1_1.jesd204_v7_1_1_tx_counters_32
Compiling module jesd204_v7_1_1.jesd204_v7_1_1_tx_lane_32
Compiling module jesd204_v7_1_1.jesd204_v7_1_1_tx_32(C_LANES=8,C...
Compiling module jesd204_v7_1_1.jesd204_v7_1_1_top(C_COMPONENT_N...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=5,SR...
Compiling module xil_defaultlib.jesd204_dac_address_decoder(C_NU...
Compiling module xil_defaultlib.jesd204_dac_counter_f(C_NUM_BITS...
Compiling module xil_defaultlib.jesd204_dac_slave_attachment(C_N...
Compiling module xil_defaultlib.jesd204_dac_axi_lite_ipif(C_S_AX...
Compiling module xil_defaultlib.jesd204_dac_register_decode
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=5...
Compiling module xil_defaultlib.jesd204_dac_reset_block
Compiling module xil_defaultlib.jesd204_dac_block
Compiling module xil_defaultlib.jesd204_dac
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FD(INIT=1'b0)
Compiling module xil_defaultlib.jesd204_phy_dac_sync_block(TYPE=...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.jesd204_phy_dac_gt_GT(GT_SIM_GTR...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.jesd204_phy_dac_gt_cpll_railing(...
Compiling module xil_defaultlib.jesd204_phy_dac_gt_multi_gt(WRAP...
Compiling module xil_defaultlib.jesd204_phy_dac_gt_sync_block
Compiling module xil_defaultlib.jesd204_phy_dac_gt_TX_STARTUP_FS...
Compiling module xil_defaultlib.jesd204_phy_dac_gt_RX_STARTUP_FS...
Compiling module xil_defaultlib.jesd204_phy_dac_gt_init(EXAMPLE_...
Compiling module xil_defaultlib.jesd204_phy_dac_gt
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xil_defaultlib.jesd204_phy_dac_sync_block(TYPE=...
Compiling module xil_defaultlib.jesd204_phy_dac_block
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.jesd204_phy_dac_gtwizard_0_commo...
Compiling module xil_defaultlib.jesd204_phy_dac_gt_common_wrappe...
Compiling module xil_defaultlib.jesd204_phy_dac_support
Compiling module xil_defaultlib.jesd204_phy_dac
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.ad9172_inf
Compiling module xil_defaultlib.ad9172_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
