// Seed: 1509757720
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  wor  id_5
    , id_14,
    input  wand id_6,
    input  tri1 id_7,
    input  wor  id_8,
    output tri  id_9,
    input  tri0 id_10,
    input  tri  id_11,
    output wire id_12
);
  assign id_9 = 1;
  id_15(
      .id_0(id_2)
  );
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    input tri1 id_4
    , id_14,
    input wand id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11
    , id_15,
    inout wor id_12
    , id_16
);
  assign id_15 = 1;
  module_0(
      id_6, id_12, id_2, id_5, id_1, id_1, id_11, id_4, id_12, id_3, id_12, id_8, id_12
  );
endmodule
