{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 24 22:23:50 2016 " "Info: Processing started: Sun Jul 24 22:23:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sss_com_receiver -c sss_com_receiver " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sss_com_receiver -c sss_com_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sss_com_receiver.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sss_com_receiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sss_com_receiver " "Info: Found entity 1: sss_com_receiver" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sss_com_receiver " "Info: Elaborating entity \"sss_com_receiver\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst16 " "Warning: Primitive \"TFF\" of instance \"inst16\" not used" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 488 1312 1376 568 "inst16" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst17 " "Warning: Primitive \"VCC\" of instance \"inst17\" not used" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 464 1256 1288 480 "inst17" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst18 " "Warning: Primitive \"WIRE\" of instance \"inst18\" not used" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 496 1440 1488 528 "inst18" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst31 " "Info: Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst31\"" {  } { { "sss_com_receiver.bdf" "inst31" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 640 1792 1968 816 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst31 " "Info: Elaborated megafunction instantiation \"LPM_DFF:inst31\"" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 640 1792 1968 816 "inst31" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst31 " "Info: Instantiated megafunction \"LPM_DFF:inst31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 640 1792 1968 816 "inst31" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst61 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst61\"" {  } { { "sss_com_receiver.bdf" "inst61" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst61 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst61\"" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst61 " "Info: Instantiated megafunction \"LPM_COUNTER:inst61\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 10 " "Info: Parameter \"LPM_MODULUS\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_counter_f10ke LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter " "Info: Elaborating entity \"alt_counter_f10ke\" for hierarchy \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\"" {  } { { "LPM_COUNTER.tdf" "wysi_counter" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter LPM_COUNTER:inst61 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"LPM_COUNTER:inst61\"" {  } { { "LPM_COUNTER.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00009 " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00009\"" {  } { { "alt_counter_f10ke.tdf" "\$00009" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 388 20 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00009 LPM_COUNTER:inst61 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00009\", which is child of megafunction instantiation \"LPM_COUNTER:inst61\"" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 388 20 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011 " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\"" {  } { { "alt_counter_f10ke.tdf" "\$00011" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 395 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011 LPM_COUNTER:inst61 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\", which is child of megafunction instantiation \"LPM_COUNTER:inst61\"" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 395 21 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comptree LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator " "Info: Elaborating entity \"comptree\" for hierarchy \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator\"" {  } { { "lpm_compare.tdf" "comparator" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/lpm_compare.tdf" 299 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator LPM_COUNTER:inst61 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator\", which is child of megafunction instantiation \"LPM_COUNTER:inst61\"" {  } { { "lpm_compare.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/lpm_compare.tdf" 299 3 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpchain LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator\|cmpchain:cmp_end " "Info: Elaborating entity \"cmpchain\" for hierarchy \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator\|cmpchain:cmp_end\"" {  } { { "comptree.tdf" "cmp_end" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator\|cmpchain:cmp_end LPM_COUNTER:inst61 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator\|cmpchain:cmp_end\", which is child of megafunction instantiation \"LPM_COUNTER:inst61\"" {  } { { "comptree.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|altshift:aeb_ext_lat_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|altshift:aeb_ext_lat_ffs\"" {  } { { "lpm_compare.tdf" "aeb_ext_lat_ffs" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/lpm_compare.tdf" 313 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|altshift:aeb_ext_lat_ffs LPM_COUNTER:inst61 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst61\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|altshift:aeb_ext_lat_ffs\", which is child of megafunction instantiation \"LPM_COUNTER:inst61\"" {  } { { "lpm_compare.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/lpm_compare.tdf" 313 2 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 1024 1304 1440 1224 "inst61" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst23 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst23\"" {  } { { "sss_com_receiver.bdf" "inst23" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 976 1032 1168 1176 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst23 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst23\"" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 976 1032 1168 1176 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst23 " "Info: Instantiated megafunction \"LPM_COUNTER:inst23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 976 1032 1168 1176 "inst23" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_counter_f10ke LPM_COUNTER:inst23\|alt_counter_f10ke:wysi_counter " "Info: Elaborating entity \"alt_counter_f10ke\" for hierarchy \"LPM_COUNTER:inst23\|alt_counter_f10ke:wysi_counter\"" {  } { { "LPM_COUNTER.tdf" "wysi_counter" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst23\|alt_counter_f10ke:wysi_counter LPM_COUNTER:inst23 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst23\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"LPM_COUNTER:inst23\"" {  } { { "LPM_COUNTER.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 976 1032 1168 1176 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst62 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst62\"" {  } { { "sss_com_receiver.bdf" "inst62" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 872 1304 1440 1016 "inst62" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst62 " "Info: Elaborated megafunction instantiation \"LPM_SHIFTREG:inst62\"" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 872 1304 1440 1016 "inst62" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst62 " "Info: Instantiated megafunction \"LPM_SHIFTREG:inst62\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_width 8 " "Info: Parameter \"LPM_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 872 1304 1440 1016 "inst62" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst179 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst179\"" {  } { { "sss_com_receiver.bdf" "inst179" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 400 1104 1240 600 "inst179" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst179 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst179\"" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 400 1104 1240 600 "inst179" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst179 " "Info: Instantiated megafunction \"LPM_COUNTER:inst179\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 9 " "Info: Parameter \"LPM_MODULUS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 400 1104 1240 600 "inst179" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_counter_f10ke LPM_COUNTER:inst179\|alt_counter_f10ke:wysi_counter " "Info: Elaborating entity \"alt_counter_f10ke\" for hierarchy \"LPM_COUNTER:inst179\|alt_counter_f10ke:wysi_counter\"" {  } { { "LPM_COUNTER.tdf" "wysi_counter" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst179\|alt_counter_f10ke:wysi_counter LPM_COUNTER:inst179 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst179\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"LPM_COUNTER:inst179\"" {  } { { "LPM_COUNTER.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 400 1104 1240 600 "inst179" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant LPM_COUNTER:inst179\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00009 " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"LPM_COUNTER:inst179\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00009\"" {  } { { "alt_counter_f10ke.tdf" "\$00009" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 388 20 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst179\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00009 LPM_COUNTER:inst179 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst179\|alt_counter_f10ke:wysi_counter\|lpm_constant:\$00009\", which is child of megafunction instantiation \"LPM_COUNTER:inst179\"" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 388 20 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 400 1104 1240 600 "inst179" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator\|cmpchain:cmp_end\|aeb_out " "Warning (14320): Synthesized away node \"lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00011\|comptree:comparator\|cmpchain:cmp_end\|aeb_out\"" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "comptree.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/comptree.tdf" 173 5 0 } } { "lpm_compare.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/lpm_compare.tdf" 299 3 0 } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 395 21 0 } } { "LPM_COUNTER.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 400 1104 1240 600 "inst179" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|q\[3\] " "Info: Register \"lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|q\[2\] " "Info: Register \"lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|q\[1\] " "Info: Register \"lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|q\[0\] " "Info: Register \"lpm_counter:inst179\|alt_counter_f10ke:wysi_counter\|q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Info: Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Info: Implemented 39 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 24 22:23:53 2016 " "Info: Processing ended: Sun Jul 24 22:23:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 24 22:23:54 2016 " "Info: Processing started: Sun Jul 24 22:23:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sss_com_receiver -c sss_com_receiver " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sss_com_receiver -c sss_com_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "sss_com_receiver EPF10K10LC84-4 " "Info: Selected device EPF10K10LC84-4 for design \"sss_com_receiver\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Sun Jul 24 2016 22:23:55 " "Info: Started fitting attempt 1 on Sun Jul 24 2016 at 22:23:55" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 24 22:23:57 2016 " "Info: Processing ended: Sun Jul 24 22:23:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 24 22:23:58 2016 " "Info: Processing started: Sun Jul 24 22:23:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sss_com_receiver -c sss_com_receiver " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sss_com_receiver -c sss_com_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 24 22:24:00 2016 " "Info: Processing ended: Sun Jul 24 22:24:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 24 22:24:01 2016 " "Info: Processing started: Sun Jul 24 22:24:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_com_receiver -c sss_com_receiver " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_com_receiver -c sss_com_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "com_clk register lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|q\[0\] register lpm_dff:inst31\|dffs\[7\] 46.667 ns " "Info: Slack time is 46.667 ns for clock \"com_clk\" between source register \"lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|q\[0\]\" and destination register \"lpm_dff:inst31\|dffs\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "56.82 MHz 17.6 ns " "Info: Fmax is 56.82 MHz (period= 17.6 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "60.667 ns + Largest register register " "Info: + Largest register to register requirement is 60.667 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "64.267 ns + " "Info: + Setup relationship between source and destination is 64.267 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 64.267 ns " "Info: + Latch edge is 64.267 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination com_clk 64.267 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"com_clk\" is 64.267 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source com_clk 64.267 ns 0.000 ns  50 " "Info: Clock period of Source clock \"com_clk\" is 64.267 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "com_clk destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"com_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_clk 1 CLK PIN_43 32 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 32; CLK Node = 'com_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_clk } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 232 424 592 248 "com_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_dff:inst31\|dffs\[7\] 2 REG LC1_B9 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_B9; Fanout = 1; REG Node = 'lpm_dff:inst31\|dffs\[7\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { com_clk lpm_dff:inst31|dffs[7] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_dff:inst31|dffs[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_dff:inst31|dffs[7] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "com_clk source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"com_clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_clk 1 CLK PIN_43 32 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 32; CLK Node = 'com_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_clk } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 232 424 592 248 "com_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC4_B5 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_B5; Fanout = 2; REG Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { com_clk lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_dff:inst31|dffs[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_dff:inst31|dffs[7] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns - " "Info: - Micro setup delay of destination is 2.500 ns" {  } { { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_dff:inst31|dffs[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_dff:inst31|dffs[7] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns - Longest register register " "Info: - Longest register to register delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC4_B5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B5; Fanout = 2; REG Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC4_B5 2 " "Info: 2: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = LC4_B5; Fanout = 2; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.500 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC5_B5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 1.500 ns; Loc. = LC5_B5; Fanout = 2; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.800 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC6_B5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC6_B5; Fanout = 2; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.100 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC7_B5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 2.100 ns; Loc. = LC7_B5; Fanout = 2; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.400 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC8_B5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 2.400 ns; Loc. = LC8_B5; Fanout = 2; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 3.500 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC1_B7 2 " "Info: 7: + IC(0.800 ns) + CELL(0.300 ns) = 3.500 ns; Loc. = LC1_B7; Fanout = 2; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.800 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC2_B7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 3.800 ns; Loc. = LC2_B7; Fanout = 2; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.100 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC3_B7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 4.100 ns; Loc. = LC3_B7; Fanout = 2; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.400 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 10 COMB LC4_B7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 4.400 ns; Loc. = LC4_B7; Fanout = 1; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 5.700 ns lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|cout 11 COMB LC5_B7 16 " "Info: 11: + IC(0.000 ns) + CELL(1.300 ns) = 5.700 ns; Loc. = LC5_B7; Fanout = 16; COMB Node = 'lpm_counter:inst23\|alt_counter_f10ke:wysi_counter\|cout'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 824 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 10.600 ns inst64~9 12 COMB LC4_B8 8 " "Info: 12: + IC(2.600 ns) + CELL(2.300 ns) = 10.600 ns; Loc. = LC4_B8; Fanout = 8; COMB Node = 'inst64~9'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout inst64~9 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 856 1552 1616 904 "inst64" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 14.000 ns lpm_dff:inst31\|dffs\[7\] 13 REG LC1_B9 1 " "Info: 13: + IC(2.200 ns) + CELL(1.200 ns) = 14.000 ns; Loc. = LC1_B9; Fanout = 1; REG Node = 'lpm_dff:inst31\|dffs\[7\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { inst64~9 lpm_dff:inst31|dffs[7] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.400 ns ( 60.00 % ) " "Info: Total cell delay = 8.400 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 5.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout inst64~9 lpm_dff:inst31|dffs[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout {} inst64~9 {} lpm_dff:inst31|dffs[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 2.600ns 2.200ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 2.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_dff:inst31|dffs[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_dff:inst31|dffs[7] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout inst64~9 lpm_dff:inst31|dffs[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { lpm_counter:inst23|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} lpm_counter:inst23|alt_counter_f10ke:wysi_counter|cout {} inst64~9 {} lpm_dff:inst31|dffs[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 2.600ns 2.200ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 2.300ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "com_clk register inst7 register inst15 1.3 ns " "Info: Minimum slack time is 1.3 ns for clock \"com_clk\" between source register \"inst7\" and destination register \"inst15\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Shortest register register " "Info: + Shortest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst7 1 REG LC6_B9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B9; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 1.800 ns inst15 2 REG LC7_B9 1 " "Info: 2: + IC(0.600 ns) + CELL(1.200 ns) = 1.800 ns; Loc. = LC7_B9; Fanout = 1; REG Node = 'inst15'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst7 inst15 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1240 1304 872 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 66.67 % ) " "Info: Total cell delay = 1.200 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 33.33 % ) " "Info: Total interconnect delay = 0.600 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst7 inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { inst7 {} inst15 {} } { 0.000ns 0.600ns } { 0.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.500 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.500 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination com_clk 64.267 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"com_clk\" is 64.267 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source com_clk 64.267 ns 0.000 ns  50 " "Info: Clock period of Source clock \"com_clk\" is 64.267 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "com_clk destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"com_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_clk 1 CLK PIN_43 32 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 32; CLK Node = 'com_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_clk } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 232 424 592 248 "com_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst15 2 REG LC7_B9 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_B9; Fanout = 1; REG Node = 'inst15'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { com_clk inst15 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1240 1304 872 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst15 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "com_clk source 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"com_clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_clk 1 CLK PIN_43 32 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 32; CLK Node = 'com_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_clk } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 232 424 592 248 "com_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst7 2 REG LC6_B9 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_B9; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { com_clk inst7 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst7 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst15 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst7 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1240 1304 872 "inst15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst15 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst7 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst7 inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { inst7 {} inst15 {} } { 0.000ns 0.600ns } { 0.000ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst15 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst7 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst7 com_in com_clk 2.800 ns register " "Info: tsu for register \"inst7\" (data pin = \"com_in\", clock pin = \"com_clk\") is 2.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns + Longest pin register " "Info: + Longest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_in 1 PIN PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'com_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_in } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 808 424 592 824 "com_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns inst7 2 REG LC6_B9 3 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC6_B9; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { com_in inst7 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { com_in inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { com_in {} com_in~out {} inst7 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "com_clk destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"com_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_clk 1 CLK PIN_43 32 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 32; CLK Node = 'com_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_clk } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 232 424 592 248 "com_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst7 2 REG LC6_B9 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_B9; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { com_clk inst7 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst7 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { com_in inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { com_in {} com_in~out {} inst7 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst7 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "com_clk com_out\[2\] lpm_dff:inst31\|dffs\[2\] 14.000 ns register " "Info: tco from clock \"com_clk\" to destination pin \"com_out\[2\]\" through register \"lpm_dff:inst31\|dffs\[2\]\" is 14.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "com_clk source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"com_clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_clk 1 CLK PIN_43 32 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 32; CLK Node = 'com_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_clk } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 232 424 592 248 "com_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_dff:inst31\|dffs\[2\] 2 REG LC6_B8 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_B8; Fanout = 1; REG Node = 'lpm_dff:inst31\|dffs\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { com_clk lpm_dff:inst31|dffs[2] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_dff:inst31|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_dff:inst31|dffs[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns + Longest register pin " "Info: + Longest register to pin delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff:inst31\|dffs\[2\] 1 REG LC6_B8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B8; Fanout = 1; REG Node = 'lpm_dff:inst31\|dffs\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff:inst31|dffs[2] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 7.600 ns com_out\[2\] 2 PIN PIN_64 0 " "Info: 2: + IC(2.500 ns) + CELL(5.100 ns) = 7.600 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'com_out\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_dff:inst31|dffs[2] com_out[2] } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 712 2224 2400 728 "com_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 67.11 % ) " "Info: Total cell delay = 5.100 ns ( 67.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 32.89 % ) " "Info: Total interconnect delay = 2.500 ns ( 32.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_dff:inst31|dffs[2] com_out[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { lpm_dff:inst31|dffs[2] {} com_out[2] {} } { 0.000ns 2.500ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk lpm_dff:inst31|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} lpm_dff:inst31|dffs[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_dff:inst31|dffs[2] com_out[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { lpm_dff:inst31|dffs[2] {} com_out[2] {} } { 0.000ns 2.500ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst7 com_in com_clk 1.300 ns register " "Info: th for register \"inst7\" (data pin = \"com_in\", clock pin = \"com_clk\") is 1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "com_clk destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"com_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_clk 1 CLK PIN_43 32 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 32; CLK Node = 'com_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_clk } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 232 424 592 248 "com_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst7 2 REG LC6_B9 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_B9; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { com_clk inst7 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst7 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns com_in 1 PIN PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'com_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_in } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 808 424 592 824 "com_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns inst7 2 REG LC6_B9 3 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC6_B9; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { com_in inst7 } "NODE_NAME" } } { "sss_com_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_com_receiver/sss_com_receiver.bdf" { { 792 1112 1176 872 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { com_in inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { com_in {} com_in~out {} inst7 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { com_clk inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { com_clk {} com_clk~out {} inst7 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { com_in inst7 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { com_in {} com_in~out {} inst7 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 24 22:24:03 2016 " "Info: Processing ended: Sun Jul 24 22:24:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
