 
cpldfit:  version M.63c                             Xilinx Inc.
                                  Fitter Report
Design Name: ULA                                 Date:  2- 9-2016,  4:07PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
15 /36  ( 42%) 55  /180  ( 31%) 40 /108 ( 37%)   0  /36  (  0%) 16 /34  ( 47%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          13/18       18/54       34/90       8/17
FB2           2/18       22/54       21/90       8/17
             -----       -----       -----      -----    
             15/36       40/108      55/180     16/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   10          10    |  I/O              :    14      28
Output        :    6           6    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     16          16

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 15 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'ULA.ise'.
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal                                           Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                             Pts   Inps          No.  Type    Use     Mode Rate State
Z<1>                                             5     6     FB1_1   40   I/O     O       LOW  FAST 
Z<3>                                             4     5     FB1_6   2    I/O     O       LOW  FAST 
Overflow                                         3     4     FB1_10  6    I/O     O       LOW  FAST 
Z<0>                                             3     4     FB1_14  13   I/O     O       LOW  FAST 
Comp                                             17    22    FB2_4   37   I/O     O       LOW  FAST 
Z<2>                                             4     5     FB2_11  28   I/O     O       LOW  FAST 

** 9 Buried Nodes **

Signal                                           Total Total Loc     Pwr  Reg Init
Name                                             Pts   Inps          Mode State
$OpTx$FX_DC$2                                    1     2     FB1_8   LOW  
XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2             2     3     FB1_9   LOW  
XLXI_14/XLXN_199/XLXI_14/XLXN_199_D              2     3     FB1_11  LOW  
XLXI_14/XLXN_193/XLXI_14/XLXN_193_D              2     3     FB1_12  LOW  
XLXI_14/XLXN_163/XLXI_14/XLXN_163_D              2     3     FB1_13  LOW  
XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D  2     3     FB1_15  LOW  
XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D  2     3     FB1_16  LOW  
XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D  2     3     FB1_17  LOW  
XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2             4     6     FB1_18  LOW  

** 10 Inputs **

Signal                                           Loc     Pin  Pin     Pin     
Name                                                     No.  Type    Use     
B<1>                                             FB1_4   42   I/O     I
B<3>                                             FB1_8   3    I/O     I
S<1>                                             FB1_16  16   I/O     I
B<0>                                             FB1_17  18   I/O     I
A<0>                                             FB2_2   38   I/O     I
S<0>                                             FB2_5   34   GTS/I/O I
B<2>                                             FB2_6   33   GSR/I/O I
A<2>                                             FB2_7   32   I/O     I
A<1>                                             FB2_10  29   I/O     I
A<3>                                             FB2_16  20   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               18/36
Number of signals used by logic mapping into function block:  18
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
Z<1>                  5       0     0   0     FB1_1   40    I/O     O
(unused)              0       0     0   5     FB1_2   41    I/O     
(unused)              0       0     0   5     FB1_3   43    GCK/I/O 
(unused)              0       0     0   5     FB1_4   42    I/O     I
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
Z<3>                  4       0     0   1     FB1_6   2     I/O     O
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
$OpTx$FX_DC$2         1       0     0   4     FB1_8   3     I/O     I
XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2
                      2       0     0   3     FB1_9   5     I/O     (b)
Overflow              3       0     0   2     FB1_10  6     I/O     O
XLXI_14/XLXN_199/XLXI_14/XLXN_199_D
                      2       0     0   3     FB1_11  7     I/O     (b)
XLXI_14/XLXN_193/XLXI_14/XLXN_193_D
                      2       0     0   3     FB1_12  8     I/O     (b)
XLXI_14/XLXN_163/XLXI_14/XLXN_163_D
                      2       0     0   3     FB1_13  12    I/O     (b)
Z<0>                  3       0     0   2     FB1_14  13    I/O     O
XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D
                      2       0     0   3     FB1_15  14    I/O     (b)
XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D
                      2       0     0   3     FB1_16  16    I/O     I
XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D
                      2       0     0   3     FB1_17  18    I/O     I
XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2
                      4       0     0   1     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               7: B<2>                                             13: XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D 
  2: A<1>               8: B<3>                                             14: XLXI_14/XLXN_163/XLXI_14/XLXN_163_D 
  3: A<2>               9: S<0>                                             15: XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2 
  4: A<3>              10: S<1>                                             16: XLXI_14/XLXN_193/XLXI_14/XLXN_193_D 
  5: B<0>              11: XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D  17: XLXI_14/XLXN_199/XLXI_14/XLXN_199_D 
  6: B<1>              12: XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D  18: XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Z<1>                 XX..X...XXX............................. 6
Z<3>                 ...X....XX..X....X...................... 5
$OpTx$FX_DC$2        ...X............X....................... 2
XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2 
                     ...........X..XX........................ 3
Overflow             ...X.....X......XX...................... 4
XLXI_14/XLXN_199/XLXI_14/XLXN_199_D 
                     .......XXX.............................. 3
XLXI_14/XLXN_193/XLXI_14/XLXN_193_D 
                     ......X.XX.............................. 3
XLXI_14/XLXN_163/XLXI_14/XLXN_163_D 
                     .....X..XX.............................. 3
Z<0>                 X...X...XX.............................. 4
XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D 
                     ...X.....X......X....................... 3
XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D 
                     ..X......X.....X........................ 3
XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D 
                     .X.......X...X.......................... 3
XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2 
                     X...X...XXX..X.......................... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     
(unused)              0       0   \/1   4     FB2_2   38    I/O     I
(unused)              0       0   \/5   0     FB2_3   36    GTS/I/O (b)
Comp                 17      12<-   0   0     FB2_4   37    I/O     O
(unused)              0       0   /\5   0     FB2_5   34    GTS/I/O I
(unused)              0       0   /\1   4     FB2_6   33    GSR/I/O I
(unused)              0       0     0   5     FB2_7   32    I/O     I
(unused)              0       0     0   5     FB2_8   31    I/O     
(unused)              0       0     0   5     FB2_9   30    I/O     
(unused)              0       0     0   5     FB2_10  29    I/O     I
Z<2>                  4       0     0   1     FB2_11  28    I/O     O
(unused)              0       0     0   5     FB2_12  27    I/O     
(unused)              0       0     0   5     FB2_13  23    I/O     
(unused)              0       0     0   5     FB2_14  22    I/O     
(unused)              0       0     0   5     FB2_15  21    I/O     
(unused)              0       0     0   5     FB2_16  20    I/O     I
(unused)              0       0     0   5     FB2_17  19    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$2      9: B<3>                                             16: XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2 
  2: A<0>              10: S<0>                                             17: XLXI_14/XLXN_193/XLXI_14/XLXN_193_D 
  3: A<1>              11: S<1>                                             18: XLXI_14/XLXN_199/XLXI_14/XLXN_199_D 
  4: A<2>              12: XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D  19: XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2 
  5: A<3>              13: XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D  20: Z<0> 
  6: B<0>              14: XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D  21: Z<1> 
  7: B<1>              15: XLXI_14/XLXN_163/XLXI_14/XLXN_163_D              22: Z<2> 
  8: B<2>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Comp                 XXXXXXXXXXXXXXXXXXXXXX.................. 22
Z<2>                 ...X.....XX.X..X........................ 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$2 <= (A(3) AND XLXI_14/XLXN_199/XLXI_14/XLXN_199_D);


Comp <= ((EXP4_.EXP)
	OR (S(1) AND NOT S(0) AND A(2) AND NOT A(3) AND 
	XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D)
	OR (S(1) AND Z(2) AND A(0) AND 
	XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2 AND NOT $OpTx$FX_DC$2)
	OR (S(1) AND Z(2) AND A(1) AND 
	XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D AND NOT $OpTx$FX_DC$2)
	OR (NOT S(0) AND A(1) AND NOT B(2) AND NOT A(3) AND 
	XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D AND XLXI_14/XLXN_193/XLXI_14/XLXN_193_D)
	OR (NOT S(0) AND A(1) AND NOT B(2) AND B(3) AND 
	XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D AND XLXI_14/XLXN_193/XLXI_14/XLXN_193_D)
	OR (EXP7_.EXP)
	OR (S(1) AND NOT Z(0) AND Z(1) AND Z(2) AND A(0) AND 
	NOT XLXI_14/XLXN_199/XLXI_14/XLXN_199_D)
	OR (S(1) AND NOT Z(0) AND Z(1) AND A(0) AND 
	XLXI_14/XLXN_193/XLXI_14/XLXN_193_D AND NOT XLXI_14/XLXN_199/XLXI_14/XLXN_199_D)
	OR (NOT S(1) AND S(0) AND NOT Z(0) AND NOT Z(1) AND NOT Z(2) AND 
	XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D)
	OR (NOT Z(0) AND Z(1) AND Z(2) AND A(0) AND NOT B(0) AND NOT A(3))
	OR (NOT Z(0) AND Z(1) AND A(0) AND NOT B(0) AND NOT B(2) AND NOT A(3))
	OR (S(1) AND NOT S(0) AND NOT A(3) AND 
	NOT XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D)
	OR (NOT S(1) AND S(0) AND A(3) AND 
	NOT XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D)
	OR (NOT S(1) AND S(0) AND A(3) AND 
	NOT XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2)
	OR (NOT S(1) AND S(0) AND 
	XLXI_14/XLXN_199/XLXI_14/XLXN_199_D AND NOT XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2)
	OR (NOT S(0) AND A(2) AND B(3) AND 
	XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D AND NOT XLXI_14/XLXN_199/XLXI_14/XLXN_199_D));










Overflow <= ((S(1) AND NOT XLXI_14/XLXN_199/XLXI_14/XLXN_199_D AND 
	XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2)
	OR (NOT A(3) AND NOT XLXI_14/XLXN_199/XLXI_14/XLXN_199_D AND 
	XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2)
	OR (NOT S(1) AND A(3) AND 
	XLXI_14/XLXN_199/XLXI_14/XLXN_199_D AND NOT XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2));


XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D <= XLXI_14/XLXN_163/XLXI_14/XLXN_163_D
	 XOR 
XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D <= (NOT S(1) AND A(1));


XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D <= XLXI_14/XLXN_193/XLXI_14/XLXN_193_D
	 XOR 
XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D <= (NOT S(1) AND A(2));


XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D <= XLXI_14/XLXN_199/XLXI_14/XLXN_199_D
	 XOR 
XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D <= (NOT S(1) AND A(3));


XLXI_14/XLXN_163/XLXI_14/XLXN_163_D <= NOT (B(1)
	 XOR 
XLXI_14/XLXN_163/XLXI_14/XLXN_163_D <= NOT ((NOT S(1) AND NOT S(0)));


XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2 <= ((NOT XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D AND 
	XLXI_14/XLXN_163/XLXI_14/XLXN_163_D)
	OR (S(1) AND NOT B(0) AND 
	XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D)
	OR (S(0) AND NOT B(0) AND 
	XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D)
	OR (NOT S(1) AND A(0) AND B(0) AND 
	XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D));


XLXI_14/XLXN_193/XLXI_14/XLXN_193_D <= NOT (B(2)
	 XOR 
XLXI_14/XLXN_193/XLXI_14/XLXN_193_D <= NOT ((NOT S(1) AND NOT S(0)));


XLXI_14/XLXN_199/XLXI_14/XLXN_199_D <= NOT (B(3)
	 XOR 
XLXI_14/XLXN_199/XLXI_14/XLXN_199_D <= NOT ((NOT S(1) AND NOT S(0)));


XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2 <= ((XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D AND 
	XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2)
	OR (NOT XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D AND 
	XLXI_14/XLXN_193/XLXI_14/XLXN_193_D));


Z(0) <= ((NOT S(1) AND A(0) AND NOT B(0))
	OR (NOT S(1) AND NOT A(0) AND B(0))
	OR (S(1) AND NOT S(0) AND A(0) AND B(0)));


Z(1) <= ((NOT S(1) AND S(0) AND 
	NOT XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D)
	OR (S(1) AND NOT S(0) AND A(1) AND 
	NOT XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D)
	OR (NOT S(1) AND NOT S(0) AND NOT A(0) AND 
	XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D)
	OR (NOT S(1) AND NOT S(0) AND NOT B(0) AND 
	XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D)
	OR (NOT S(1) AND A(0) AND B(0) AND 
	NOT XLXI_14/XLXI_41/XLXN_2/XLXI_14/XLXI_41/XLXN_2_D));


Z(2) <= ((NOT S(1) AND S(0) AND 
	NOT XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D)
	OR (NOT S(1) AND 
	NOT XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D AND XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2)
	OR (S(1) AND NOT S(0) AND A(2) AND 
	NOT XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D)
	OR (NOT S(1) AND NOT S(0) AND 
	XLXI_14/XLXI_45/XLXN_2/XLXI_14/XLXI_45/XLXN_2_D AND NOT XLXI_14/XLXN_188/XLXI_14/XLXN_188_D2));


Z(3) <= ((NOT S(1) AND S(0) AND 
	NOT XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D)
	OR (NOT S(1) AND 
	NOT XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D AND XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2)
	OR (S(1) AND NOT S(0) AND A(3) AND 
	NOT XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D)
	OR (NOT S(1) AND NOT S(0) AND 
	XLXI_14/XLXI_52/XLXN_2/XLXI_14/XLXI_52/XLXN_2_D AND NOT XLXI_14/XLXN_205/XLXI_14/XLXN_205_D2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 Z<3>                             24 TDO                           
  3 B<3>                             25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 Overflow                         28 Z<2>                          
  7 KPR                              29 A<1>                          
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 A<2>                          
 11 TCK                              33 B<2>                          
 12 KPR                              34 S<0>                          
 13 Z<0>                             35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 Comp                          
 16 S<1>                             38 A<0>                          
 17 GND                              39 KPR                           
 18 B<0>                             40 Z<1>                          
 19 KPR                              41 KPR                           
 20 A<3>                             42 B<1>                          
 21 KPR                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
