!SESSION 2022-12-17 02:14:59.872 -----------------------------------------------
eclipse.buildId=2021.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\.metadata\.bak_0.log
Created Time: 2022-12-17 11:01:13.480

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.480
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.480
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.483
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.483
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.486
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.486
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.489
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.489
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.492
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.493
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.510
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.510
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.513
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.513
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.516
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.516
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.519
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.520
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.522
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.523
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.525
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.526
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.529
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.529
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.532
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.532
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.535
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.535
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.538
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.538
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.541
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.542
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.545
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.545
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.548
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.549
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.551
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.551
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.554
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.554
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.557
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.557
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.560
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.560
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.563
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.563
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.566
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.567
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.569
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.569
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.572
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.572
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.575
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.575
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.578
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.578
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.581
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.581
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.584
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.584
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.587
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.587
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.589
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.590
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.592
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.592
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.595
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.595
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.598
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.598
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.601
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.601
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.603
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.604
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.606
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.606
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.609
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.609
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.611
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.611
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.614
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.614
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.617
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.617
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.619
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.620
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.622
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.623
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.625
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.626
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.628
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.629
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.631
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.670
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.673
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.674
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.677
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.1"  && TYPE == "DRIVER"}]], Result: [null, D:/Xilinx/Vitis/2022.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.747
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.749
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.749
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.751
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss], Result: [null, {"xilffs": "4.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.766
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:13.877
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:16.134
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:19.573
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:37.287
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-34: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:45.195
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-34: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:45.196
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss ], Thread: Worker-34: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:45.199
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss ], Result: [null, ]. Thread: Worker-34: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:45.200
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Thread: Worker-34: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:45.202
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "7.7",
}]. Thread: Worker-34: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:01:45.202
!MESSAGE Generating MD5 hash for file: D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_psu_cortexa53_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:45.209
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Thread: Worker-34: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:01:45.210
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Result: [null, ]. Thread: Worker-34: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.611
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.613
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "xck26",
"family": "zynquplus",
"timestamp": "Sat Dec 17 10:31:12 2022",
"vivado_version": "2022.1",
"part": "xck26-sfvc784-2LV-c",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.614
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.638
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_iic": {"hier_name": "axi_iic",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_intc": {"hier_name": "axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"axi_smc_cam": {"hier_name": "axi_smc_cam",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_0": {"hier_name": "axi_smc_vcu_0",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_1": {"hier_name": "axi_smc_vcu_1",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_2": {"hier_name": "axi_smc_vcu_2",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"camif_ias1_axis_subset_converter": {"hier_name": "camif_ias1_axis_subset_converter",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"camif_ias1_mipi_rx_to_video": {"hier_name": "camif_ias1_mipi_rx_to_video",
"type": "mipi_rx_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_ias1_v_frm_wr": {"hier_name": "camif_ias1_v_frm_wr",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"camif_ias1_video_to_axis": {"hier_name": "camif_ias1_video_to_axis",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_rpi_axis_subset_converter": {"hier_name": "camif_rpi_axis_subset_converter",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"camif_rpi_mipi_rx_to_video": {"hier_name": "camif_rpi_mipi_rx_to_video",
"type": "mipi_rx_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_rpi_v_frm_wr": {"hier_name": "camif_rpi_v_frm_wr",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"camif_rpi_video_to_axis": {"hier_name": "camif_rpi_video_to_axis",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_axi_gpio": {"hier_name": "gpio_slice_axi_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_0": {"hier_name": "gpio_slice_xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_1": {"hier_name": "gpio_slice_xlslice_1",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_2": {"hier_name": "gpio_slice_xlslice_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_3": {"hier_name": "gpio_slice_xlslice_3",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_4": {"hier_name": "gpio_slice_xlslice_4",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_5": {"hier_name": "gpio_slice_xlslice_5",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_8_10": {"hier_name": "gpio_slice_xlslice_8_10",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_axis_to_video": {"hier_name": "isp_pipe_axis_to_video",
"type": "axis_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_isp": {"hier_name": "isp_pipe_isp",
"type": "xil_isp_lite",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_rd": {"hier_name": "isp_pipe_v_frm_rd",
"type": "v_frmbuf_rd",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_wr_1": {"hier_name": "isp_pipe_v_frm_wr_1",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_wr_2": {"hier_name": "isp_pipe_v_frm_wr_2",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_video_to_axis_1": {"hier_name": "isp_pipe_video_to_axis_1",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_video_to_axis_2": {"hier_name": "isp_pipe_video_to_axis_2",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_vip_1": {"hier_name": "isp_pipe_vip_1",
"type": "xil_vip",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_vip_2": {"hier_name": "isp_pipe_vip_2",
"type": "xil_vip",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps8_0_axi_periph_1": {"hier_name": "ps8_0_axi_periph_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_clk_wiz_ctrl": {"hier_name": "rst_clk_wiz_ctrl",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_isp": {"hier_name": "rst_clk_wiz_isp",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_mm": {"hier_name": "rst_clk_wiz_mm",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"vcu": {"hier_name": "vcu",
"type": "vcu",
"version": "1.2",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.4",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_spi_1": {"hier_name": "psu_spi_1",
"type": "psu_spi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.748
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.749
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.753
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\zynqmp_cam_isp_demo\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.838
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\zynqmp_cam_isp_demo\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:33.842
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\zynqmp_cam_isp_demo\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.584
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\zynqmp_cam_isp_demo\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.635
!MESSAGE XSCT Command: [::hsi::utils::get_configurable_ip D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.637
!MESSAGE XSCT command with result: [::hsi::utils::get_configurable_ip D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, zynq_ultra_ps_e_0]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.638
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.645
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.646
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.686
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354624,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354816,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354820,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354824,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354828,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354832,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354836,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354840,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354844,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354848,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354852,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354856,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354860,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354864,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354868,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354872,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354876,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354880,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354884,
},
},
"axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420096,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420100,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420104,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420108,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420112,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420116,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420120,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420124,
},
},
"camif_ias1_mipi_rx_to_video": {},
"camif_ias1_v_frm_wr": {},
"camif_rpi_mipi_rx_to_video": {},
"camif_rpi_v_frm_wr": {},
"gpio_slice_axi_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616704,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616708,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616712,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616716,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616988,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684617000,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616992,
},
},
"isp_pipe_isp": {},
"isp_pipe_v_frm_rd": {},
"isp_pipe_v_frm_wr_1": {},
"isp_pipe_v_frm_wr_2": {},
"isp_pipe_vip_1": {},
"isp_pipe_vip_2": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"vcu": {},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.688
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.719
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_iic_S_AXI": {"name": "axi_iic",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_s_axi": {"name": "axi_intc",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_mipi_rx_to_video_S00_AXI": {"name": "camif_ias1_mipi_rx_to_video",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_mipi_rx_to_video_S00_AXI": {"name": "camif_rpi_mipi_rx_to_video",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_slice_axi_gpio_S_AXI": {"name": "gpio_slice_axi_gpio",
"base": "0xA0040000",
"high": "0xA004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_isp_S00_AXI": {"name": "isp_pipe_isp",
"base": "0xA0050000",
"high": "0xA005FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_1_S00_AXI": {"name": "isp_pipe_vip_1",
"base": "0xA0060000",
"high": "0xA006FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_2_S00_AXI": {"name": "isp_pipe_vip_2",
"base": "0xA0070000",
"high": "0xA007FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"vcu_S_AXI_LITE": {"name": "vcu",
"base": "0xA0100000",
"high": "0xA01FFFFF",
"size": "1048576",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_v_frm_wr_s_axi_CTRL": {"name": "camif_ias1_v_frm_wr",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_v_frm_wr_s_axi_CTRL": {"name": "camif_rpi_v_frm_wr",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_rd_s_axi_CTRL": {"name": "isp_pipe_v_frm_rd",
"base": "0xB0020000",
"high": "0xB002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_1_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_1",
"base": "0xB0030000",
"high": "0xB003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_2_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_2",
"base": "0xB0040000",
"high": "0xB004FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.720
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.723
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.724
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.725
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.726
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.728
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.728
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.730
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.730
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_FREQ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.732
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.733
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.734
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.735
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.740
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"bscan": "",
"index": "0",
},
"psu_cortexa53_1": {"bscan": "",
"index": "1",
},
"psu_cortexa53_2": {"bscan": "",
"index": "2",
},
"psu_cortexa53_3": {"bscan": "",
"index": "3",
},
"psu_cortexr5_0": {"bscan": "",
"index": "0",
},
"psu_cortexr5_1": {"bscan": "",
"index": "1",
},
"psu_pmu_0": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.741
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.800
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354624,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354816,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354820,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354824,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354828,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354832,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354836,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354840,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354844,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354848,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354852,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354856,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354860,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354864,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354868,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354872,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354876,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354880,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354884,
},
},
"axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420096,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420100,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420104,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420108,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420112,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420116,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420120,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420124,
},
},
"camif_ias1_mipi_rx_to_video": {},
"camif_ias1_v_frm_wr": {},
"camif_rpi_mipi_rx_to_video": {},
"camif_rpi_v_frm_wr": {},
"gpio_slice_axi_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616704,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616708,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616712,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616716,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616988,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684617000,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616992,
},
},
"isp_pipe_isp": {},
"isp_pipe_v_frm_rd": {},
"isp_pipe_v_frm_wr_1": {},
"isp_pipe_v_frm_wr_2": {},
"isp_pipe_vip_1": {},
"isp_pipe_vip_2": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"vcu": {},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.802
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.833
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_iic_S_AXI": {"name": "axi_iic",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_s_axi": {"name": "axi_intc",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_mipi_rx_to_video_S00_AXI": {"name": "camif_ias1_mipi_rx_to_video",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_mipi_rx_to_video_S00_AXI": {"name": "camif_rpi_mipi_rx_to_video",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_slice_axi_gpio_S_AXI": {"name": "gpio_slice_axi_gpio",
"base": "0xA0040000",
"high": "0xA004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_isp_S00_AXI": {"name": "isp_pipe_isp",
"base": "0xA0050000",
"high": "0xA005FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_1_S00_AXI": {"name": "isp_pipe_vip_1",
"base": "0xA0060000",
"high": "0xA006FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_2_S00_AXI": {"name": "isp_pipe_vip_2",
"base": "0xA0070000",
"high": "0xA007FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"vcu_S_AXI_LITE": {"name": "vcu",
"base": "0xA0100000",
"high": "0xA01FFFFF",
"size": "1048576",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_v_frm_wr_s_axi_CTRL": {"name": "camif_ias1_v_frm_wr",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_v_frm_wr_s_axi_CTRL": {"name": "camif_rpi_v_frm_wr",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_rd_s_axi_CTRL": {"name": "isp_pipe_v_frm_rd",
"base": "0xB0020000",
"high": "0xB002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_1_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_1",
"base": "0xB0030000",
"high": "0xB003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_2_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_2",
"base": "0xB0040000",
"high": "0xB004FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.835
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.836
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.836
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.837
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.838
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.839
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.839
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.840
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.840
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_FREQ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.841
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.842
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.842
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.843
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.880
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354624,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354816,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354820,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354824,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354828,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354832,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354836,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354840,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354844,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354848,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354852,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354856,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354860,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354864,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354868,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354872,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354876,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354880,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354884,
},
},
"axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420096,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420100,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420104,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420108,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420112,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420116,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420120,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420124,
},
},
"camif_ias1_mipi_rx_to_video": {},
"camif_ias1_v_frm_wr": {},
"camif_rpi_mipi_rx_to_video": {},
"camif_rpi_v_frm_wr": {},
"gpio_slice_axi_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616704,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616708,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616712,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616716,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616988,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684617000,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616992,
},
},
"isp_pipe_isp": {},
"isp_pipe_v_frm_rd": {},
"isp_pipe_v_frm_wr_1": {},
"isp_pipe_v_frm_wr_2": {},
"isp_pipe_vip_1": {},
"isp_pipe_vip_2": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"vcu": {},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.882
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.906
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2], Result: [null, {"axi_iic_S_AXI": {"name": "axi_iic",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_s_axi": {"name": "axi_intc",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_mipi_rx_to_video_S00_AXI": {"name": "camif_ias1_mipi_rx_to_video",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_mipi_rx_to_video_S00_AXI": {"name": "camif_rpi_mipi_rx_to_video",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_slice_axi_gpio_S_AXI": {"name": "gpio_slice_axi_gpio",
"base": "0xA0040000",
"high": "0xA004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_isp_S00_AXI": {"name": "isp_pipe_isp",
"base": "0xA0050000",
"high": "0xA005FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_1_S00_AXI": {"name": "isp_pipe_vip_1",
"base": "0xA0060000",
"high": "0xA006FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_2_S00_AXI": {"name": "isp_pipe_vip_2",
"base": "0xA0070000",
"high": "0xA007FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"vcu_S_AXI_LITE": {"name": "vcu",
"base": "0xA0100000",
"high": "0xA01FFFFF",
"size": "1048576",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_v_frm_wr_s_axi_CTRL": {"name": "camif_ias1_v_frm_wr",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_v_frm_wr_s_axi_CTRL": {"name": "camif_rpi_v_frm_wr",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_rd_s_axi_CTRL": {"name": "isp_pipe_v_frm_rd",
"base": "0xB0020000",
"high": "0xB002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_1_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_1",
"base": "0xB0030000",
"high": "0xB003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_2_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_2",
"base": "0xB0040000",
"high": "0xB004FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.907
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.909
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.909
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.910
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.911
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.912
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.912
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.913
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.914
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_FREQ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.915
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.915
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.917
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.917
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.959
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3], Result: [null, {"axi_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354624,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354816,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354820,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354824,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354828,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354832,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354836,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354840,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354844,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354848,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354852,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354856,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354860,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354864,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354868,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354872,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354876,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354880,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354884,
},
},
"axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420096,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420100,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420104,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420108,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420112,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420116,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420120,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420124,
},
},
"camif_ias1_mipi_rx_to_video": {},
"camif_ias1_v_frm_wr": {},
"camif_rpi_mipi_rx_to_video": {},
"camif_rpi_v_frm_wr": {},
"gpio_slice_axi_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616704,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616708,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616712,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616716,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616988,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684617000,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616992,
},
},
"isp_pipe_isp": {},
"isp_pipe_v_frm_rd": {},
"isp_pipe_v_frm_wr_1": {},
"isp_pipe_v_frm_wr_2": {},
"isp_pipe_vip_1": {},
"isp_pipe_vip_2": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"vcu": {},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.961
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.989
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3], Result: [null, {"axi_iic_S_AXI": {"name": "axi_iic",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_s_axi": {"name": "axi_intc",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_mipi_rx_to_video_S00_AXI": {"name": "camif_ias1_mipi_rx_to_video",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_mipi_rx_to_video_S00_AXI": {"name": "camif_rpi_mipi_rx_to_video",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_slice_axi_gpio_S_AXI": {"name": "gpio_slice_axi_gpio",
"base": "0xA0040000",
"high": "0xA004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_isp_S00_AXI": {"name": "isp_pipe_isp",
"base": "0xA0050000",
"high": "0xA005FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_1_S00_AXI": {"name": "isp_pipe_vip_1",
"base": "0xA0060000",
"high": "0xA006FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_2_S00_AXI": {"name": "isp_pipe_vip_2",
"base": "0xA0070000",
"high": "0xA007FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"vcu_S_AXI_LITE": {"name": "vcu",
"base": "0xA0100000",
"high": "0xA01FFFFF",
"size": "1048576",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_v_frm_wr_s_axi_CTRL": {"name": "camif_ias1_v_frm_wr",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_v_frm_wr_s_axi_CTRL": {"name": "camif_rpi_v_frm_wr",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_rd_s_axi_CTRL": {"name": "isp_pipe_v_frm_rd",
"base": "0xB0020000",
"high": "0xB002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_1_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_1",
"base": "0xB0030000",
"high": "0xB003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_2_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_2",
"base": "0xB0040000",
"high": "0xB004FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.990
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.992
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.992
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.994
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.994
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.996
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.996
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.996
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.997
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_FREQ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.998
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.998
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:34.999
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Result: [null, 1333333008]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.000
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.037
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354624,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354816,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354820,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354824,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354828,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354832,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354836,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354840,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354844,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354848,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354852,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354856,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354860,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354864,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354868,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354872,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354876,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354880,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354884,
},
},
"axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420096,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420100,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420104,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420108,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420112,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420116,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420120,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420124,
},
},
"camif_ias1_mipi_rx_to_video": {},
"camif_ias1_v_frm_wr": {},
"camif_rpi_mipi_rx_to_video": {},
"camif_rpi_v_frm_wr": {},
"gpio_slice_axi_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616704,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616708,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616712,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616716,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616988,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684617000,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616992,
},
},
"isp_pipe_isp": {},
"isp_pipe_v_frm_rd": {},
"isp_pipe_v_frm_wr_1": {},
"isp_pipe_v_frm_wr_2": {},
"isp_pipe_vip_1": {},
"isp_pipe_vip_2": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_1": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm": {},
"psu_r5_0_btcm": {},
"psu_r5_ddr_0": {},
"psu_r5_tcm_ram_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"vcu": {},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.038
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.066
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_iic_S_AXI": {"name": "axi_iic",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_s_axi": {"name": "axi_intc",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_mipi_rx_to_video_S00_AXI": {"name": "camif_ias1_mipi_rx_to_video",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_mipi_rx_to_video_S00_AXI": {"name": "camif_rpi_mipi_rx_to_video",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_slice_axi_gpio_S_AXI": {"name": "gpio_slice_axi_gpio",
"base": "0xA0040000",
"high": "0xA004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_isp_S00_AXI": {"name": "isp_pipe_isp",
"base": "0xA0050000",
"high": "0xA005FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_1_S00_AXI": {"name": "isp_pipe_vip_1",
"base": "0xA0060000",
"high": "0xA006FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_2_S00_AXI": {"name": "isp_pipe_vip_2",
"base": "0xA0070000",
"high": "0xA007FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"vcu_S_AXI_LITE": {"name": "vcu",
"base": "0xA0100000",
"high": "0xA01FFFFF",
"size": "1048576",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_v_frm_wr_s_axi_CTRL": {"name": "camif_ias1_v_frm_wr",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_v_frm_wr_s_axi_CTRL": {"name": "camif_rpi_v_frm_wr",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_rd_s_axi_CTRL": {"name": "isp_pipe_v_frm_rd",
"base": "0xB0020000",
"high": "0xB002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_1_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_1",
"base": "0xB0030000",
"high": "0xB003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_2_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_2",
"base": "0xB0040000",
"high": "0xB004FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_1": {"name": "psu_ipi_1",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_atcm_MEM_0": {"name": "psu_r5_0_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_btcm_MEM_0": {"name": "psu_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_tcm_ram_0_MEM_0": {"name": "psu_r5_tcm_ram_0",
"base": "0x0",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.067
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.069
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.069
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.070
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.071
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.072
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.073
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.074
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.074
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_FREQ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.076
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.076
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.077
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 533328002]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.078
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.118
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354624,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354816,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354820,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354824,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354828,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354832,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354836,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354840,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354844,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354848,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354852,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354856,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354860,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354864,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354868,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354872,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354876,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354880,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354884,
},
},
"axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420096,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420100,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420104,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420108,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420112,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420116,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420120,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420124,
},
},
"camif_ias1_mipi_rx_to_video": {},
"camif_ias1_v_frm_wr": {},
"camif_rpi_mipi_rx_to_video": {},
"camif_rpi_v_frm_wr": {},
"gpio_slice_axi_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616704,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616708,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616712,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616716,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616988,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684617000,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616992,
},
},
"isp_pipe_isp": {},
"isp_pipe_v_frm_rd": {},
"isp_pipe_v_frm_wr_1": {},
"isp_pipe_v_frm_wr_2": {},
"isp_pipe_vip_1": {},
"isp_pipe_vip_2": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_2": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_1_atcm": {},
"psu_r5_1_btcm": {},
"psu_r5_ddr_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"vcu": {},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.120
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.146
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_iic_S_AXI": {"name": "axi_iic",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_s_axi": {"name": "axi_intc",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_mipi_rx_to_video_S00_AXI": {"name": "camif_ias1_mipi_rx_to_video",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_mipi_rx_to_video_S00_AXI": {"name": "camif_rpi_mipi_rx_to_video",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_slice_axi_gpio_S_AXI": {"name": "gpio_slice_axi_gpio",
"base": "0xA0040000",
"high": "0xA004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_isp_S00_AXI": {"name": "isp_pipe_isp",
"base": "0xA0050000",
"high": "0xA005FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_1_S00_AXI": {"name": "isp_pipe_vip_1",
"base": "0xA0060000",
"high": "0xA006FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_2_S00_AXI": {"name": "isp_pipe_vip_2",
"base": "0xA0070000",
"high": "0xA007FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"vcu_S_AXI_LITE": {"name": "vcu",
"base": "0xA0100000",
"high": "0xA01FFFFF",
"size": "1048576",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_v_frm_wr_s_axi_CTRL": {"name": "camif_ias1_v_frm_wr",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_v_frm_wr_s_axi_CTRL": {"name": "camif_rpi_v_frm_wr",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_rd_s_axi_CTRL": {"name": "isp_pipe_v_frm_rd",
"base": "0xB0020000",
"high": "0xB002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_1_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_1",
"base": "0xB0030000",
"high": "0xB003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_2_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_2",
"base": "0xB0040000",
"high": "0xB004FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_2": {"name": "psu_ipi_2",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_atcm_MEM_0": {"name": "psu_r5_1_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_btcm_MEM_0": {"name": "psu_r5_1_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.148
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.150
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.150
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.151
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.151
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.153
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.153
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.155
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.155
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_FREQ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.157
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_FREQ], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.157
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.158
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Result: [null, 533328002]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.159
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.201
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0], Result: [null, {"axi_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354588,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354592,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354600,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354624,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354816,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354820,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354824,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354828,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354832,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354836,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354840,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354844,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354848,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354852,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354856,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354860,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354864,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354868,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354872,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354876,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354880,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684354884,
},
},
"axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420096,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420100,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420104,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420108,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420112,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "12",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420116,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420120,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684420124,
},
},
"camif_ias1_mipi_rx_to_video": {},
"camif_ias1_v_frm_wr": {},
"camif_rpi_mipi_rx_to_video": {},
"camif_rpi_v_frm_wr": {},
"gpio_slice_axi_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616704,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616708,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616712,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616716,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616988,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684617000,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2684616992,
},
},
"isp_pipe_isp": {},
"isp_pipe_v_frm_rd": {},
"isp_pipe_v_frm_wr_1": {},
"isp_pipe_v_frm_wr_2": {},
"isp_pipe_vip_1": {},
"isp_pipe_vip_2": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_bbram_0": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_3": {},
"psu_ipi_4": {},
"psu_ipi_5": {},
"psu_ipi_6": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_pmu_iomodule": {},
"psu_pmu_ram": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_spi_1": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
"vcu": {},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.202
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.228
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0], Result: [null, {"axi_iic_S_AXI": {"name": "axi_iic",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_s_axi": {"name": "axi_intc",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_mipi_rx_to_video_S00_AXI": {"name": "camif_ias1_mipi_rx_to_video",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_mipi_rx_to_video_S00_AXI": {"name": "camif_rpi_mipi_rx_to_video",
"base": "0xA0030000",
"high": "0xA003FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_slice_axi_gpio_S_AXI": {"name": "gpio_slice_axi_gpio",
"base": "0xA0040000",
"high": "0xA004FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_isp_S00_AXI": {"name": "isp_pipe_isp",
"base": "0xA0050000",
"high": "0xA005FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_1_S00_AXI": {"name": "isp_pipe_vip_1",
"base": "0xA0060000",
"high": "0xA006FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_vip_2_S00_AXI": {"name": "isp_pipe_vip_2",
"base": "0xA0070000",
"high": "0xA007FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"vcu_S_AXI_LITE": {"name": "vcu",
"base": "0xA0100000",
"high": "0xA01FFFFF",
"size": "1048576",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_ias1_v_frm_wr_s_axi_CTRL": {"name": "camif_ias1_v_frm_wr",
"base": "0xB0000000",
"high": "0xB000FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"camif_rpi_v_frm_wr_s_axi_CTRL": {"name": "camif_rpi_v_frm_wr",
"base": "0xB0010000",
"high": "0xB001FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_rd_s_axi_CTRL": {"name": "isp_pipe_v_frm_rd",
"base": "0xB0020000",
"high": "0xB002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_1_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_1",
"base": "0xB0030000",
"high": "0xB003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"isp_pipe_v_frm_wr_2_s_axi_CTRL": {"name": "isp_pipe_v_frm_wr_2",
"base": "0xB0040000",
"high": "0xB004FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_3": {"name": "psu_ipi_3",
"base": "0xFF330000",
"high": "0xFF330FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_4": {"name": "psu_ipi_4",
"base": "0xFF331000",
"high": "0xFF331FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_5": {"name": "psu_ipi_5",
"base": "0xFF332000",
"high": "0xFF332FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_6": {"name": "psu_ipi_6",
"base": "0xFF333000",
"high": "0xFF333FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_iomodule": {"name": "psu_pmu_iomodule",
"base": "0xFFD40000",
"high": "0xFFD5FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_spi_1": {"name": "psu_spi_1",
"base": "0xFF050000",
"high": "0xFF05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_bbram_0_MEM_0": {"name": "psu_bbram_0",
"base": "0xFFCD0000",
"high": "0xFFCDFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x7FF00000",
"high": "0x7FFFFFFF",
"size": "1048576",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_1": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_1",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_ram_MEM_0": {"name": "psu_pmu_ram",
"base": "0xFFDC0000",
"high": "0xFFDDFFFF",
"size": "131072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.229
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.230
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.231
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.232
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.232
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.233
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.233
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.235
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.235
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_FREQ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.236
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_FREQ], Result: [null, 180000000]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.236
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.237
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.240
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.242
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, axi_iic axi_intc camif_ias1_mipi_rx_to_video camif_ias1_v_frm_wr camif_rpi_mipi_rx_to_video camif_rpi_v_frm_wr gpio_slice_axi_gpio isp_pipe_isp isp_pipe_v_frm_rd isp_pipe_v_frm_wr_1 isp_pipe_v_frm_wr_2 isp_pipe_vip_1 isp_pipe_vip_2 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csudma psu_ctrl_ipi psu_ddr_0 psu_ddr_1 psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_0 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm_global psu_r5_0_btcm_global psu_r5_1_atcm_global psu_r5_1_btcm_global psu_r5_tcm_ram_global psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_spi_1 psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_1 psu_usb_0 psu_usb_xhci_0 psu_wdt_0 psu_wdt_1 vcu]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.242
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.244
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.245
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_S_AXI_BASEADDR], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.246
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_S_AXI_BASEADDR], Result: [null, 0xFD0B0000]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.247
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_PROFILE], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.248
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.248
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_ADVANCED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.249
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.249
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_NUM_OF_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.250
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_NUM_OF_COUNTERS], Result: [null, 10]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.251
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.253
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.254
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_S_AXI_BASEADDR], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.255
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_S_AXI_BASEADDR], Result: [null, 0xFFA00000]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.255
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_PROFILE], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.256
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.256
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_ADVANCED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.257
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.257
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_NUM_OF_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.258
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.259
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.260
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.261
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_S_AXI_BASEADDR], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.262
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_S_AXI_BASEADDR], Result: [null, 0xFFA10000]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.262
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_PROFILE], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.263
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.263
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_ADVANCED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.264
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.264
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_NUM_OF_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.265
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.265
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.267
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.268
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_S_AXI_BASEADDR], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.269
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_S_AXI_BASEADDR], Result: [null, 0xFD490000]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.269
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_PROFILE], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.270
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.270
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_ADVANCED], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.271
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.271
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_NUM_OF_COUNTERS], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.272
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.273
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.274
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Result: [null, 249.997498]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:35.276
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY org.eclipse.tcf 4 0 2022-12-17 11:02:37.436
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.486
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.487
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.930
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.934
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.938
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.939
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.951
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.966
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.966
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.978
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.979
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.983
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.983
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.997
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.997
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa zynq_ultra_ps_e_0 PSU__DDRC__ECC], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:37.999
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa zynq_ultra_ps_e_0 PSU__DDRC__ECC], Result: [null, Disabled]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.001
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.006
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.006
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.019
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.020
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.025
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.025
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.038
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.039
!MESSAGE XSCT Command: [version -server], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.286
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.1]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.287
!MESSAGE XSCT Command: [version], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.289
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.1.0
SW Build 303 on 2022-04-13-17:42:48
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.290
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.294
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.294
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.306
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.307
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level == 0}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.318
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level == 0}], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.319
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.319
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.320
!MESSAGE XSCT Command: [source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.322
!MESSAGE XSCT command with result: [source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.322
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.519
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:38.519
!MESSAGE XSCT Command: [rst -system], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:39.172
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:39.172
!MESSAGE XSCT Command: [after 3000], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:42.182
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:42.194
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:42.207
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:42.208
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:42.221
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:42.225
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL14IR3AYK4A-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:42.423
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL14IR3AYK4A-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:42.424
!MESSAGE XSCT Command: [fpga -file D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.084
!MESSAGE XSCT command with result: [fpga -file D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.099
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.294
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.295
!MESSAGE XSCT Command: [loadhw -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.760
!MESSAGE XSCT command with result: [loadhw -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_4]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.760
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.761
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.762
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.768
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.769
!MESSAGE XSCT Command: [source D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/psinit/psu_init.tcl], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.773
!MESSAGE XSCT command with result: [source D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/psinit/psu_init.tcl], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:47.774
!MESSAGE XSCT Command: [psu_init], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:48.579
!MESSAGE XSCT command with result: [psu_init], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:48.579
!MESSAGE XSCT Command: [after 1000], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:49.593
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:49.593
!MESSAGE XSCT Command: [psu_ps_pl_isolation_removal], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:49.671
!MESSAGE XSCT command with result: [psu_ps_pl_isolation_removal], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:49.673
!MESSAGE XSCT Command: [after 1000], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.686
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.687
!MESSAGE XSCT Command: [psu_ps_pl_reset_config], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.736
!MESSAGE XSCT command with result: [psu_ps_pl_reset_config], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.737
!MESSAGE XSCT Command: [catch {psu_protection}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.751
!MESSAGE XSCT command with result: [catch {psu_protection}], Result: [null, 0]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.751
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.758
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.759
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.810
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:50.810
!MESSAGE XSCT Command: [dow D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/Debug/zynqmp_cam_isp_demo.elf], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:52.713
!MESSAGE XSCT command with result: [dow D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/Debug/zynqmp_cam_isp_demo.elf], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:52.713
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:52.714
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:52.801
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:52.812
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:52.812
!MESSAGE XSCT Command: [con], Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:02:52.838
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-32: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:13.318
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss ], Thread: Worker-32: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:13.323
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss ], Result: [null, ]. Thread: Worker-32: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:13.324
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Thread: Worker-32: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:13.326
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "7.7",
}]. Thread: Worker-32: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:04:13.327
!MESSAGE Generating MD5 hash for file: D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_psu_cortexa53_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:13.330
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Thread: Worker-32: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:13.331
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Result: [null, ]. Thread: Worker-32: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:19.349
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-366

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:19.369
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-366

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:20.397
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:20.403
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:20.403
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:20.429
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)]. Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:20.430
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:20.434
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)]. Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:20.434
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)" && level==1}], Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:23.446
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)" && level==1}], Result: [null, ]. Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:26.452
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)" && level==1}], Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:29.465
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)" && level==1}], Result: [null, ]. Thread: Worker-38: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.303
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.304
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.305
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.309
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.309
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.313
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.314
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.325
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.327
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.331
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.332
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.344
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.345
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.349
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.349
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.361
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.362
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.366
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.366
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.378
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.378
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.382
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.383
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.395
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.395
!MESSAGE XSCT Command: [version -server], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.403
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.1]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.403
!MESSAGE XSCT Command: [version], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.404
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.1.0
SW Build 303 on 2022-04-13-17:42:48
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.404
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.408
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.408
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.420
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.420
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level == 0}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.433
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level == 0}], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.434
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.435
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.435
!MESSAGE XSCT Command: [source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.436
!MESSAGE XSCT command with result: [source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.437
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.444
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.444
!MESSAGE XSCT Command: [rst -system], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.693
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:34.694
!MESSAGE XSCT Command: [after 3000], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:37.699
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:37.709
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:37.719
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:37.720
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:37.731
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:37.732
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL14IR3AYK4A-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:37.757
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL14IR3AYK4A-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:37.757
!MESSAGE XSCT Command: [fpga -file D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.217
!MESSAGE XSCT command with result: [fpga -file D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.229
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.237
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.238
!MESSAGE XSCT Command: [loadhw -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.269
!MESSAGE XSCT command with result: [loadhw -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_4]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.269
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.278
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.278
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.285
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.286
!MESSAGE XSCT Command: [source D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/psinit/psu_init.tcl], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.291
!MESSAGE XSCT command with result: [source D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/psinit/psu_init.tcl], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:42.291
!MESSAGE XSCT Command: [psu_init], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:43.151
!MESSAGE XSCT command with result: [psu_init], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:43.152
!MESSAGE XSCT Command: [after 1000], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:44.168
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:44.169
!MESSAGE XSCT Command: [psu_ps_pl_isolation_removal], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:44.230
!MESSAGE XSCT command with result: [psu_ps_pl_isolation_removal], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:44.231
!MESSAGE XSCT Command: [after 1000], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.244
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.244
!MESSAGE XSCT Command: [psu_ps_pl_reset_config], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.291
!MESSAGE XSCT command with result: [psu_ps_pl_reset_config], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.292
!MESSAGE XSCT Command: [catch {psu_protection}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.307
!MESSAGE XSCT command with result: [catch {psu_protection}], Result: [null, 0]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.308
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.314
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.315
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.367
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:45.368
!MESSAGE XSCT Command: [dow D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/Debug/zynqmp_cam_isp_demo.elf], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:47.285
!MESSAGE XSCT command with result: [dow D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/Debug/zynqmp_cam_isp_demo.elf], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:47.286
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:47.300
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:47.363
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:47.376
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:47.376
!MESSAGE XSCT Command: [con], Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:04:47.401
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-40: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:08.599
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss ], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:08.604
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss ], Result: [null, ]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:08.604
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:08.606
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "7.7",
}]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:05:08.607
!MESSAGE Generating MD5 hash for file: D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_psu_cortexa53_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:08.609
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:08.610
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/system.mss], Result: [null, ]. Thread: Worker-38: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:15.885
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-446

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:15.889
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-446

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:16.903
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:16.908
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:16.909
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:16.935
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)]. Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:16.935
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:16.939
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)]. Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:16.939
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)" && level==1}], Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:19.952
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)" && level==1}], Result: [null, ]. Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:22.961
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)" && level==1}], Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:25.975
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A (closed)" && level==1}], Result: [null, ]. Thread: Worker-36: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.131
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.133
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.133
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.138
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.139
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.143
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.143
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.155
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.156
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.160
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.161
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.173
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.173
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.177
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.178
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.190
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.190
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.194
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.195
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.226
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.227
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.232
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.232
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.244
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.244
!MESSAGE XSCT Command: [version -server], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.245
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.1]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.245
!MESSAGE XSCT Command: [version], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.246
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.1.0
SW Build 303 on 2022-04-13-17:42:48
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.246
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.251
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.251
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.263
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.264
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level == 0}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.276
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level == 0}], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.277
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.277
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.278
!MESSAGE XSCT Command: [source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.279
!MESSAGE XSCT command with result: [source D:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.279
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.286
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.287
!MESSAGE XSCT Command: [rst -system], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.546
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:31.547
!MESSAGE XSCT Command: [after 3000], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:34.564
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:34.572
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:34.588
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx X-MLCC-01 XFL14IR3AYK4A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:34.588
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:34.602
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==1}], Result: [null,      2  xck26 (idcode 04724093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:34.602
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL14IR3AYK4A-04724093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:34.628
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL14IR3AYK4A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL14IR3AYK4A-04724093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:34.628
!MESSAGE XSCT Command: [fpga -file D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.089
!MESSAGE XSCT command with result: [fpga -file D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.102
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.111
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.111
!MESSAGE XSCT Command: [loadhw -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.144
!MESSAGE XSCT command with result: [loadhw -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_4]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.144
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.147
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.148
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.155
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.155
!MESSAGE XSCT Command: [source D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/psinit/psu_init.tcl], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.160
!MESSAGE XSCT command with result: [source D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/_ide/psinit/psu_init.tcl], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:39.160
!MESSAGE XSCT Command: [psu_init], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:40.047
!MESSAGE XSCT command with result: [psu_init], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:40.048
!MESSAGE XSCT Command: [after 1000], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:41.051
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:41.052
!MESSAGE XSCT Command: [psu_ps_pl_isolation_removal], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:41.129
!MESSAGE XSCT command with result: [psu_ps_pl_isolation_removal], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:41.130
!MESSAGE XSCT Command: [after 1000], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.141
!MESSAGE XSCT command with result: [after 1000], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.142
!MESSAGE XSCT Command: [psu_ps_pl_reset_config], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.188
!MESSAGE XSCT command with result: [psu_ps_pl_reset_config], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.189
!MESSAGE XSCT Command: [catch {psu_protection}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.202
!MESSAGE XSCT command with result: [catch {psu_protection}], Result: [null, 0]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.203
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.210
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.211
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.260
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:42.261
!MESSAGE XSCT Command: [dow D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/Debug/zynqmp_cam_isp_demo.elf], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:44.178
!MESSAGE XSCT command with result: [dow D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/zynqmp_cam_isp_demo/Debug/zynqmp_cam_isp_demo.elf], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:44.179
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:44.183
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:44.221
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:44.230
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:44.230
!MESSAGE XSCT Command: [con], Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:05:44.256
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-30: Launching Debugger_zynqmp_cam_isp_demo-Default

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:05:58.597
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:05:58.597
!MESSAGE Preference loaded using local preference: D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:06:03.917
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: dtoutput, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:06:03.917
!MESSAGE Preference loaded using local preference: D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\linux_dts

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.236
!MESSAGE XSCT Command: [::hsi::utils::create_dt_mss D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.252
!MESSAGE XSCT command with result: [::hsi::utils::create_dt_mss D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.252
!MESSAGE XSCT Command: [::hsi::utils::get_dt_target D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.254
!MESSAGE XSCT command with result: [::hsi::utils::get_dt_target D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa ], Result: [null, psu_cortexa53_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.255
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.256
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.256
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.257
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.257
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.259
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "device_tree",
"osver": "",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.287
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.300
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, {"psu_cortexa53_0": {},
"device_tree": {"bootargs": {"category": "",
"value": "",
"default": "",
"type": "string",
"desc": "Booting arguments",
"permit": "",
"options": {},
"range": "",
},
"console_device": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "Instance name of IP core for boot console (e.g. RS232_Uart_1, not xps_uart16550)",
"permit": "",
"options": {},
"range": "psu_uart_1",
},
"dt_overlay": {"category": "",
"value": "true",
"default": "false",
"type": "bool",
"desc": "Enable Device-tree Overlay support",
"permit": "",
"options": {},
"range": "",
},
"dt_setbaud": {"category": "",
"value": "false",
"default": "false",
"type": "int",
"desc": "Set the baud rate",
"permit": "",
"options": {},
"range": "",
},
"dt_verbose": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "VERBOSE logging Support",
"permit": "",
"options": {},
"range": "",
},
"dt_zocl": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable ZOCL Accelerator platform support",
"permit": "",
"options": {},
"range": "",
},
"dtg_version": {"category": "",
"value": "2014.4",
"default": "2014.4",
"type": "",
"desc": "DTG version",
"permit": "",
"options": {},
"range": "",
},
"firmware_name": {"category": "",
"value": "",
"default": "",
"type": "string",
"desc": "Device-tree Overlay Firmware name",
"permit": "",
"options": {},
"range": "",
},
"kernel_version": {"category": "",
"value": "2022.1",
"default": "2022.1",
"type": "enum",
"desc": "Target kernel version",
"permit": "",
"options": {"2014.4": "2014.4",
"2015.1": "2015.1",
"2015.2": "2015.2",
"2015.3": "2015.3",
"2015.4": "2015.4",
"2016.1": "2016.1",
"2016.2": "2016.2",
"2016.3": "2016.3",
"2016.4": "2016.4",
"2017.1": "2017.1",
"2017.2": "2017.2",
"2017.3": "2017.3",
"2017.4": "2017.4",
"2018.1": "2018.1",
"2018.2": "2018.2",
"2018.3": "2018.3",
"2019.1": "2019.1",
"2019.2": "2019.2",
"2020.1": "2020.1",
"2020.2": "2020.2",
"2021.1": "2021.1",
"2021.2": "2021.2",
"2022.1": "2022.1",
},
"range": "",
},
"main_memory": {"category": "",
"value": "psu_ddr_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Name of Main Memory used with PetaLinux",
"permit": "",
"options": {},
"range": "psu_ddr_0 psu_ddr_1",
},
"mainline_kernel": {"category": "",
"value": "none",
"default": "none",
"type": "enum",
"desc": "Kernel mainline version",
"permit": "",
"options": {"none": "none",
"v4.17": "v4.17",
"v4.18": "v4.18",
"v4.19": "v4.19",
"v5.0": "v5.0",
"v5.1": "v5.1",
"v5.2": "v5.2",
"v5.3": "v5.3",
"v5.4": "v5.4",
},
"range": "",
},
"master_dts": {"category": "",
"value": "system-top.dts",
"default": "system-top.dts",
"type": "string",
"desc": "Master dts filename",
"permit": "",
"options": {},
"range": "",
},
"no_alias": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "No Alias Support",
"permit": "",
"options": {},
"range": "",
},
"overlay_custom_dts": {"category": "",
"value": "",
"default": "",
"type": "string",
"desc": "Overlay custom dts filename",
"permit": "",
"options": {},
"range": "",
},
"partial_image": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Partial image Support",
"permit": "",
"options": {},
"range": "",
},
"pcw_dts": {"category": "",
"value": "pcw.dtsi",
"default": "pcw.dtsi",
"type": "string",
"desc": "Target dts filename for PCW configurations",
"permit": "",
"options": {},
"range": "",
},
"periph_type_overrides": {"category": "",
"value": "",
"default": "",
"type": "string",
"desc": "List of peripheral type overrides",
"permit": "",
"options": {},
"range": "",
},
"remove_pl": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Remove PL Support",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.327
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.357
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Result: [null, {"axi_iic": {"hier_name": "axi_iic",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_intc": {"hier_name": "axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"axi_smc_cam": {"hier_name": "axi_smc_cam",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_0": {"hier_name": "axi_smc_vcu_0",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_1": {"hier_name": "axi_smc_vcu_1",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_2": {"hier_name": "axi_smc_vcu_2",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"camif_ias1_axis_subset_converter": {"hier_name": "camif_ias1_axis_subset_converter",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"camif_ias1_mipi_rx_to_video": {"hier_name": "camif_ias1_mipi_rx_to_video",
"type": "mipi_rx_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_ias1_v_frm_wr": {"hier_name": "camif_ias1_v_frm_wr",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"camif_ias1_video_to_axis": {"hier_name": "camif_ias1_video_to_axis",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_rpi_axis_subset_converter": {"hier_name": "camif_rpi_axis_subset_converter",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"camif_rpi_mipi_rx_to_video": {"hier_name": "camif_rpi_mipi_rx_to_video",
"type": "mipi_rx_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_rpi_v_frm_wr": {"hier_name": "camif_rpi_v_frm_wr",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"camif_rpi_video_to_axis": {"hier_name": "camif_rpi_video_to_axis",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_axi_gpio": {"hier_name": "gpio_slice_axi_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_0": {"hier_name": "gpio_slice_xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_1": {"hier_name": "gpio_slice_xlslice_1",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_2": {"hier_name": "gpio_slice_xlslice_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_3": {"hier_name": "gpio_slice_xlslice_3",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_4": {"hier_name": "gpio_slice_xlslice_4",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_5": {"hier_name": "gpio_slice_xlslice_5",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_8_10": {"hier_name": "gpio_slice_xlslice_8_10",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_axis_to_video": {"hier_name": "isp_pipe_axis_to_video",
"type": "axis_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_isp": {"hier_name": "isp_pipe_isp",
"type": "xil_isp_lite",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_rd": {"hier_name": "isp_pipe_v_frm_rd",
"type": "v_frmbuf_rd",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_wr_1": {"hier_name": "isp_pipe_v_frm_wr_1",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_wr_2": {"hier_name": "isp_pipe_v_frm_wr_2",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_video_to_axis_1": {"hier_name": "isp_pipe_video_to_axis_1",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_video_to_axis_2": {"hier_name": "isp_pipe_video_to_axis_2",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_vip_1": {"hier_name": "isp_pipe_vip_1",
"type": "xil_vip",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_vip_2": {"hier_name": "isp_pipe_vip_2",
"type": "xil_vip",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps8_0_axi_periph_1": {"hier_name": "ps8_0_axi_periph_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_clk_wiz_ctrl": {"hier_name": "rst_clk_wiz_ctrl",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_isp": {"hier_name": "rst_clk_wiz_isp",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_mm": {"hier_name": "rst_clk_wiz_mm",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"vcu": {"hier_name": "vcu",
"type": "vcu",
"version": "1.2",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.4",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_spi_1": {"hier_name": "psu_spi_1",
"type": "psu_spi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.359
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.360
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.360
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.361
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.363
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.371
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, {"axi_iic": {"name": "axi_iic",
"ver": "",
},
"axi_intc": {"name": "intc",
"ver": "",
},
"camif_ias1_mipi_rx_to_video": {"name": "generic",
"ver": "",
},
"camif_ias1_v_frm_wr": {"name": "framebuf_wr",
"ver": "",
},
"camif_rpi_mipi_rx_to_video": {"name": "generic",
"ver": "",
},
"camif_rpi_v_frm_wr": {"name": "framebuf_wr",
"ver": "",
},
"gpio_slice_axi_gpio": {"name": "gpio",
"ver": "",
},
"isp_pipe_isp": {"name": "generic",
"ver": "",
},
"isp_pipe_v_frm_rd": {"name": "framebuf_rd",
"ver": "",
},
"isp_pipe_v_frm_wr_1": {"name": "framebuf_wr",
"ver": "",
},
"isp_pipe_v_frm_wr_2": {"name": "framebuf_wr",
"ver": "",
},
"isp_pipe_vip_1": {"name": "generic",
"ver": "",
},
"isp_pipe_vip_2": {"name": "generic",
"ver": "",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "",
},
"psu_adma_0": {"name": "dmaps",
"ver": "",
},
"psu_adma_1": {"name": "dmaps",
"ver": "",
},
"psu_adma_2": {"name": "dmaps",
"ver": "",
},
"psu_adma_3": {"name": "dmaps",
"ver": "",
},
"psu_adma_4": {"name": "dmaps",
"ver": "",
},
"psu_adma_5": {"name": "dmaps",
"ver": "",
},
"psu_adma_6": {"name": "dmaps",
"ver": "",
},
"psu_adma_7": {"name": "dmaps",
"ver": "",
},
"psu_afi_0": {"name": "generic",
"ver": "",
},
"psu_afi_1": {"name": "generic",
"ver": "",
},
"psu_afi_2": {"name": "generic",
"ver": "",
},
"psu_afi_3": {"name": "generic",
"ver": "",
},
"psu_afi_4": {"name": "generic",
"ver": "",
},
"psu_afi_5": {"name": "generic",
"ver": "",
},
"psu_afi_6": {"name": "generic",
"ver": "",
},
"psu_ams": {"name": "ams",
"ver": "",
},
"psu_apm_0": {"name": "apmps",
"ver": "",
},
"psu_apm_1": {"name": "apmps",
"ver": "",
},
"psu_apm_2": {"name": "apmps",
"ver": "",
},
"psu_apm_5": {"name": "apmps",
"ver": "",
},
"psu_apu": {"name": "generic",
"ver": "",
},
"psu_cci_gpv": {"name": "generic",
"ver": "",
},
"psu_cci_reg": {"name": "generic",
"ver": "",
},
"psu_coresight_0": {"name": "generic",
"ver": "",
},
"psu_crf_apb": {"name": "generic",
"ver": "",
},
"psu_crl_apb": {"name": "generic",
"ver": "",
},
"psu_csu_0": {"name": "generic",
"ver": "",
},
"psu_csudma": {"name": "dmaps",
"ver": "",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "",
},
"psu_ddr_0": {"name": "ddrps",
"ver": "",
},
"psu_ddr_1": {"name": "ddrps",
"ver": "",
},
"psu_ddr_phy": {"name": "generic",
"ver": "",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "",
},
"psu_ddrc_0": {"name": "ddrcps",
"ver": "",
},
"psu_dp": {"name": "dp",
"ver": "",
},
"psu_dpdma": {"name": "generic",
"ver": "",
},
"psu_efuse": {"name": "generic",
"ver": "",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "",
},
"psu_gdma_0": {"name": "dmaps",
"ver": "",
},
"psu_gdma_1": {"name": "dmaps",
"ver": "",
},
"psu_gdma_2": {"name": "dmaps",
"ver": "",
},
"psu_gdma_3": {"name": "dmaps",
"ver": "",
},
"psu_gdma_4": {"name": "dmaps",
"ver": "",
},
"psu_gdma_5": {"name": "dmaps",
"ver": "",
},
"psu_gdma_6": {"name": "dmaps",
"ver": "",
},
"psu_gdma_7": {"name": "dmaps",
"ver": "",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "",
},
"psu_gpu": {"name": "generic",
"ver": "",
},
"psu_i2c_1": {"name": "iicps",
"ver": "",
},
"psu_iou_scntr": {"name": "generic",
"ver": "",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "",
},
"psu_ipi_0": {"name": "generic",
"ver": "",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "",
},
"psu_mbistjtag": {"name": "generic",
"ver": "",
},
"psu_message_buffers": {"name": "generic",
"ver": "",
},
"psu_ocm": {"name": "ocmcps",
"ver": "",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "",
},
"psu_qspi_0": {"name": "qspips",
"ver": "",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "",
},
"psu_r5_0_atcm_global": {"name": "generic",
"ver": "",
},
"psu_r5_0_btcm_global": {"name": "generic",
"ver": "",
},
"psu_r5_1_atcm_global": {"name": "generic",
"ver": "",
},
"psu_r5_1_btcm_global": {"name": "generic",
"ver": "",
},
"psu_r5_tcm_ram_global": {"name": "generic",
"ver": "",
},
"psu_rcpu_gic": {"name": "generic",
"ver": "",
},
"psu_rpu": {"name": "generic",
"ver": "",
},
"psu_rsa": {"name": "generic",
"ver": "",
},
"psu_rtc": {"name": "generic",
"ver": "",
},
"psu_sd_1": {"name": "sdps",
"ver": "",
},
"psu_serdes": {"name": "generic",
"ver": "",
},
"psu_siou": {"name": "generic",
"ver": "",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "",
},
"psu_smmu_reg": {"name": "generic",
"ver": "",
},
"psu_spi_1": {"name": "spips",
"ver": "",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "",
},
"psu_uart_1": {"name": "uartps",
"ver": "",
},
"psu_usb_0": {"name": "generic",
"ver": "",
},
"psu_usb_xhci_0": {"name": "usbps",
"ver": "",
},
"psu_wdt_0": {"name": "scuwdt",
"ver": "",
},
"psu_wdt_1": {"name": "scuwdt",
"ver": "",
},
"vcu": {"name": "axi_vcu",
"ver": "",
},
"psu_cortexa53_0": {"name": "cpu_cortexa53",
"ver": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.372
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa psu_cortexa53_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:07.373
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, axi_iic axi_intc camif_ias1_mipi_rx_to_video camif_ias1_v_frm_wr camif_rpi_mipi_rx_to_video camif_rpi_v_frm_wr gpio_slice_axi_gpio isp_pipe_isp isp_pipe_v_frm_rd isp_pipe_v_frm_wr_1 isp_pipe_v_frm_wr_2 isp_pipe_vip_1 isp_pipe_vip_2 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csudma psu_ctrl_ipi psu_ddr_0 psu_ddr_1 psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_0 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm_global psu_r5_0_btcm_global psu_r5_1_atcm_global psu_r5_1_btcm_global psu_r5_tcm_ram_global psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_spi_1 psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_1 psu_usb_0 psu_usb_xhci_0 psu_wdt_0 psu_wdt_1 vcu]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:12.884
!MESSAGE XSCT Command: [::hsi::utils::update_mss -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa -mss D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:12.888
!MESSAGE XSCT command with result: [::hsi::utils::update_mss -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa -mss D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:14.428
!MESSAGE XSCT Command: [::hsi::utils::generate_dt D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts ], Thread: Worker-34: Generating Device Tree

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:06:58.696
!MESSAGE XSCT command with result: [::hsi::utils::generate_dt D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts ], Result: [null, ]. Thread: Worker-34: Generating Device Tree

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:12:40.675
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-525

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:12:40.680
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-525
!SESSION 2022-12-17 11:13:17.701 -----------------------------------------------
eclipse.buildId=2021.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2022-12-17 11:13:24.669
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:28.339
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-9

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:28.339
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:28.368
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-9

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:28.369
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:28.369
!MESSAGE XSCT Command: [setws D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:28.385
!MESSAGE XSCT command with result: [setws D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:28.698
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:29.033
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:29.034
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:29.035
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/Xilinx/Vitis/2022.1/data]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:29.045
!MESSAGE XSCT Command: [::hsi::utils::add_repo "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3"], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:29.120
!MESSAGE XSCT command with result: [::hsi::utils::add_repo "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3"], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:13:41.137
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: dtoutput, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:13:41.138
!MESSAGE Preference loaded using local preference: D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis\linux_dts

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:13:41.138
!MESSAGE Workspace path used is: D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:13:52.180
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2022-12-17 11:13:52.180
!MESSAGE Preference loaded using local preference: D:\zynqmp_cam_isp_demo\zynqmp_cam_isp_demo.vitis

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:13:55.308
!MESSAGE XSCT Command: [::hsi::utils::create_dt_mss D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.215
!MESSAGE XSCT command with result: [::hsi::utils::create_dt_mss D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.216
!MESSAGE XSCT Command: [::hsi::utils::get_dt_target D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.218
!MESSAGE XSCT command with result: [::hsi::utils::get_dt_target D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa ], Result: [null, psu_cortexa53_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.225
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.226
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.229
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.230
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.231
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.245
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "device_tree",
"osver": "",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.288
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.300
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, {"psu_cortexa53_0": {},
"device_tree": {"bootargs": {"category": "",
"value": "",
"default": "",
"type": "string",
"desc": "Booting arguments",
"permit": "",
"options": {},
"range": "",
},
"console_device": {"category": "",
"value": "psu_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "Instance name of IP core for boot console (e.g. RS232_Uart_1, not xps_uart16550)",
"permit": "",
"options": {},
"range": "psu_uart_1",
},
"dt_overlay": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable Device-tree Overlay support",
"permit": "",
"options": {},
"range": "",
},
"dt_setbaud": {"category": "",
"value": "false",
"default": "false",
"type": "int",
"desc": "Set the baud rate",
"permit": "",
"options": {},
"range": "",
},
"dt_verbose": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "VERBOSE logging Support",
"permit": "",
"options": {},
"range": "",
},
"dt_zocl": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable ZOCL Accelerator platform support",
"permit": "",
"options": {},
"range": "",
},
"dtg_version": {"category": "",
"value": "2014.4",
"default": "2014.4",
"type": "",
"desc": "DTG version",
"permit": "",
"options": {},
"range": "",
},
"firmware_name": {"category": "",
"value": "",
"default": "",
"type": "string",
"desc": "Device-tree Overlay Firmware name",
"permit": "",
"options": {},
"range": "",
},
"kernel_version": {"category": "",
"value": "2022.1",
"default": "2022.1",
"type": "enum",
"desc": "Target kernel version",
"permit": "",
"options": {"2014.4": "2014.4",
"2015.1": "2015.1",
"2015.2": "2015.2",
"2015.3": "2015.3",
"2015.4": "2015.4",
"2016.1": "2016.1",
"2016.2": "2016.2",
"2016.3": "2016.3",
"2016.4": "2016.4",
"2017.1": "2017.1",
"2017.2": "2017.2",
"2017.3": "2017.3",
"2017.4": "2017.4",
"2018.1": "2018.1",
"2018.2": "2018.2",
"2018.3": "2018.3",
"2019.1": "2019.1",
"2019.2": "2019.2",
"2020.1": "2020.1",
"2020.2": "2020.2",
"2021.1": "2021.1",
"2021.2": "2021.2",
"2022.1": "2022.1",
},
"range": "",
},
"main_memory": {"category": "",
"value": "psu_ddr_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Name of Main Memory used with PetaLinux",
"permit": "",
"options": {},
"range": "psu_ddr_0 psu_ddr_1",
},
"mainline_kernel": {"category": "",
"value": "none",
"default": "none",
"type": "enum",
"desc": "Kernel mainline version",
"permit": "",
"options": {"none": "none",
"v4.17": "v4.17",
"v4.18": "v4.18",
"v4.19": "v4.19",
"v5.0": "v5.0",
"v5.1": "v5.1",
"v5.2": "v5.2",
"v5.3": "v5.3",
"v5.4": "v5.4",
},
"range": "",
},
"master_dts": {"category": "",
"value": "system-top.dts",
"default": "system-top.dts",
"type": "string",
"desc": "Master dts filename",
"permit": "",
"options": {},
"range": "",
},
"no_alias": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "No Alias Support",
"permit": "",
"options": {},
"range": "",
},
"overlay_custom_dts": {"category": "",
"value": "",
"default": "",
"type": "string",
"desc": "Overlay custom dts filename",
"permit": "",
"options": {},
"range": "",
},
"partial_image": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Partial image Support",
"permit": "",
"options": {},
"range": "",
},
"pcw_dts": {"category": "",
"value": "pcw.dtsi",
"default": "pcw.dtsi",
"type": "string",
"desc": "Target dts filename for PCW configurations",
"permit": "",
"options": {},
"range": "",
},
"periph_type_overrides": {"category": "",
"value": "",
"default": "",
"type": "string",
"desc": "List of peripheral type overrides",
"permit": "",
"options": {},
"range": "",
},
"remove_pl": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Remove PL Support",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.339
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.367
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Result: [null, {"axi_iic": {"hier_name": "axi_iic",
"type": "axi_iic",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"axi_intc": {"hier_name": "axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"axi_smc_cam": {"hier_name": "axi_smc_cam",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_0": {"hier_name": "axi_smc_vcu_0",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_1": {"hier_name": "axi_smc_vcu_1",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_smc_vcu_2": {"hier_name": "axi_smc_vcu_2",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"camif_ias1_axis_subset_converter": {"hier_name": "camif_ias1_axis_subset_converter",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"camif_ias1_mipi_rx_to_video": {"hier_name": "camif_ias1_mipi_rx_to_video",
"type": "mipi_rx_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_ias1_v_frm_wr": {"hier_name": "camif_ias1_v_frm_wr",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"camif_ias1_video_to_axis": {"hier_name": "camif_ias1_video_to_axis",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_rpi_axis_subset_converter": {"hier_name": "camif_rpi_axis_subset_converter",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"camif_rpi_mipi_rx_to_video": {"hier_name": "camif_rpi_mipi_rx_to_video",
"type": "mipi_rx_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"camif_rpi_v_frm_wr": {"hier_name": "camif_rpi_v_frm_wr",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"camif_rpi_video_to_axis": {"hier_name": "camif_rpi_video_to_axis",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz": {"hier_name": "clk_wiz",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_axi_gpio": {"hier_name": "gpio_slice_axi_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_0": {"hier_name": "gpio_slice_xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_1": {"hier_name": "gpio_slice_xlslice_1",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_2": {"hier_name": "gpio_slice_xlslice_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_3": {"hier_name": "gpio_slice_xlslice_3",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_4": {"hier_name": "gpio_slice_xlslice_4",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_5": {"hier_name": "gpio_slice_xlslice_5",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"gpio_slice_xlslice_8_10": {"hier_name": "gpio_slice_xlslice_8_10",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_axis_to_video": {"hier_name": "isp_pipe_axis_to_video",
"type": "axis_to_video",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_isp": {"hier_name": "isp_pipe_isp",
"type": "xil_isp_lite",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_rd": {"hier_name": "isp_pipe_v_frm_rd",
"type": "v_frmbuf_rd",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_wr_1": {"hier_name": "isp_pipe_v_frm_wr_1",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_v_frm_wr_2": {"hier_name": "isp_pipe_v_frm_wr_2",
"type": "v_frmbuf_wr",
"version": "2.4",
"ip_type": "PERIPHERAL",
},
"isp_pipe_video_to_axis_1": {"hier_name": "isp_pipe_video_to_axis_1",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_video_to_axis_2": {"hier_name": "isp_pipe_video_to_axis_2",
"type": "video_to_axis",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_vip_1": {"hier_name": "isp_pipe_vip_1",
"type": "xil_vip",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"isp_pipe_vip_2": {"hier_name": "isp_pipe_vip_2",
"type": "xil_vip",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps8_0_axi_periph_1": {"hier_name": "ps8_0_axi_periph_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_clk_wiz_ctrl": {"hier_name": "rst_clk_wiz_ctrl",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_isp": {"hier_name": "rst_clk_wiz_isp",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_mm": {"hier_name": "rst_clk_wiz_mm",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"vcu": {"hier_name": "vcu",
"type": "vcu",
"version": "1.2",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.4",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_wdt": {"hier_name": "psu_csu_wdt",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpu": {"hier_name": "psu_gpu",
"type": "psu_gpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_1": {"hier_name": "psu_ddr_1",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_0": {"hier_name": "psu_wdt_0",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_wdt_1": {"hier_name": "psu_wdt_1",
"type": "psu_wdt",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_spi_1": {"hier_name": "psu_spi_1",
"type": "psu_spi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_2": {"hier_name": "psu_cortexa53_2",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_3": {"hier_name": "psu_cortexa53_3",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.369
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.399
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"device_tree": {"name": "device_tree",
"version": "",
"desc": "Generate flat device tree",
"compilerflags": "",
"linkerflags": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/device_tree",
},
"freertos10_xilinx_v1_11": {"name": "freertos10_xilinx",
"version": "1.11",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_11",
},
"standalone_v7_7": {"name": "standalone",
"version": "7.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/bsp/standalone_v7_7",
},
},
"psu_cortexa53_1": {"device_tree": {"name": "device_tree",
"version": "",
"desc": "Generate flat device tree",
"compilerflags": "",
"linkerflags": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/device_tree",
},
"freertos10_xilinx_v1_11": {"name": "freertos10_xilinx",
"version": "1.11",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_11",
},
"standalone_v7_7": {"name": "standalone",
"version": "7.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/bsp/standalone_v7_7",
},
},
"psu_cortexa53_2": {"device_tree": {"name": "device_tree",
"version": "",
"desc": "Generate flat device tree",
"compilerflags": "",
"linkerflags": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/device_tree",
},
"freertos10_xilinx_v1_11": {"name": "freertos10_xilinx",
"version": "1.11",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_11",
},
"standalone_v7_7": {"name": "standalone",
"version": "7.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/bsp/standalone_v7_7",
},
},
"psu_cortexa53_3": {"device_tree": {"name": "device_tree",
"version": "",
"desc": "Generate flat device tree",
"compilerflags": "",
"linkerflags": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/device_tree",
},
"freertos10_xilinx_v1_11": {"name": "freertos10_xilinx",
"version": "1.11",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_11",
},
"standalone_v7_7": {"name": "standalone",
"version": "7.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/bsp/standalone_v7_7",
},
},
"psu_cortexr5_0": {"freertos10_xilinx_v1_11": {"name": "freertos10_xilinx",
"version": "1.11",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_11",
},
"standalone_v7_7": {"name": "standalone",
"version": "7.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/bsp/standalone_v7_7",
},
},
"psu_cortexr5_1": {"freertos10_xilinx_v1_11": {"name": "freertos10_xilinx",
"version": "1.11",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_11",
},
"standalone_v7_7": {"name": "standalone",
"version": "7.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/bsp/standalone_v7_7",
},
},
"psu_pmu_0": {"standalone_v7_7": {"name": "standalone",
"version": "7.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/bsp/standalone_v7_7",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.403
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.411
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_3": {"name": "libmetal",
"version": "2.3",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"lwip211_v1_7": {"name": "lwip211",
"version": "1.7",
"desc": "lwip211 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_7",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"openamp_v1_7": {"name": "openamp",
"version": "1.7",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/ThirdParty/sw_services/openamp_v1_7",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psv_cortexr5",
},
"xilffs_v4_7": {"name": "xilffs",
"version": "4.7",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilffs_v4_7",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilflash_v4_9": {"name": "xilflash",
"version": "4.9",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilflash_v4_9",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilfpga_v6_2": {"name": "xilfpga",
"version": "6.2",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilfpga_v6_2",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilloader_v1_6": {"name": "xilloader",
"version": "1.6",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilloader_v1_6",
"os": "standalone",
"proc": "psv_pmc psv_psm",
},
"xilmailbox_v1_5": {"name": "xilmailbox",
"version": "1.5",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilmailbox_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psu_pmu psv_pmc microblaze",
},
"xilnvm_v2_5": {"name": "xilnvm",
"version": "2.5",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilnvm_v2_5",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilpdi_v1_5": {"name": "xilpdi",
"version": "1.5",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilpdi_v1_5",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexr5 psv_pmc",
},
"xilplmi_v1_6": {"name": "xilplmi",
"version": "1.6",
"desc": "Xilinx Versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilplmi_v1_6",
"os": "standalone",
"proc": "psv_pmc",
},
"xilpm_v4_0": {"name": "xilpm",
"version": "4.0",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilpm_v4_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpuf_v1_5": {"name": "xilpuf",
"version": "1.5",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilpuf_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilrsa_v1_6": {"name": "xilrsa",
"version": "1.6",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilrsa_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v4_7": {"name": "xilsecure",
"version": "4.7",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilsecure_v4_7",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilsem_v1_5": {"name": "xilsem",
"version": "1.5",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilsem_v1_5",
"os": "standalone",
"proc": "psv_pmc psv_cortexr5",
},
"xilskey_v7_3": {"name": "xilskey",
"version": "7.3",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xilskey_v7_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xiltimer_v1_0": {"name": "xiltimer",
"version": "1.0",
"desc": "Xiltimer library provides generic timer interface for the timer IP's",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxiltimer,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/lib/sw_services/xiltimer_v1_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.412
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.413
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.414
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.432
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.436
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.446
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, {"axi_iic": {"name": "axi_iic",
"ver": "",
},
"axi_intc": {"name": "intc",
"ver": "",
},
"camif_ias1_mipi_rx_to_video": {"name": "generic",
"ver": "",
},
"camif_ias1_v_frm_wr": {"name": "framebuf_wr",
"ver": "",
},
"camif_rpi_mipi_rx_to_video": {"name": "generic",
"ver": "",
},
"camif_rpi_v_frm_wr": {"name": "framebuf_wr",
"ver": "",
},
"gpio_slice_axi_gpio": {"name": "gpio",
"ver": "",
},
"isp_pipe_isp": {"name": "generic",
"ver": "",
},
"isp_pipe_v_frm_rd": {"name": "framebuf_rd",
"ver": "",
},
"isp_pipe_v_frm_wr_1": {"name": "framebuf_wr",
"ver": "",
},
"isp_pipe_v_frm_wr_2": {"name": "framebuf_wr",
"ver": "",
},
"isp_pipe_vip_1": {"name": "generic",
"ver": "",
},
"isp_pipe_vip_2": {"name": "generic",
"ver": "",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "",
},
"psu_adma_0": {"name": "dmaps",
"ver": "",
},
"psu_adma_1": {"name": "dmaps",
"ver": "",
},
"psu_adma_2": {"name": "dmaps",
"ver": "",
},
"psu_adma_3": {"name": "dmaps",
"ver": "",
},
"psu_adma_4": {"name": "dmaps",
"ver": "",
},
"psu_adma_5": {"name": "dmaps",
"ver": "",
},
"psu_adma_6": {"name": "dmaps",
"ver": "",
},
"psu_adma_7": {"name": "dmaps",
"ver": "",
},
"psu_afi_0": {"name": "generic",
"ver": "",
},
"psu_afi_1": {"name": "generic",
"ver": "",
},
"psu_afi_2": {"name": "generic",
"ver": "",
},
"psu_afi_3": {"name": "generic",
"ver": "",
},
"psu_afi_4": {"name": "generic",
"ver": "",
},
"psu_afi_5": {"name": "generic",
"ver": "",
},
"psu_afi_6": {"name": "generic",
"ver": "",
},
"psu_ams": {"name": "ams",
"ver": "",
},
"psu_apm_0": {"name": "apmps",
"ver": "",
},
"psu_apm_1": {"name": "apmps",
"ver": "",
},
"psu_apm_2": {"name": "apmps",
"ver": "",
},
"psu_apm_5": {"name": "apmps",
"ver": "",
},
"psu_apu": {"name": "generic",
"ver": "",
},
"psu_cci_gpv": {"name": "generic",
"ver": "",
},
"psu_cci_reg": {"name": "generic",
"ver": "",
},
"psu_coresight_0": {"name": "generic",
"ver": "",
},
"psu_crf_apb": {"name": "generic",
"ver": "",
},
"psu_crl_apb": {"name": "generic",
"ver": "",
},
"psu_csu_0": {"name": "generic",
"ver": "",
},
"psu_csudma": {"name": "dmaps",
"ver": "",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "",
},
"psu_ddr_0": {"name": "ddrps",
"ver": "",
},
"psu_ddr_1": {"name": "ddrps",
"ver": "",
},
"psu_ddr_phy": {"name": "generic",
"ver": "",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "",
},
"psu_ddrc_0": {"name": "ddrcps",
"ver": "",
},
"psu_dp": {"name": "dp",
"ver": "",
},
"psu_dpdma": {"name": "generic",
"ver": "",
},
"psu_efuse": {"name": "generic",
"ver": "",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "",
},
"psu_gdma_0": {"name": "dmaps",
"ver": "",
},
"psu_gdma_1": {"name": "dmaps",
"ver": "",
},
"psu_gdma_2": {"name": "dmaps",
"ver": "",
},
"psu_gdma_3": {"name": "dmaps",
"ver": "",
},
"psu_gdma_4": {"name": "dmaps",
"ver": "",
},
"psu_gdma_5": {"name": "dmaps",
"ver": "",
},
"psu_gdma_6": {"name": "dmaps",
"ver": "",
},
"psu_gdma_7": {"name": "dmaps",
"ver": "",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "",
},
"psu_gpu": {"name": "generic",
"ver": "",
},
"psu_i2c_1": {"name": "iicps",
"ver": "",
},
"psu_iou_scntr": {"name": "generic",
"ver": "",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "",
},
"psu_ipi_0": {"name": "generic",
"ver": "",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "",
},
"psu_mbistjtag": {"name": "generic",
"ver": "",
},
"psu_message_buffers": {"name": "generic",
"ver": "",
},
"psu_ocm": {"name": "ocmcps",
"ver": "",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "",
},
"psu_qspi_0": {"name": "qspips",
"ver": "",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "",
},
"psu_r5_0_atcm_global": {"name": "generic",
"ver": "",
},
"psu_r5_0_btcm_global": {"name": "generic",
"ver": "",
},
"psu_r5_1_atcm_global": {"name": "generic",
"ver": "",
},
"psu_r5_1_btcm_global": {"name": "generic",
"ver": "",
},
"psu_r5_tcm_ram_global": {"name": "generic",
"ver": "",
},
"psu_rcpu_gic": {"name": "generic",
"ver": "",
},
"psu_rpu": {"name": "generic",
"ver": "",
},
"psu_rsa": {"name": "generic",
"ver": "",
},
"psu_rtc": {"name": "generic",
"ver": "",
},
"psu_sd_1": {"name": "sdps",
"ver": "",
},
"psu_serdes": {"name": "generic",
"ver": "",
},
"psu_siou": {"name": "generic",
"ver": "",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "",
},
"psu_smmu_reg": {"name": "generic",
"ver": "",
},
"psu_spi_1": {"name": "spips",
"ver": "",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "",
},
"psu_uart_1": {"name": "uartps",
"ver": "",
},
"psu_usb_0": {"name": "generic",
"ver": "",
},
"psu_usb_xhci_0": {"name": "usbps",
"ver": "",
},
"psu_wdt_0": {"name": "scuwdt",
"ver": "",
},
"psu_wdt_1": {"name": "scuwdt",
"ver": "",
},
"vcu": {"name": "axi_vcu",
"ver": "",
},
"psu_cortexa53_0": {"name": "cpu_cortexa53",
"ver": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:02.448
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:03.012
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa], Result: [null, {"axi_iic": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"axi_iic": {"name": "axi_iic",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/axi_iic",
"compilerflags": "",
"linkerflags": "",
},
"iic_v3_9": {"name": "iic",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc": {"name": "intc",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/intc",
"compilerflags": "",
"linkerflags": "",
},
"intc_v3_14": {"name": "intc",
"version": "3.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc_cam": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_smc_vcu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_smc_vcu_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"axi_smc_vcu_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"camif_ias1_axis_subset_converter": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"camif_ias1_mipi_rx_to_video": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mipi_rx_to_video_v1_0": {"name": "mipi_rx_to_video",
"version": "1.0",
"repo": "D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/drivers/mipi_rx_to_video_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"camif_ias1_v_frm_wr": {"version": "2.4",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"framebuf_wr": {"name": "framebuf_wr",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/framebuf_wr",
"compilerflags": "",
"linkerflags": "",
},
"v_frmbuf_wr_v4_6": {"name": "v_frmbuf_wr",
"version": "4.6",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/v_frmbuf_wr_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"camif_ias1_video_to_axis": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"camif_rpi_axis_subset_converter": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"camif_rpi_mipi_rx_to_video": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mipi_rx_to_video_v1_0": {"name": "mipi_rx_to_video",
"version": "1.0",
"repo": "D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/drivers/mipi_rx_to_video_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"camif_rpi_v_frm_wr": {"version": "2.4",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"framebuf_wr": {"name": "framebuf_wr",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/framebuf_wr",
"compilerflags": "",
"linkerflags": "",
},
"v_frmbuf_wr_v4_6": {"name": "v_frmbuf_wr",
"version": "4.6",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/v_frmbuf_wr_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"camif_rpi_video_to_axis": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"clk_wiz": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"axi_clk_wiz": {"name": "axi_clk_wiz",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/axi_clk_wiz",
"compilerflags": "",
"linkerflags": "",
},
"clk_wiz_v1_4": {"name": "clk_wiz",
"version": "1.4",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"gpio_slice_axi_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"axi_gpio": {"name": "gpio",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/axi_gpio",
"compilerflags": "",
"linkerflags": "",
},
"gpio_v4_9": {"name": "gpio",
"version": "4.9",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"gpio_slice_xlslice_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"gpio_slice_xlslice_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"gpio_slice_xlslice_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"gpio_slice_xlslice_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"gpio_slice_xlslice_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"gpio_slice_xlslice_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"gpio_slice_xlslice_8_10": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"isp_pipe_axis_to_video": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"isp_pipe_isp": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"xil_isp_lite_v1_0": {"name": "xil_isp_lite",
"version": "1.0",
"repo": "D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/drivers/xil_isp_lite_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"isp_pipe_v_frm_rd": {"version": "2.4",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"framebuf_rd": {"name": "framebuf_rd",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/framebuf_rd",
"compilerflags": "",
"linkerflags": "",
},
"v_frmbuf_rd_v4_6": {"name": "v_frmbuf_rd",
"version": "4.6",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/v_frmbuf_rd_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"isp_pipe_v_frm_wr_1": {"version": "2.4",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"framebuf_wr": {"name": "framebuf_wr",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/framebuf_wr",
"compilerflags": "",
"linkerflags": "",
},
"v_frmbuf_wr_v4_6": {"name": "v_frmbuf_wr",
"version": "4.6",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/v_frmbuf_wr_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"isp_pipe_v_frm_wr_2": {"version": "2.4",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"framebuf_wr": {"name": "framebuf_wr",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/framebuf_wr",
"compilerflags": "",
"linkerflags": "",
},
"v_frmbuf_wr_v4_6": {"name": "v_frmbuf_wr",
"version": "4.6",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/v_frmbuf_wr_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"isp_pipe_video_to_axis_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"isp_pipe_video_to_axis_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"isp_pipe_vip_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"xil_vip_v1_0": {"name": "xil_vip",
"version": "1.0",
"repo": "D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/drivers/xil_vip_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"isp_pipe_vip_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"xil_vip_v1_0": {"name": "xil_vip",
"version": "1.0",
"repo": "D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/drivers/xil_vip_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps8_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"ps8_0_axi_periph_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_clk_wiz_ctrl": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_clk_wiz_isp": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_clk_wiz_mm": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"vcu": {"version": "1.2",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"axi_vcu": {"name": "axi_vcu",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/axi_vcu",
"compilerflags": "",
"linkerflags": "",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"zynq_ultra_ps_e_0": {"version": "3.4",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_axi_interconnect_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_coresight_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"coresightps_dcc_v1_8": {"name": "coresightps_dcc",
"version": "1.8",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_acpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"scugic": {"name": "scugic",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/scugic",
"compilerflags": "",
"linkerflags": "",
},
"scugic_v4_7": {"name": "scugic",
"version": "4.7",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_rcpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"scugic_v4_7": {"name": "scugic",
"version": "4.7",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_r5_tcm_ram_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_tcm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ocm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ocm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ocmcps": {"name": "ocmcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ocmcps",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_r5_1_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_1_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_1_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_1_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_0_btcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_0_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_0_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_0_atcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_0_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_0_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_bbram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_pmu_ram": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_pmu_iomodule": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_pmu_global_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_mbistjtag": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_rsa": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_efuse": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_csu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_csu_wdt": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"scuwdt": {"name": "scuwdt",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/scuwdt",
"compilerflags": "",
"linkerflags": "",
},
"wdtps": {"name": "wdtps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/wdtps",
"compilerflags": "",
"linkerflags": "",
},
"wdtps_v3_5": {"name": "wdtps",
"version": "3.5",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_csudma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"csudma_v1_11": {"name": "csudma",
"version": "1.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/csudma_v1_11",
"compilerflags": "",
"linkerflags": "",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_smmu_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_fpd_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_cci_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_fpd_slcr_secure": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_fpd_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_smmu_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_cci_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_fpd_xmpu_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_apu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_gdma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_fpd_xmpu_sink": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_dpdma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dpdma_v1_4": {"name": "dpdma",
"version": "1.4",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dpdma_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gpu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_dp": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dp": {"name": "dp",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dp",
"compilerflags": "",
"linkerflags": "",
},
"dpdma_v1_4": {"name": "dpdma",
"version": "1.4",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dpdma_v1_4",
"compilerflags": "",
"linkerflags": "",
},
"dppsu_v1_6": {"name": "dppsu",
"version": "1.6",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dppsu_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"apmps": {"name": "apmps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/apmps",
"compilerflags": "",
"linkerflags": "",
},
"axipmon_v6_9": {"name": "axipmon",
"version": "6.9",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_serdes": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_siou": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_afi_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_afi_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_afi_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_afi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_afi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_afi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_crf_apb": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"resetps_v1_5": {"name": "resetps",
"version": "1.5",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/resetps_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sata": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_apm_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"apmps": {"name": "apmps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/apmps",
"compilerflags": "",
"linkerflags": "",
},
"axipmon_v6_9": {"name": "axipmon",
"version": "6.9",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ddr_qos_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ddr_phy": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ddr_xmpu5_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ddr_xmpu4_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ddr_xmpu3_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ddr_xmpu2_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ddr_xmpu1_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ddr_xmpu0_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_adma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"dmaps": {"name": "dmaps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/dmaps",
"compilerflags": "",
"linkerflags": "",
},
"zdma_v1_14": {"name": "zdma",
"version": "1.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ocm_xmpu_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_rtc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"rtcpsu_v1_11": {"name": "rtcpsu",
"version": "1.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/rtcpsu_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ams": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ams": {"name": "ams",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ams",
"compilerflags": "",
"linkerflags": "",
},
"sysmonpsu_v2_7": {"name": "sysmonpsu",
"version": "2.7",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sysmonpsu_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"apmps": {"name": "apmps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/apmps",
"compilerflags": "",
"linkerflags": "",
},
"axipmon_v6_9": {"name": "axipmon",
"version": "6.9",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"apmps": {"name": "apmps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/apmps",
"compilerflags": "",
"linkerflags": "",
},
"axipmon_v6_9": {"name": "axipmon",
"version": "6.9",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_usb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_usb_xhci_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"usbps": {"name": "usbps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/usbps",
"compilerflags": "",
"linkerflags": "",
},
"usbpsu_v1_11": {"name": "usbpsu",
"version": "1.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbpsu_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_lpd_xppu_sink": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_afi_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_rpu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_lpd_xppu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_crl_apb": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_lpd_slcr_secure": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_lpd_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_ipi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ipipsu_v2_11": {"name": "ipipsu",
"version": "2.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ipipsu_v2_11": {"name": "ipipsu",
"version": "2.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ipipsu_v2_11": {"name": "ipipsu",
"version": "2.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ipipsu_v2_11": {"name": "ipipsu",
"version": "2.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ipipsu_v2_11": {"name": "ipipsu",
"version": "2.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ipipsu_v2_11": {"name": "ipipsu",
"version": "2.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ipipsu_v2_11": {"name": "ipipsu",
"version": "2.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ctrl_ipi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_message_buffers": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_iou_s": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_iou_scntrs": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_iou_scntr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_iousecure_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_iouslcr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_r5_ddr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ddrcps": {"name": "ddrcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ddrcps",
"compilerflags": "",
"linkerflags": "",
},
"ddrcpsu_v1_4": {"name": "ddrcpsu",
"version": "1.4",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrcpsu_v1_4",
"compilerflags": "",
"linkerflags": "",
},
"ddrps": {"name": "ddrps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ddrps",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ddr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ddrcps": {"name": "ddrcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ddrcps",
"compilerflags": "",
"linkerflags": "",
},
"ddrcpsu_v1_4": {"name": "ddrcpsu",
"version": "1.4",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrcpsu_v1_4",
"compilerflags": "",
"linkerflags": "",
},
"ddrps": {"name": "ddrps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ddrps",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ddr_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ddrcps": {"name": "ddrcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ddrcps",
"compilerflags": "",
"linkerflags": "",
},
"ddrcpsu_v1_4": {"name": "ddrcpsu",
"version": "1.4",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrcpsu_v1_4",
"compilerflags": "",
"linkerflags": "",
},
"ddrps": {"name": "ddrps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ddrps",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ddrc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ddrcps": {"name": "ddrcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ddrcps",
"compilerflags": "",
"linkerflags": "",
},
"ddrcpsu_v1_4": {"name": "ddrcpsu",
"version": "1.4",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrcpsu_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sd_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"sdps": {"name": "sdps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/sdps",
"compilerflags": "",
"linkerflags": "",
},
"sdps_v3_14": {"name": "sdps",
"version": "3.14",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_wdt_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"scuwdt": {"name": "scuwdt",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/scuwdt",
"compilerflags": "",
"linkerflags": "",
},
"wdtps": {"name": "wdtps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/wdtps",
"compilerflags": "",
"linkerflags": "",
},
"wdtps_v3_5": {"name": "wdtps",
"version": "3.5",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_wdt_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"scuwdt": {"name": "scuwdt",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/scuwdt",
"compilerflags": "",
"linkerflags": "",
},
"wdtps": {"name": "wdtps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/wdtps",
"compilerflags": "",
"linkerflags": "",
},
"wdtps_v3_5": {"name": "wdtps",
"version": "3.5",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/wdtps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ttcps": {"name": "ttcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ttcps",
"compilerflags": "",
"linkerflags": "",
},
"ttcps_v3_15": {"name": "ttcps",
"version": "3.15",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ttcps": {"name": "ttcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ttcps",
"compilerflags": "",
"linkerflags": "",
},
"ttcps_v3_15": {"name": "ttcps",
"version": "3.15",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ttcps": {"name": "ttcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ttcps",
"compilerflags": "",
"linkerflags": "",
},
"ttcps_v3_15": {"name": "ttcps",
"version": "3.15",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"ttcps": {"name": "ttcps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/ttcps",
"compilerflags": "",
"linkerflags": "",
},
"ttcps_v3_15": {"name": "ttcps",
"version": "3.15",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_qspi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"qspips": {"name": "qspips",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/qspips",
"compilerflags": "",
"linkerflags": "",
},
"qspipsu_v1_15": {"name": "qspipsu",
"version": "1.15",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspipsu_v1_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ethernet_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emacps": {"name": "emacps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/emacps",
"compilerflags": "",
"linkerflags": "",
},
"emacps_v3_16": {"name": "emacps",
"version": "3.16",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gpio_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"gpiops": {"name": "gpiops",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/gpiops",
"compilerflags": "",
"linkerflags": "",
},
"gpiops_v3_9": {"name": "gpiops",
"version": "3.9",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_spi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"spips": {"name": "spips",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/spips",
"compilerflags": "",
"linkerflags": "",
},
"spips_v3_7": {"name": "spips",
"version": "3.7",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/spips_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_i2c_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"iicps": {"name": "iicps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/iicps",
"compilerflags": "",
"linkerflags": "",
},
"iicps_v3_15": {"name": "iicps",
"version": "3.15",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_uart_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartps": {"name": "uartps",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/uartps",
"compilerflags": "",
"linkerflags": "",
},
"uartps_v3_11": {"name": "uartps",
"version": "3.11",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_qspi_linear_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"psu_cortexa53_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_cortexa53": {"name": "cpu_cortexa53",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/cpu_cortexa53",
"compilerflags": "",
"linkerflags": "",
},
"cpu_cortexa53_v2_0": {"name": "cpu_cortexa53",
"version": "2.0",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_cortexa53": {"name": "cpu_cortexa53",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/cpu_cortexa53",
"compilerflags": "",
"linkerflags": "",
},
"cpu_cortexa53_v2_0": {"name": "cpu_cortexa53",
"version": "2.0",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_cortexa53": {"name": "cpu_cortexa53",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/cpu_cortexa53",
"compilerflags": "",
"linkerflags": "",
},
"cpu_cortexa53_v2_0": {"name": "cpu_cortexa53",
"version": "2.0",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_cortexa53": {"name": "cpu_cortexa53",
"version": "",
"repo": "D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/cpu_cortexa53",
"compilerflags": "",
"linkerflags": "",
},
"cpu_cortexa53_v2_0": {"name": "cpu_cortexa53",
"version": "2.0",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexr5_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_cortexr5_v2_0": {"name": "cpu_cortexr5",
"version": "2.0",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexr5_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_cortexr5_v2_0": {"name": "cpu_cortexr5",
"version": "2.0",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pmu_0": {"version": "9.2",
"driver_info": {"generic": {"name": "generic",
"version": "{} 3.0 3.1",
"repo": "{D:/Xilinx/device-tree-xlnx-xilinx_v2022.1_update3/generic} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_15": {"name": "cpu",
"version": "2.15",
"repo": "D:/Xilinx/Vitis/2022.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:03.017
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa psu_cortexa53_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:03.019
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, axi_iic axi_intc camif_ias1_mipi_rx_to_video camif_ias1_v_frm_wr camif_rpi_mipi_rx_to_video camif_rpi_v_frm_wr gpio_slice_axi_gpio isp_pipe_isp isp_pipe_v_frm_rd isp_pipe_v_frm_wr_1 isp_pipe_v_frm_wr_2 isp_pipe_vip_1 isp_pipe_vip_2 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csudma psu_ctrl_ipi psu_ddr_0 psu_ddr_1 psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_gpu psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_0 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm_global psu_r5_0_btcm_global psu_r5_1_atcm_global psu_r5_1_btcm_global psu_r5_tcm_ram_global psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_spi_1 psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_1 psu_usb_0 psu_usb_xhci_0 psu_wdt_0 psu_wdt_1 vcu]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:09.204
!MESSAGE XSCT Command: [::hsi::utils::set_comp_param -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa -sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss -parameter dt_overlay -value "true"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:09.207
!MESSAGE XSCT command with result: [::hsi::utils::set_comp_param -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa -sw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss -parameter dt_overlay -value "true"], Result: [null, true]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:09.374
!MESSAGE XSCT Command: [::hsi::utils::update_mss -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa -mss D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:09.376
!MESSAGE XSCT command with result: [::hsi::utils::update_mss -hw D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa -mss D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:10.656
!MESSAGE XSCT Command: [::hsi::utils::generate_dt D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts ], Thread: Worker-1: Generating Device Tree

!ENTRY com.xilinx.sdk.utils 0 0 2022-12-17 11:14:55.547
!MESSAGE XSCT command with result: [::hsi::utils::generate_dt D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/design_1_wrapper.xsa D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.vitis/linux_dts ], Result: [null, ]. Thread: Worker-1: Generating Device Tree

!ENTRY org.eclipse.launchbar.core 2 0 2022-12-17 11:17:20.247
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2022-12-17 11:17:20.248
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2022-12-17 11:17:20.248
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType
