#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1427103a0 .scope module, "RegisterFile_tb" "RegisterFile_tb" 2 3;
 .timescale -9 -12;
v0x142723500_0 .var "clk", 0 0;
v0x1427235c0_0 .net "read_data1", 31 0, L_0x142723cf0;  1 drivers
v0x142723650_0 .net "read_data2", 31 0, L_0x142723fe0;  1 drivers
v0x142723700_0 .var "read_reg1", 4 0;
v0x1427237b0_0 .var "read_reg2", 4 0;
v0x142723880_0 .var "reg_write", 0 0;
v0x142723930_0 .var "write_data", 31 0;
v0x1427239e0_0 .var "write_reg", 4 0;
S_0x1427079b0 .scope module, "RF" "RegisterFile" 2 16, 3 1 0, S_0x1427103a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x142723cf0 .functor BUFZ 32, L_0x142723a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142723fe0 .functor BUFZ 32, L_0x142723de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142707b20_0 .net *"_ivl_0", 31 0, L_0x142723a90;  1 drivers
v0x142722a80_0 .net *"_ivl_10", 6 0, L_0x142723e80;  1 drivers
L_0x138068058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142722b20_0 .net *"_ivl_13", 1 0, L_0x138068058;  1 drivers
v0x142722bd0_0 .net *"_ivl_2", 6 0, L_0x142723b70;  1 drivers
L_0x138068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142722c80_0 .net *"_ivl_5", 1 0, L_0x138068010;  1 drivers
v0x142722d70_0 .net *"_ivl_8", 31 0, L_0x142723de0;  1 drivers
v0x142722e20_0 .net "clk", 0 0, v0x142723500_0;  1 drivers
v0x142722ec0_0 .net "read_data1", 31 0, L_0x142723cf0;  alias, 1 drivers
v0x142722f70_0 .net "read_data2", 31 0, L_0x142723fe0;  alias, 1 drivers
v0x142723080_0 .net "read_reg1", 4 0, v0x142723700_0;  1 drivers
v0x142723130_0 .net "read_reg2", 4 0, v0x1427237b0_0;  1 drivers
v0x1427231e0_0 .net "reg_write", 0 0, v0x142723880_0;  1 drivers
v0x142723280 .array "registers", 0 31, 31 0;
v0x142723320_0 .net "write_data", 31 0, v0x142723930_0;  1 drivers
v0x1427233d0_0 .net "write_reg", 4 0, v0x1427239e0_0;  1 drivers
E_0x14270f890 .event posedge, v0x142722e20_0;
L_0x142723a90 .array/port v0x142723280, L_0x142723b70;
L_0x142723b70 .concat [ 5 2 0 0], v0x142723700_0, L_0x138068010;
L_0x142723de0 .array/port v0x142723280, L_0x142723e80;
L_0x142723e80 .concat [ 5 2 0 0], v0x1427237b0_0, L_0x138068058;
    .scope S_0x1427079b0;
T_0 ;
    %wait E_0x14270f890;
    %load/vec4 v0x1427231e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x1427233d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x142723320_0;
    %load/vec4 v0x1427233d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142723280, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1427103a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142723500_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x142723500_0;
    %inv;
    %store/vec4 v0x142723500_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x1427103a0;
T_2 ;
    %vpi_call 2 36 "$monitor", "Time = %0t | write_reg = %d | write_data = %h | read_reg1 = %d | read_data1 = %h | read_reg2 = %d | read_data2 = %h | reg_write = %b", $time, v0x1427239e0_0, v0x142723930_0, v0x142723700_0, v0x1427235c0_0, v0x1427237b0_0, v0x142723650_0, v0x142723880_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142723880_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1427239e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142723930_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x142723700_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1427237b0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142723880_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1427239e0_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x142723930_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142723880_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x142723700_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1427237b0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142723880_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1427239e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x142723930_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142723880_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142723700_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1427237b0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142723880_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1427239e0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x142723930_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142723880_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x142723700_0, 0, 5;
    %delay 10000, 0;
    %delay 50000, 0;
    %vpi_call 2 84 "$stop" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFile_tb.v";
    "RegisterFile.v";
