# VerilogExercises
This is a repo where I share the Verilog exercises that I worked on. Related files are grouped with folders.
