Warnings in file C:\Users\fauza\Documents\GitHub\fpga-16-bit-alu\FINAL1\source\game_cu.luc:
    Line 9, Column 4 : "sequenceCount" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\fauza\Documents\GitHub\fpga-16-bit-alu\FINAL1\work\project.tcl}
# set projDir "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado"
# set projName "FINAL1"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/au_top_0.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/reset_conditioner_1.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/button_conditioner_2.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/seven_seg_split_out_3.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/game_cu_4.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/game_miniRegfile_5.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/multi_seven_seg_6.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/alu16_7.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/pipeline_8.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/counter_9.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/seven_seg_10.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/decoder_11.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/arith_16_12.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/bool_16_13.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/shift_16_14.v" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/verilog/comp_16_15.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc" "E:/Program\ Files/library/components/au.xdc" "C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12

[Sun Apr 17 04:18:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Apr 17 04:18:17 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_8' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/pipeline_8.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_8' (2#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_split_out_3' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/seven_seg_split_out_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_6' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (4#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_10' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_10' (5#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_11' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/decoder_11.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_11' (6#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_6' (7#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_split_out_3' (8#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/seven_seg_split_out_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_cu_4' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_cu_4.v:7]
	Parameter START_game_fsm bound to: 6'b000000 
	Parameter IDLE_game_fsm bound to: 6'b000001 
	Parameter PLAYER1_PRESS_game_fsm bound to: 6'b000010 
	Parameter PLAYER1_PRESS_WRITE_VALUE_game_fsm bound to: 6'b000011 
	Parameter PLAYER1_PRESS_ADD_TO_SEQUENCE_game_fsm bound to: 6'b000100 
	Parameter PLAYER1_PRESS_INCREMENT_LOOPVAR_game_fsm bound to: 6'b000101 
	Parameter PLAYER2_PRESS_game_fsm bound to: 6'b000110 
	Parameter PLAYER2_PRESS_WRITE_VALUE_game_fsm bound to: 6'b000111 
	Parameter PLAYER2_PRESS_ADD_TO_SEQUENCE_game_fsm bound to: 6'b001000 
	Parameter PLAYER2_PRESS_INCREMENT_LOOPVAR_game_fsm bound to: 6'b001001 
	Parameter INCREMENT_SEQUENCECOUNT_game_fsm bound to: 6'b001010 
	Parameter CPMLEQ_SEQUENCECOUNT_1_game_fsm bound to: 6'b001011 
	Parameter NOT_ISP1_game_fsm bound to: 6'b001100 
	Parameter NOT_ISP1_CMP_game_fsm bound to: 6'b001101 
	Parameter CMPEQ_P1SEQUENCE_P2SEQUENCE_game_fsm bound to: 6'b001110 
	Parameter CMP_SEQ_ISP1_game_fsm bound to: 6'b001111 
	Parameter CMP_SEQ_NOTISP1_game_fsm bound to: 6'b010000 
	Parameter UPDATE_LED_GREEN_game_fsm bound to: 6'b010001 
	Parameter UPDATE_LED_RED_game_fsm bound to: 6'b010010 
	Parameter TURN_LED_OFF_game_fsm bound to: 6'b010011 
	Parameter CPMLE_SEQUENCECOUNT_16_game_fsm bound to: 6'b010100 
	Parameter CMPEQ_ISP1_0_game_fsm bound to: 6'b010101 
	Parameter INCREMENT_P1_SCORE_game_fsm bound to: 6'b010110 
	Parameter INCREMENT_P2_SCORE_game_fsm bound to: 6'b010111 
	Parameter INCREMENT_P1_SCORE_SEG_game_fsm bound to: 6'b011000 
	Parameter INCREMENT_P2_SCORE_SEG_game_fsm bound to: 6'b011001 
	Parameter INCREMENT_P1_SCORE_CMP_game_fsm bound to: 6'b011010 
	Parameter INCREMENT_P2_SCORE_CMP_game_fsm bound to: 6'b011011 
	Parameter INCREMENT_P1_SCORE_CMP_SEG_game_fsm bound to: 6'b011100 
	Parameter INCREMENT_P2_SCORE_CMP_SEG_game_fsm bound to: 6'b011101 
	Parameter INCREMENT_ROUND_game_fsm bound to: 6'b011110 
	Parameter INCREMENT_ROUND_SEG_game_fsm bound to: 6'b011111 
	Parameter CMPLEQC_ROUND_5_game_fsm bound to: 6'b100000 
	Parameter RESET_SEQUENCE_COUNT_game_fsm bound to: 6'b100001 
	Parameter TURN_LED_OFF1_game_fsm bound to: 6'b100010 
	Parameter CMPLEQ_P1_SCORE_P2SCORE_game_fsm bound to: 6'b100011 
	Parameter CMPEQ_P1_SCORE_P2SCORE_game_fsm bound to: 6'b100100 
	Parameter P1_WINNER_game_fsm bound to: 6'b100101 
	Parameter P2_WINNER_game_fsm bound to: 6'b100110 
	Parameter TIE_game_fsm bound to: 6'b100111 
	Parameter SET_ISP1_1_game_fsm bound to: 6'b101000 
	Parameter END_game_fsm bound to: 6'b101001 
INFO: [Synth 8-6155] done synthesizing module 'game_cu_4' (9#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_cu_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfile_5' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_miniRegfile_5.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_miniRegfile_5.v:143]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfile_5' (10#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/game_miniRegfile_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu16_7' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/alu16_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'arith_16_12' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/arith_16_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'arith_16_12' (11#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/arith_16_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_16_13' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/bool_16_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_16_13' (12#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/bool_16_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_16_14' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/shift_16_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/shift_16_14.v:20]
INFO: [Synth 8-6155] done synthesizing module 'shift_16_14' (13#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/shift_16_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'comp_16_15' [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/comp_16_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comp_16_15' (14#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/comp_16_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/alu16_7.v:109]
INFO: [Synth 8-6155] done synthesizing module 'alu16_7' (15#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/alu16_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/au_top_0.v:286]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (16#1) [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1018.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Program Files/library/components/au.xdc]
Finished Parsing XDC File [E:/Program Files/library/components/au.xdc]
Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_cu_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_game_fsm | 00000000000000000000000000000000000000001 |                           000000
           IDLE_game_fsm | 00000000000000000000000000000000000000010 |                           000001
  PLAYER2_PRESS_game_fsm | 00000000000000000000000000000000000000100 |                           000110
PLAYER2_PRESS_WRITE_VALUE_game_fsm | 00000000000000000000000000000000000001000 |                           000111
PLAYER2_PRESS_ADD_TO_SEQUENCE_game_fsm | 00000000000000000000000000000000000010000 |                           001000
PLAYER1_PRESS_INCREMENT_LOOPVAR_game_fsm | 00000000000000000000000000000000000100000 |                           000101
  PLAYER1_PRESS_game_fsm | 00000000000000000000000000000000001000000 |                           000010
PLAYER1_PRESS_WRITE_VALUE_game_fsm | 00000000000000000000000000000000010000000 |                           000011
PLAYER1_PRESS_ADD_TO_SEQUENCE_game_fsm | 00000000000000000000000000000000100000000 |                           000100
INCREMENT_SEQUENCECOUNT_game_fsm | 00000000000000000000000000000001000000000 |                           001010
CPMLEQ_SEQUENCECOUNT_1_game_fsm | 00000000000000000000000000000010000000000 |                           001011
       NOT_ISP1_game_fsm | 00000000000000000000000000000100000000000 |                           001100
CMPEQ_P1SEQUENCE_P2SEQUENCE_game_fsm | 00000000000000000000000000001000000000000 |                           001110
   CMP_SEQ_ISP1_game_fsm | 00000000000000000000000000010000000000000 |                           001111
CMP_SEQ_NOTISP1_game_fsm | 00000000000000000000000000100000000000000 |                           010000
UPDATE_LED_GREEN_game_fsm | 00000000000000000000000001000000000000000 |                           010001
CPMLE_SEQUENCECOUNT_16_game_fsm | 00000000000000000000000010000000000000000 |                           010100
   NOT_ISP1_CMP_game_fsm | 00000000000000000000000100000000000000000 |                           001101
   TURN_LED_OFF_game_fsm | 00000000000000000000001000000000000000000 |                           010011
INCREMENT_P1_SCORE_game_fsm | 00000000000000000000010000000000000000000 |                           010110
INCREMENT_P1_SCORE_SEG_game_fsm | 00000000000000000000100000000000000000000 |                           011000
INCREMENT_P2_SCORE_game_fsm | 00000000000000000001000000000000000000000 |                           010111
INCREMENT_P2_SCORE_SEG_game_fsm | 00000000000000000010000000000000000000000 |                           011001
 UPDATE_LED_RED_game_fsm | 00000000000000000100000000000000000000000 |                           010010
   CMPEQ_ISP1_0_game_fsm | 00000000000000001000000000000000000000000 |                           010101
INCREMENT_P1_SCORE_CMP_game_fsm | 00000000000000010000000000000000000000000 |                           011010
INCREMENT_P1_SCORE_CMP_SEG_game_fsm | 00000000000000100000000000000000000000000 |                           011100
INCREMENT_P2_SCORE_CMP_game_fsm | 00000000000001000000000000000000000000000 |                           011011
INCREMENT_P2_SCORE_CMP_SEG_game_fsm | 00000000000010000000000000000000000000000 |                           011101
INCREMENT_ROUND_game_fsm | 00000000000100000000000000000000000000000 |                           011110
INCREMENT_ROUND_SEG_game_fsm | 00000000001000000000000000000000000000000 |                           011111
CMPLEQC_ROUND_5_game_fsm | 00000000010000000000000000000000000000000 |                           100000
RESET_SEQUENCE_COUNT_game_fsm | 00000000100000000000000000000000000000000 |                           100001
  TURN_LED_OFF1_game_fsm | 00000001000000000000000000000000000000000 |                           100010
     SET_ISP1_1_game_fsm | 00000010000000000000000000000000000000000 |                           101000
CMPLEQ_P1_SCORE_P2SCORE_game_fsm | 00000100000000000000000000000000000000000 |                           100011
      P2_WINNER_game_fsm | 00001000000000000000000000000000000000000 |                           100110
CMPEQ_P1_SCORE_P2SCORE_game_fsm | 00010000000000000000000000000000000000000 |                           100100
            TIE_game_fsm | 00100000000000000000000000000000000000000 |                           100111
      P1_WINNER_game_fsm | 01000000000000000000000000000000000000000 |                           100101
            END_game_fsm | 10000000000000000000000000000000000000000 |                           101001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_cu_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'segp1' (multi_seven_seg_6) to 'segp2'
INFO: [Synth 8-223] decloning instance 'segp1' (multi_seven_seg_6) to 'segrounds'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	  41 Input   41 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 16    
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 5     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	  41 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  41 Input    4 Bit        Muxes := 3     
	  41 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
	  41 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP arith/temp0, operation Mode is: A*B.
DSP Report: operator arith/temp0 is absorbed into DSP arith/temp0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arith_16_12 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1018.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1089.449 ; gain = 71.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |    42|
|4     |LUT2   |   112|
|5     |LUT3   |    30|
|6     |LUT4   |    88|
|7     |LUT5   |    88|
|8     |LUT6   |   303|
|9     |MUXF7  |     2|
|10    |FDRE   |   317|
|11    |FDSE   |     4|
|12    |IBUF   |     6|
|13    |OBUF   |    30|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1099.543 ; gain = 81.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1099.543 ; gain = 81.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1102.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1102.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1102.359 ; gain = 102.621
INFO: [Common 17-1381] The checkpoint 'C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 04:19:01 2022...
[Sun Apr 17 04:19:02 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 999.594 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Apr 17 04:19:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Apr 17 04:19:02 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1024.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/io.xdc]
Parsing XDC File [E:/Program Files/library/components/au.xdc]
Finished Parsing XDC File [E:/Program Files/library/components/au.xdc]
Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/constraint/alchitry.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.625 ; gain = 24.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.847 . Memory (MB): peak = 1024.625 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12d628658

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1244.926 ; gain = 220.301

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12e082fb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1452.918 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 25 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12e082fb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1452.918 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c6573432

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1452.918 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c6573432

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1452.918 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c6573432

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1452.918 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a0f05faf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1452.918 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              25  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1452.918 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 65a2c0df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1452.918 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 65a2c0df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1452.918 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 65a2c0df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1452.918 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1452.918 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 65a2c0df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1452.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1452.918 ; gain = 428.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1452.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4765afb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1498.043 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1694e96be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bbd002a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bbd002a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bbd002a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a1a3059d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1faf10044

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 11 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 1 new cell, deleted 3 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.043 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |              3  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              3  |                     4  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1fc2083be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 20797be46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20797be46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d0b2330d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20880c427

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e66d81de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e4771f81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b3a71943

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e36d550a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 181a67391

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 181a67391

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 167b686b3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.530 | TNS=-2.931 |
Phase 1 Physical Synthesis Initialization | Checksum: c038a7fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1498.043 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 127d3140c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 167b686b3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.507. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 9974606d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9974606d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 9974606d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 9974606d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.043 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e3511f14

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000
Ending Placer Task | Checksum: c38ac4aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1498.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1498.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1498.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1498.043 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1498.543 ; gain = 0.500
INFO: [Common 17-1381] The checkpoint 'C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 35d2f2fc ConstDB: 0 ShapeSum: 8db7d1ae RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17492b30a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1597.398 ; gain = 86.805
Post Restoration Checksum: NetGraph: a70def78 NumContArr: cd84c392 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17492b30a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1597.398 ; gain = 86.805

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17492b30a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1603.441 ; gain = 92.848

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17492b30a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1603.441 ; gain = 92.848
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10cf29af0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.012 ; gain = 99.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.701  | TNS=0.000  | WHS=-0.115 | THS=-1.665 |

Phase 2 Router Initialization | Checksum: 14cba5c69

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.012 ; gain = 99.418

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 950
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 950
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14cba5c69

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.918 ; gain = 101.324
Phase 3 Initial Routing | Checksum: 1c64ec5bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1611.918 ; gain = 101.324

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 544
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15c9431dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324
Phase 4 Rip-up And Reroute | Checksum: 15c9431dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b48dcadc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b48dcadc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b48dcadc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324
Phase 5 Delay and Skew Optimization | Checksum: 1b48dcadc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145976595

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=0.139  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 173b0a7ef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324
Phase 6 Post Hold Fix | Checksum: 173b0a7ef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.387945 %
  Global Horizontal Routing Utilization  = 0.50013 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e366c3f2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.918 ; gain = 101.324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e366c3f2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1612.609 ; gain = 102.016

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d3f824c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1612.609 ; gain = 102.016

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.233  | TNS=0.000  | WHS=0.139  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d3f824c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1612.609 ; gain = 102.016
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1612.609 ; gain = 102.016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1612.609 ; gain = 114.066
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1622.461 ; gain = 9.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14090560 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/fauza/Documents/GitHub/fpga-16-bit-alu/FINAL1/work/vivado/FINAL1/FINAL1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Apr 17 04:20:06 2022. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2093.113 ; gain = 434.613
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 04:20:06 2022...
[Sun Apr 17 04:20:08 2022] impl_1 finished
Vivado exited.
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 999.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 04:20:08 2022...

Finished building project.
