<dec f='llvm/llvm/include/llvm/ADT/APInt.h' l='1847' type='static void llvm::APInt::tcExtract(WordType * , unsigned int dstCount, const WordType * , unsigned int srcBits, unsigned int srcLSB)'/>
<doc f='llvm/llvm/include/llvm/ADT/APInt.h' l='1843'>/// Copy the bit vector of width srcBITS from SRC, starting at bit srcLSB, to
  /// DST, of dstCOUNT parts, such that the bit srcLSB becomes the least
  /// significant bit of DST.  All high bits above srcBITS in DST are
  /// zero-filled.</doc>
<use f='llvm/llvm/lib/Support/APFloat.cpp' l='2081' u='c' c='_ZNK4llvm6detail9IEEEFloat28convertToSignExtendedIntegerENS_15MutableArrayRefImEEjbNS_11APFloatBase12roundingModeEPb'/>
<use f='llvm/llvm/lib/Support/APFloat.cpp' l='2084' u='c' c='_ZNK4llvm6detail9IEEEFloat28convertToSignExtendedIntegerENS_15MutableArrayRefImEEjbNS_11APFloatBase12roundingModeEPb'/>
<use f='llvm/llvm/lib/Support/APFloat.cpp' l='2200' u='c' c='_ZN4llvm6detail9IEEEFloat24convertFromUnsignedPartsEPKmjNS_11APFloatBase12roundingModeE'/>
<use f='llvm/llvm/lib/Support/APFloat.cpp' l='2204' u='c' c='_ZN4llvm6detail9IEEEFloat24convertFromUnsignedPartsEPKmjNS_11APFloatBase12roundingModeE'/>
<use f='llvm/llvm/lib/Support/APFloat.cpp' l='2418' u='c' c='_ZN4llvm6detail9IEEEFloat28roundSignificandWithExponentEPKmjiNS_11APFloatBase12roundingModeE'/>
<def f='llvm/llvm/lib/Support/APInt.cpp' l='2297' ll='2325' type='static void llvm::APInt::tcExtract(WordType * dst, unsigned int dstCount, const WordType * src, unsigned int srcBits, unsigned int srcLSB)'/>
<doc f='llvm/llvm/lib/Support/APInt.cpp' l='2293'>/* Copy the bit vector of width srcBITS from SRC, starting at bit
   srcLSB, to DST, of dstCOUNT parts, such that the bit srcLSB becomes
   the least significant bit of DST.  All high bits above srcBITS in
   DST are zero-filled.  */</doc>
