// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(
        in=load, sel=address[0..2], 
        a=outA, b=outB, c=outC, d=outD, 
        e=outE, f=outF, g=outG, h=outH
    );
    RAM64(in=in, load=outA, address=address[3..8], out=ram0);
    RAM64(in=in, load=outB, address=address[3..8], out=ram1);
    RAM64(in=in, load=outC, address=address[3..8], out=ram2);
    RAM64(in=in, load=outD, address=address[3..8], out=ram3);
    RAM64(in=in, load=outE, address=address[3..8], out=ram4);
    RAM64(in=in, load=outF, address=address[3..8], out=ram5);
    RAM64(in=in, load=outG, address=address[3..8], out=ram6);
    RAM64(in=in, load=outH, address=address[3..8], out=ram7);
    Mux8Way16(
        a=ram0, b=ram1, c=ram2, d=ram3, 
        e=ram4, f=ram5, g=ram6, h=ram7, 
        sel=address[0..2], out=out
    );
}