###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov 22 14:37:10 2025
#  Design:            MCU
#  Command:           report_ccopt_clock_trees -file rpt/MCU.report_ccopt_clock_trees.postcts
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                          0        0.000       0.000
Inverters                      175      397.200       0.836
Integrated Clock Gates         370     2946.800       1.208
Non-Integrated Clock Gates       0        0.000       0.000
Clock Logic                     39      185.200       0.121
All                            584     3529.200       2.165
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     17624.760
Leaf      33828.330
Total     51453.090
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      15394.000
Leaf       19945.025
Total      35339.025
-----------------------


Clock DAG capacitances:
=======================

---------------------------------
Type     Gate     Wire     Total
---------------------------------
Top      0.000    0.000     0.000
Trunk    2.163    3.070     5.234
Leaf     7.315    6.638    13.953
Total    9.478    9.708    19.187
---------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
4656     7.313     0.002       0.020      0.001    0.600
--------------------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         1       0.007       0.000      0.007    [0.007]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.400      213      0.097       0.070      0.028    0.407    {201 <= 0.240ns, 5 <= 0.320ns, 3 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}      {1 <= 0.420ns, 0 <= 0.440ns, 0 <= 0.480ns, 0 <= 0.600ns, 0 > 0.600ns}
Leaf        0.400      379      0.144       0.076      0.026    0.359    {319 <= 0.240ns, 50 <= 0.320ns, 10 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}                                      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------------------
Name                Type        Inst     Inst Area 
                                Count    (um^2)
---------------------------------------------------
INVX16BA10TH        inverter       8        73.600
INVX13BA10TH        inverter       2        15.200
INVX11BA10TH        inverter       3        19.200
INVX9BA10TH         inverter       2        10.400
INVX7P5BA10TH       inverter       3        14.400
INVX6BA10TH         inverter       7        28.000
INVX5BA10TH         inverter       3         9.600
INVX4BA10TH         inverter      13        36.400
INVX3BA10TH         inverter      18        43.200
INVX2BA10TH         inverter      20        32.000
INVX1BA10TH         inverter      96       115.200
PREICGX13BA10TH     icg            3        46.800
PREICGX11BA10TH     icg            2        29.600
PREICGX9BA10TH      icg            5        66.000
PREICGX7P5BA10TH    icg            4        49.600
PREICGX6BA10TH      icg            5        52.000
PREICGX5BA10TH      icg            7        67.200
PREICGX4BA10TH      icg           37       340.400
PREICGX3BA10TH      icg           36       288.000
PREICGX2BA10TH      icg          140      1064.000
PREICGX1BA10TH      icg           81       583.200
PREICGX0P5BA10TH    icg           50       360.000
AOI2XB1X8MA10TH     logic          1        15.200
OAI21X8MA10TH       logic          2        26.400
OAI2XB1X6MA10TH     logic          2        23.200
XOR2X4MA10TH        logic          1        12.400
AO22X2MA10TH        logic          1         6.400
AOI21X4MA10TH       logic          1         6.800
XOR2X3MA10TH        logic          1         8.400
OAI21X3MA10TH       logic          2        10.400
AOI221X3MA10TH      logic          2        17.600
OR4X0P7MA10TH       logic          2         8.800
NAND2X0P5BA10TH     logic          1         1.600
NAND2X0P5AA10TH     logic         11        17.600
AOI31X0P5MA10TH     logic          4        11.200
NOR2BX0P5MA10TH     logic          4         9.600
OAI21X0P5MA10TH     logic          4         9.600
---------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------------------
clk_hfxt       8    0     16     6        3       38    326.41   1176.92      160.800   0.400  0.241  system0/cg_clk_hfxt/CG1/ECK
clk_lfxt       8    0     16     6        3       38    326.41   1176.92      168.400   0.420  0.250  system0/cg_clk_lfxt/CG1/ECK
clk_sck0       1    0      8     1        2       66    581.06   2026.81       43.200   0.282  0.129  prt1_in[3]
clk_sck1       1    0      6     1        2       66    553.4    1961.68       43.600   0.208  0.142  prt2_in[3]
clk_scl0       4    0      8     0        5        8    268       979.034      43.200   0.150  0.075  prt4_in[1]
clk_scl1       4    0      9     0        5        8    270.8     990.869      50.800   0.109  0.095  prt4_in[3]
mclk         282    0     59     7       31       83    555.38   2049.55     2439.600   7.062  4.833  system0/mclk_div_mux/g399/Y
smclk         80    0     77    36        8       38    415.2    1517.9       963.600   1.823  4.300  system0/cg_smclk/CG1/ECK
---------------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk_hfxt         0             0             8            0           0          0        118       0       0       0         0         2
clk_lfxt         0             0             4            0           0          0        115       0       0       0         0         1
clk_sck0         0             0             2            0           0          0         37      34       0       0         0         2
clk_sck1         0             0             2            0           0          0         37      34       0       0         0         2
clk_scl0         0             0             8            0           0          0         26       7       0       0         0         8
clk_scl1         0             0             8            0           0          0         26       7       0       0         0         8
mclk             0             0             4            0           1          0       3771      50       3       0         0         3
smclk            0             0             5            0           0          0        672       6       0       0         0         5
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
 370    0    175    39       31     2.76995     83    12.2876  581.060    204.955    3529.200   9.708  9.478
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0            41            0           1          0       4484      138      3       0         0        31
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    1.000   54.898   581.060  91.124
Source-sink manhattan distance (um)   0.600   50.367   571.600  86.150
Source-sink resistance (Ohm)          1.556   24.818   204.955  32.503
-----------------------------------------------------------------------

Transition distribution for half-corner max_delay_corner:setup.late:
====================================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.400      213      0.097       0.070      0.028    0.407    {201 <= 0.240ns, 5 <= 0.320ns, 3 <= 0.360ns, 3 <= 0.380ns, 0 <= 0.400ns}      {1 <= 0.420ns, 0 <= 0.440ns, 0 <= 0.480ns, 0 <= 0.600ns, 0 > 0.600ns}
Leaf        0.400      379      0.144       0.076      0.026    0.359    {319 <= 0.240ns, 50 <= 0.320ns, 10 <= 0.360ns, 0 <= 0.380ns, 0 <= 0.400ns}                                      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk_hfxt            0                 0               0             0            0
clk_lfxt            0                 0               0             0            0
clk_sck0            0                 0               0             0            0
clk_sck1            0                 0               0             0            0
clk_scl0            0                 0               0             0            2
clk_scl1            0                 0               0             0            0
mclk                0                 0               0             0            0
smclk               0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            2
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 2 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 2 violating pins:
=====================================================================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------
Half corner                  Violation  Slew    Slew      Dont   Ideal  Target    Pin
                             amount     target  achieved  touch  net?   source    
                                                          net?                    
-----------------------------------------------------------------------------------------------------
max_delay_corner:setup.late    0.007    0.400    0.407    N      N      explicit  prt4_in[1]
max_delay_corner:setup.late    0.007    0.400    0.407    N      N      explicit  CTS_ccl_inv_00466/A
-----------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk_hfxt:
================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  8
Minimum clock gating depth :  2
Maximum clock gating depth :  3
Clock gate area (um^2)     : 76.800

Clock Tree Buffering Structure (Logical):

# Buffers             :  0
# Inverters           : 16
  Total               : 16
Minimum depth         :  2
Maximum depth         :  9
Buffering area (um^2) : 26.800

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     2       12       0       0       0         0         2
  1      4        0       0       0       0         0         0
  2      2       78       0       0       0         0         0
  3      0       28       0       0       0         0         0
-----------------------------------------------------------------
Total    8      118       0       0       0         0         2
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early     0.256          0.203         0.236          0.187      ignored          -      ignored          -
max_delay_corner:setup.late      0.256          0.203         0.236          0.187      explicit      0.400     explicit      0.400
min_delay_corner:hold.early      0.114          0.087         0.103          0.079      ignored          -      ignored          -
min_delay_corner:hold.late       0.114          0.087         0.103          0.079      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_lfxt:
================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  8
Minimum clock gating depth :  1
Maximum clock gating depth :  3
Clock gate area (um^2)     : 80.400

Clock Tree Buffering Structure (Logical):

# Buffers             :  0
# Inverters           : 16
  Total               : 16
Minimum depth         :  2
Maximum depth         :  9
Buffering area (um^2) : 30.800

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     2        9       0       0       0         0         1
  1      4        0       0       0       0         0         0
  2      2       78       0       0       0         0         0
  3      0       28       0       0       0         0         0
-----------------------------------------------------------------
Total    8      115       0       0       0         0         1
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early     0.217          0.162         0.375          0.297      ignored          -      ignored          -
max_delay_corner:setup.late      0.217          0.162         0.375          0.297      explicit      0.400     explicit      0.400
min_delay_corner:hold.early      0.090          0.070         0.164          0.126      ignored          -      ignored          -
min_delay_corner:hold.late       0.090          0.070         0.164          0.126      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_sck0:
================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 1
Minimum clock gating depth : 1
Maximum clock gating depth : 1
Clock gate area (um^2)     : 8.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  0
# Inverters           :  8
  Total               :  8
Minimum depth         :  4
Maximum depth         :  5
Buffering area (um^2) : 22.800

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     1      32       34       0       0         0         2
  1      0       5        0       0       0         0         0
-----------------------------------------------------------------
Total    1      37       34       0       0         0         2
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early     0.108          0.103         0.293          0.244      ignored          -      ignored          -
max_delay_corner:setup.late      0.108          0.103         0.293          0.244      explicit      0.400     explicit      0.400
min_delay_corner:hold.early      0.053          0.052         0.133          0.108      ignored          -      ignored          -
min_delay_corner:hold.late       0.053          0.052         0.133          0.108      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_sck1:
================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 1
Minimum clock gating depth : 1
Maximum clock gating depth : 1
Clock gate area (um^2)     : 9.600

Clock Tree Buffering Structure (Logical):

# Buffers             :  0
# Inverters           :  6
  Total               :  6
Minimum depth         :  4
Maximum depth         :  5
Buffering area (um^2) : 25.600

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     1      32       34       0       0         0         2
  1      0       5        0       0       0         0         0
-----------------------------------------------------------------
Total    1      37       34       0       0         0         2
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early     0.129          0.103         0.190          0.101      ignored          -      ignored          -
max_delay_corner:setup.late      0.129          0.103         0.190          0.101      explicit      0.400     explicit      0.400
min_delay_corner:hold.early      0.057          0.046         0.087          0.046      ignored          -      ignored          -
min_delay_corner:hold.late       0.057          0.046         0.087          0.046      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_scl0:
================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  4
Minimum clock gating depth :  1
Maximum clock gating depth :  1
Clock gate area (um^2)     : 30.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  0
# Inverters           :  8
  Total               :  8
Minimum depth         :  4
Maximum depth         :  4
Buffering area (um^2) : 13.200

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     4       1        7       0       0         0         8
  1      0      25        0       0       0         0         0
-----------------------------------------------------------------
Total    4      26        7       0       0         0         8
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early     0.175          0.139         0.407          0.217      ignored          -      ignored          -
max_delay_corner:setup.late      0.175          0.139         0.407          0.217      explicit      0.400     explicit     *0.400
min_delay_corner:hold.early      0.079          0.060         0.179          0.095      ignored          -      ignored          -
min_delay_corner:hold.late       0.079          0.060         0.179          0.095      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_scl1:
================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  4
Minimum clock gating depth :  1
Maximum clock gating depth :  1
Clock gate area (um^2)     : 30.400

Clock Tree Buffering Structure (Logical):

# Buffers             :  0
# Inverters           :  9
  Total               :  9
Minimum depth         :  4
Maximum depth         :  5
Buffering area (um^2) : 20.400

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     4       1        7       0       0         0         8
  1      0      25        0       0       0         0         0
-----------------------------------------------------------------
Total    4      26        7       0       0         0         8
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early     0.150          0.119         0.135          0.107      ignored          -      ignored          -
max_delay_corner:setup.late      0.150          0.119         0.135          0.107      explicit      0.400     explicit      0.400
min_delay_corner:hold.early      0.068          0.052         0.061          0.047      ignored          -      ignored          -
min_delay_corner:hold.late       0.068          0.052         0.061          0.047      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: mclk:
============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  282
Minimum clock gating depth :    1
Maximum clock gating depth :    3
Clock gate area (um^2)     : 2235.200

Clock Tree Buffering Structure (Logical):

# Buffers             :   0
# Inverters           :  59
  Total               :  59
Minimum depth         :   3
Maximum depth         :  11
Buffering area (um^2) : 140.800

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     14      19       2       0       0         0         2
  1      89     309      48       0       0         0         1
  2     179    2047       0       3       0         0         0
  3       0    1396       0       0       0         0         0
-----------------------------------------------------------------
Total   282    3771      50       3       0         0         3
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early     0.343          0.288         0.231          0.195      ignored          -      ignored          -
max_delay_corner:setup.late      0.349          0.288         0.231          0.195      explicit      0.400     explicit      0.400
min_delay_corner:hold.early      0.159          0.131         0.101          0.083      ignored          -      ignored          -
min_delay_corner:hold.late       0.159          0.131         0.101          0.083      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: smclk:
=============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  80
Minimum clock gating depth :   1
Maximum clock gating depth :   4
Clock gate area (um^2)     : 638.400

Clock Tree Buffering Structure (Logical):

# Buffers             :   0
# Inverters           :  77
  Total               :  77
Minimum depth         :   3
Maximum depth         :  18
Buffering area (um^2) : 167.200

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root    15       13       6       0       0         0         0
  1     27       44       0       0       0         0         0
  2     32      394       0       0       0         0         5
  3      6      187       0       0       0         0         0
  4      0       34       0       0       0         0         0
-----------------------------------------------------------------
Total   80      672       6       0       0         0         5
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early     0.359          0.305         0.377          0.364      ignored          -      ignored          -
max_delay_corner:setup.late      0.359          0.305         0.377          0.364      explicit      0.400     explicit      0.400
min_delay_corner:hold.early      0.181          0.155         0.155          0.142      ignored          -      ignored          -
min_delay_corner:hold.late       0.181          0.155         0.155          0.142      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

