

================================================================
== Vitis HLS Report for 'udpAddIpHeader'
================================================================
* Date:           Tue Jul 19 05:59:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.083 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      56|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     208|    -|
|Register         |        -|     -|     109|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     109|     264|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |inputVector_V_fu_493_p2          |         +|   0|  0|  23|          16|           5|
    |ap_condition_158                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_378                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_77                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op103_write_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state1   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op60_read_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_read_state1    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_158_p3          |       and|   0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_172_p3          |       and|   0|  0|   2|           1|           0|
    |grp_nbwritereq_fu_132_p5         |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_328_p2             |      icmp|   0|  0|   9|           4|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  56|          32|          16|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |addIpState                                    |  26|          5|    3|         15|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_phi_mux_outputWord_keep_V_2_phi_fu_191_p6  |  14|          3|    8|         24|
    |ap_phi_mux_outputWord_last_V_phi_fu_205_p6    |  14|          3|    1|          3|
    |dataStreams_V_data_V_1_blk_n                  |   9|          2|    1|          2|
    |dataStreams_V_data_V_1_din                    |  31|          6|   64|        384|
    |dataStreams_V_keep_V_1_blk_n                  |   9|          2|    1|          2|
    |dataStreams_V_keep_V_1_din                    |  20|          4|    8|         32|
    |dataStreams_V_last_V_1_blk_n                  |   9|          2|    1|          2|
    |dataStreams_V_last_V_1_din                    |  20|          4|    1|          4|
    |tempWord_data_V                               |  20|          4|   64|        256|
    |tempWord_keep_V                               |   9|          2|    8|         16|
    |udpPort2addIpHeader_data_blk_n                |   9|          2|    1|          2|
    |udpPort2addIpHeader_header_blk_n              |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 208|         43|  163|        746|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |addIpState       |   3|   0|    3|          0|
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |sourceIP_V       |  32|   0|   32|          0|
    |tempWord_data_V  |  64|   0|   64|          0|
    |tempWord_keep_V  |   8|   0|    8|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 109|   0|  109|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|              udpAddIpHeader|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|              udpAddIpHeader|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|              udpAddIpHeader|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|              udpAddIpHeader|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|              udpAddIpHeader|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|              udpAddIpHeader|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|              udpAddIpHeader|  return value|
|udpPort2addIpHeader_header_dout     |   in|   64|     ap_fifo|  udpPort2addIpHeader_header|       pointer|
|udpPort2addIpHeader_header_empty_n  |   in|    1|     ap_fifo|  udpPort2addIpHeader_header|       pointer|
|udpPort2addIpHeader_header_read     |  out|    1|     ap_fifo|  udpPort2addIpHeader_header|       pointer|
|dataStreams_V_data_V_1_din          |  out|   64|     ap_fifo|      dataStreams_V_data_V_1|       pointer|
|dataStreams_V_data_V_1_full_n       |   in|    1|     ap_fifo|      dataStreams_V_data_V_1|       pointer|
|dataStreams_V_data_V_1_write        |  out|    1|     ap_fifo|      dataStreams_V_data_V_1|       pointer|
|dataStreams_V_keep_V_1_din          |  out|    8|     ap_fifo|      dataStreams_V_keep_V_1|       pointer|
|dataStreams_V_keep_V_1_full_n       |   in|    1|     ap_fifo|      dataStreams_V_keep_V_1|       pointer|
|dataStreams_V_keep_V_1_write        |  out|    1|     ap_fifo|      dataStreams_V_keep_V_1|       pointer|
|dataStreams_V_last_V_1_din          |  out|    1|     ap_fifo|      dataStreams_V_last_V_1|       pointer|
|dataStreams_V_last_V_1_full_n       |   in|    1|     ap_fifo|      dataStreams_V_last_V_1|       pointer|
|dataStreams_V_last_V_1_write        |  out|    1|     ap_fifo|      dataStreams_V_last_V_1|       pointer|
|udpPort2addIpHeader_data_dout       |   in|  128|     ap_fifo|    udpPort2addIpHeader_data|       pointer|
|udpPort2addIpHeader_data_empty_n    |   in|    1|     ap_fifo|    udpPort2addIpHeader_data|       pointer|
|udpPort2addIpHeader_data_read       |  out|    1|     ap_fifo|    udpPort2addIpHeader_data|       pointer|
+------------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:241]   --->   Operation 13 'specpipeline' 'specpipeline_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addIpState_load = load i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:250]   --->   Operation 14 'load' 'addIpState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %tempWord_data_V"   --->   Operation 15 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%switch_ln250 = switch i3 %addIpState_load, void %udpAddIpHeader.exit, i3 0, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:250]   --->   Operation 16 'switch' 'switch_ln250' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 17 'nbwritereq' 'tmp_3_i' <Predicate = (addIpState_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %tmp_3_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:306]   --->   Operation 18 'br' 'br_ln306' <Predicate = (addIpState_load == 4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 19 'partselect' 'p_Result_12' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i32 %p_Result_12"   --->   Operation 20 'zext' 'zext_ln414' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i8 %tempWord_keep_V"   --->   Operation 21 'load' 'p_Val2_3' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_3, i32 4, i32 7"   --->   Operation 22 'partselect' 'p_Result_13' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i4 %p_Result_13"   --->   Operation 23 'zext' 'zext_ln414_1' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %zext_ln414, i8 %zext_ln414_1, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln311 = store i3 0, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:311]   --->   Operation 25 'store' 'store_ln311' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln312 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:312]   --->   Operation 26 'br' 'br_ln312' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_2_i' <Predicate = (addIpState_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %tmp_2_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:288]   --->   Operation 28 'br' 'br_ln288' <Predicate = (addIpState_load == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 29 'nbwritereq' 'tmp_7_i' <Predicate = (addIpState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %tmp_7_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:288]   --->   Operation 30 'br' 'br_ln288' <Predicate = (addIpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_19_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 31 'partselect' 'p_Result_19_i' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.16ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'tmp' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_9 = trunc i128 %tmp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 33 'trunc' 'p_Val2_9' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%store_ln291 = store i64 %p_Val2_9, i64 %tempWord_data_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 34 'store' 'store_ln291' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.45>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tmp, i32 64, i32 71" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 35 'partselect' 'p_Val2_1' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.41ns)   --->   "%store_ln291 = store i8 %p_Val2_1, i8 %tempWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 36 'store' 'store_ln291' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.41>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %tmp, i32 72" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 37 'bitselect' 'tmp_5' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i128 %tmp"   --->   Operation 38 'trunc' 'trunc_ln674_3' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln674_3, i32 %p_Result_19_i"   --->   Operation 39 'bitconcatenate' 'p_Result_10' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln293 = br i1 %tmp_5, void %._crit_edge10.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:293]   --->   Operation 40 'br' 'br_ln293' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_24_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tmp, i32 68, i32 71"   --->   Operation 41 'partselect' 'p_Result_24_i' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %p_Result_24_i, i4 0"   --->   Operation 42 'icmp' 'icmp_ln870' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %icmp_ln870, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:294]   --->   Operation 43 'br' 'br_ln294' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln300 = store i3 4, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:300]   --->   Operation 44 'store' 'store_ln300' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & !icmp_ln870)> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge10.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & !icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_25_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tmp, i32 64, i32 67"   --->   Operation 46 'partselect' 'p_Result_25_i' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_Result_25_i, i4 15"   --->   Operation 47 'bitconcatenate' 'p_Result_11' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln297 = store i3 0, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:297]   --->   Operation 48 'store' 'store_ln297' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & icmp_ln870)> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln298 = br void %._crit_edge10.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:298]   --->   Operation 49 'br' 'br_ln298' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%outputWord_keep_V_2 = phi i8 %p_Result_11, void, i8 255, void, i8 255, void"   --->   Operation 50 'phi' 'outputWord_keep_V_2' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%outputWord_last_V = phi i1 1, void, i1 0, void, i1 0, void"   --->   Operation 51 'phi' 'outputWord_last_V' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_10, i8 %outputWord_keep_V_2, i1 %outputWord_last_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln303 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:303]   --->   Operation 53 'br' 'br_ln303' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 54 'nbreadreq' 'tmp_1_i' <Predicate = (addIpState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %tmp_1_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276]   --->   Operation 55 'br' 'br_ln276' <Predicate = (addIpState_load == 2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 56 'nbreadreq' 'tmp_6_i' <Predicate = (addIpState_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %tmp_6_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276]   --->   Operation 57 'br' 'br_ln276' <Predicate = (addIpState_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_8_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 58 'nbwritereq' 'tmp_8_i' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %tmp_8_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276]   --->   Operation 59 'br' 'br_ln276' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.13ns)   --->   "%p_03 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'read' 'p_03' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tempData_V = load i32 %sourceIP_V"   --->   Operation 61 'load' 'tempData_V' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i32 %tempData_V"   --->   Operation 62 'sext' 'sext_ln213' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%tmp_6 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'tmp_6' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_10 = trunc i128 %tmp_6" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279]   --->   Operation 64 'trunc' 'p_Val2_10' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.45ns)   --->   "%store_ln279 = store i64 %p_Val2_10, i64 %tempWord_data_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279]   --->   Operation 65 'store' 'store_ln279' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.45>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln279_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tmp_6, i32 64, i32 71" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279]   --->   Operation 66 'partselect' 'trunc_ln279_1' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.41ns)   --->   "%store_ln279 = store i8 %trunc_ln279_1, i8 %tempWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279]   --->   Operation 67 'store' 'store_ln279' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.41>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i128 %tmp_6"   --->   Operation 68 'trunc' 'trunc_ln674_4' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i64 @llvm.part.set.i64.i32, i64 %sext_ln213, i32 %trunc_ln674_4, i32 32, i32 63"   --->   Operation 69 'partset' 'p_Result_9' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_9, i8 255, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln284 = store i3 3, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:284]   --->   Operation 71 'store' 'store_ln284' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.48>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln285 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:285]   --->   Operation 72 'br' 'br_ln285' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_i_36 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 73 'nbreadreq' 'tmp_i_36' <Predicate = (addIpState_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %tmp_i_36, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:263]   --->   Operation 74 'br' 'br_ln263' <Predicate = (addIpState_load == 1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 75 'nbwritereq' 'tmp_5_i' <Predicate = (addIpState_load == 1 & tmp_i_36)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %tmp_5_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:263]   --->   Operation 76 'br' 'br_ln263' <Predicate = (addIpState_load == 1 & tmp_i_36)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.13ns)   --->   "%tmp_8 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'read' 'tmp_8' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @llvm.part.set.i64.i8, i64 %tmp_8, i8 128, i32 0, i32 7"   --->   Operation 78 'partset' 'p_Result_7' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i64 @llvm.part.set.i64.i8, i64 %p_Result_7, i8 1, i32 8, i32 15"   --->   Operation 79 'partset' 'p_Result_8' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_17_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_8, i32 32, i32 63"   --->   Operation 80 'partselect' 'p_Result_17_i' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln267 = store i32 %p_Result_17_i, i32 %sourceIP_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:267]   --->   Operation 81 'store' 'store_ln267' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i64 @llvm.part.set.i64.i32, i64 %p_Result_8, i32 16843009, i32 32, i32 63"   --->   Operation 82 'partset' 'p_Result_3' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.45ns)   --->   "%store_ln391 = store i64 %p_Result_3, i64 %tempWord_data_V"   --->   Operation 83 'store' 'store_ln391' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.45>
ST_1 : Operation 84 [1/1] (0.41ns)   --->   "%store_ln269 = store i8 255, i8 %tempWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:269]   --->   Operation 84 'store' 'store_ln269' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.41>
ST_1 : Operation 85 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_3, i8 255, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 86 [1/1] (0.48ns)   --->   "%store_ln272 = store i3 2, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:272]   --->   Operation 86 'store' 'store_ln272' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.48>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln273 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:273]   --->   Operation 87 'br' 'br_ln273' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 88 'nbreadreq' 'tmp_i' <Predicate = (addIpState_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %tmp_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:252]   --->   Operation 89 'br' 'br_ln252' <Predicate = (addIpState_load == 0)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_4_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 90 'nbwritereq' 'tmp_4_i' <Predicate = (addIpState_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %tmp_4_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:252]   --->   Operation 91 'br' 'br_ln252' <Predicate = (addIpState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.13ns)   --->   "%tmp_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'tmp_7' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_7, i32 24, i32 31"   --->   Operation 93 'partselect' 'p_Result_i' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_12_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_7, i32 16, i32 23"   --->   Operation 94 'partselect' 'p_Result_12_i' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tempLength_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_12_i, i8 %p_Result_i"   --->   Operation 95 'bitconcatenate' 'tempLength_V' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%inputVector_V = add i16 %tempLength_V, i16 28"   --->   Operation 96 'add' 'inputVector_V' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V, i32 8, i32 15"   --->   Operation 97 'partselect' 'p_Result_13_i' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %inputVector_V"   --->   Operation 98 'trunc' 'trunc_ln674' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_17_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674, i8 %p_Result_13_i"   --->   Operation 99 'bitconcatenate' 'tmp_17_i' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %tmp_7, i16 %tmp_17_i, i32 16, i32 31"   --->   Operation 100 'partset' 'p_Result_s' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.45ns)   --->   "%store_ln414 = store i64 %p_Result_s, i64 %tempWord_data_V"   --->   Operation 101 'store' 'store_ln414' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.45>
ST_1 : Operation 102 [1/1] (0.41ns)   --->   "%store_ln256 = store i8 255, i8 %tempWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:256]   --->   Operation 102 'store' 'store_ln256' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.41>
ST_1 : Operation 103 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_s, i8 255, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln259 = store i3 1, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:259]   --->   Operation 104 'store' 'store_ln259' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.48>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln260 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:260]   --->   Operation 105 'br' 'br_ln260' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addIpState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tempWord_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ udpPort2addIpHeader_header]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_data_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_keep_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_last_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tempWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sourceIP_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ udpPort2addIpHeader_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specinterface_ln0   (specinterface ) [ 00]
specpipeline_ln241  (specpipeline  ) [ 00]
addIpState_load     (load          ) [ 01]
p_Val2_s            (load          ) [ 00]
switch_ln250        (switch        ) [ 00]
tmp_3_i             (nbwritereq    ) [ 01]
br_ln306            (br            ) [ 00]
p_Result_12         (partselect    ) [ 00]
zext_ln414          (zext          ) [ 00]
p_Val2_3            (load          ) [ 00]
p_Result_13         (partselect    ) [ 00]
zext_ln414_1        (zext          ) [ 00]
write_ln174         (write         ) [ 00]
store_ln311         (store         ) [ 00]
br_ln312            (br            ) [ 00]
tmp_2_i             (nbreadreq     ) [ 01]
br_ln288            (br            ) [ 00]
tmp_7_i             (nbwritereq    ) [ 01]
br_ln288            (br            ) [ 00]
p_Result_19_i       (partselect    ) [ 00]
tmp                 (read          ) [ 00]
p_Val2_9            (trunc         ) [ 00]
store_ln291         (store         ) [ 00]
p_Val2_1            (partselect    ) [ 00]
store_ln291         (store         ) [ 00]
tmp_5               (bitselect     ) [ 01]
trunc_ln674_3       (trunc         ) [ 00]
p_Result_10         (bitconcatenate) [ 00]
br_ln293            (br            ) [ 00]
p_Result_24_i       (partselect    ) [ 00]
icmp_ln870          (icmp          ) [ 01]
br_ln294            (br            ) [ 00]
store_ln300         (store         ) [ 00]
br_ln0              (br            ) [ 00]
p_Result_25_i       (partselect    ) [ 00]
p_Result_11         (bitconcatenate) [ 00]
store_ln297         (store         ) [ 00]
br_ln298            (br            ) [ 00]
outputWord_keep_V_2 (phi           ) [ 00]
outputWord_last_V   (phi           ) [ 00]
write_ln174         (write         ) [ 00]
br_ln303            (br            ) [ 00]
tmp_1_i             (nbreadreq     ) [ 01]
br_ln276            (br            ) [ 00]
tmp_6_i             (nbreadreq     ) [ 01]
br_ln276            (br            ) [ 00]
tmp_8_i             (nbwritereq    ) [ 01]
br_ln276            (br            ) [ 00]
p_03                (read          ) [ 00]
tempData_V          (load          ) [ 00]
sext_ln213          (sext          ) [ 00]
tmp_6               (read          ) [ 00]
p_Val2_10           (trunc         ) [ 00]
store_ln279         (store         ) [ 00]
trunc_ln279_1       (partselect    ) [ 00]
store_ln279         (store         ) [ 00]
trunc_ln674_4       (trunc         ) [ 00]
p_Result_9          (partset       ) [ 00]
write_ln174         (write         ) [ 00]
store_ln284         (store         ) [ 00]
br_ln285            (br            ) [ 00]
tmp_i_36            (nbreadreq     ) [ 01]
br_ln263            (br            ) [ 00]
tmp_5_i             (nbwritereq    ) [ 01]
br_ln263            (br            ) [ 00]
tmp_8               (read          ) [ 00]
p_Result_7          (partset       ) [ 00]
p_Result_8          (partset       ) [ 00]
p_Result_17_i       (partselect    ) [ 00]
store_ln267         (store         ) [ 00]
p_Result_3          (partset       ) [ 00]
store_ln391         (store         ) [ 00]
store_ln269         (store         ) [ 00]
write_ln174         (write         ) [ 00]
store_ln272         (store         ) [ 00]
br_ln273            (br            ) [ 00]
tmp_i               (nbreadreq     ) [ 01]
br_ln252            (br            ) [ 00]
tmp_4_i             (nbwritereq    ) [ 01]
br_ln252            (br            ) [ 00]
tmp_7               (read          ) [ 00]
p_Result_i          (partselect    ) [ 00]
p_Result_12_i       (partselect    ) [ 00]
tempLength_V        (bitconcatenate) [ 00]
inputVector_V       (add           ) [ 00]
p_Result_13_i       (partselect    ) [ 00]
trunc_ln674         (trunc         ) [ 00]
tmp_17_i            (bitconcatenate) [ 00]
p_Result_s          (partset       ) [ 00]
store_ln414         (store         ) [ 00]
store_ln256         (store         ) [ 00]
write_ln174         (write         ) [ 00]
store_ln259         (store         ) [ 00]
br_ln260            (br            ) [ 00]
ret_ln0             (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addIpState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addIpState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tempWord_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="udpPort2addIpHeader_header">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpPort2addIpHeader_header"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataStreams_V_data_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataStreams_V_keep_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_keep_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dataStreams_V_last_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_last_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tempWord_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sourceIP_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sourceIP_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="udpPort2addIpHeader_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpPort2addIpHeader_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="grp_nbwritereq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="1" index="5" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_3_i/1 tmp_7_i/1 tmp_8_i/1 tmp_5_i/1 tmp_4_i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="0" index="4" bw="64" slack="0"/>
<pin id="150" dir="0" index="5" bw="8" slack="0"/>
<pin id="151" dir="0" index="6" bw="1" slack="0"/>
<pin id="152" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 write_ln174/1 write_ln174/1 write_ln174/1 write_ln174/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_nbreadreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="128" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 tmp_6_i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="128" slack="0"/>
<pin id="168" dir="0" index="1" bw="128" slack="0"/>
<pin id="169" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_nbreadreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 tmp_i_36/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_03/1 tmp_8/1 tmp_7/1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="outputWord_keep_V_2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="190" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="outputWord_keep_V_2 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="outputWord_keep_V_2_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="4" bw="1" slack="0"/>
<pin id="197" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outputWord_keep_V_2/1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="outputWord_last_V_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="outputWord_last_V (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="outputWord_last_V_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="4" bw="1" slack="0"/>
<pin id="211" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outputWord_last_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="7" slack="0"/>
<pin id="222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_12/1 p_Result_19_i/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/1 store_ln297/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="128" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="0" index="3" bw="8" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 trunc_ln279_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln291/1 store_ln279/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/1 store_ln256/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="addIpState_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addIpState_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_s_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln414_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Val2_3_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="4" slack="0"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln414_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Val2_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="128" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln291_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln291/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="128" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln674_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="128" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_3/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_10_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_24_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="128" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="0" index="3" bw="8" slack="0"/>
<pin id="323" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_24_i/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln870_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln300_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Result_25_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="128" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="0" index="3" bw="8" slack="0"/>
<pin id="345" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_i/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Result_11_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tempData_V_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempData_V/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln213_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Val2_10_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="128" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln279_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln279/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln674_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="128" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_4/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Result_9_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="0" index="3" bw="7" slack="0"/>
<pin id="386" dir="0" index="4" bw="7" slack="0"/>
<pin id="387" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln284_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln284/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_7_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="0" index="3" bw="1" slack="0"/>
<pin id="405" dir="0" index="4" bw="4" slack="0"/>
<pin id="406" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="0" index="3" bw="5" slack="0"/>
<pin id="417" dir="0" index="4" bw="5" slack="0"/>
<pin id="418" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Result_17_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_17_i/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln267_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="26" slack="0"/>
<pin id="444" dir="0" index="3" bw="7" slack="0"/>
<pin id="445" dir="0" index="4" bw="7" slack="0"/>
<pin id="446" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln391_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln272_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln272/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_Result_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="0" index="3" bw="6" slack="0"/>
<pin id="470" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_Result_12_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="0" index="3" bw="6" slack="0"/>
<pin id="480" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_12_i/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tempLength_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="0" index="2" bw="8" slack="0"/>
<pin id="489" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempLength_V/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="inputVector_V_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="6" slack="0"/>
<pin id="496" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputVector_V/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_Result_13_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="0" index="3" bw="5" slack="0"/>
<pin id="504" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln674_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_17_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_i/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Result_s_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="0"/>
<pin id="524" dir="0" index="2" bw="16" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="0" index="4" bw="6" slack="0"/>
<pin id="527" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln414_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln259_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="3" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln259/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="153"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="98" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="100" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="94" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="187"><net_src comp="96" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="199"><net_src comp="94" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="94" pin="0"/><net_sink comp="191" pin=4"/></net>

<net id="201"><net_src comp="191" pin="6"/><net_sink comp="144" pin=5"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="96" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="96" pin="0"/><net_sink comp="205" pin=4"/></net>

<net id="216"><net_src comp="205" pin="6"/><net_sink comp="144" pin=6"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="166" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="72" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="246"><net_src comp="232" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="94" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="266"><net_src comp="217" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="60" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="285"><net_src comp="272" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="290"><net_src comp="166" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="76" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="166" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="166" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="80" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="217" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="3"/><net_sink comp="144" pin=4"/></net>

<net id="324"><net_src comp="82" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="166" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="84" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="86" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="0" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="82" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="166" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="88" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="340" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="92" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="166" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="2" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="166" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="102" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="363" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="377" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="381" pin=4"/></net>

<net id="393"><net_src comp="381" pin="5"/><net_sink comp="144" pin=4"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="0" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="407"><net_src comp="104" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="180" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="106" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="22" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="400" pin=4"/></net>

<net id="419"><net_src comp="104" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="400" pin="5"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="108" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="422"><net_src comp="110" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="423"><net_src comp="112" pin="0"/><net_sink comp="412" pin=4"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="180" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="424" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="14" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="447"><net_src comp="102" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="412" pin="5"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="114" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="52" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="440" pin=4"/></net>

<net id="452"><net_src comp="440" pin="5"/><net_sink comp="144" pin=4"/></net>

<net id="457"><net_src comp="440" pin="5"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="2" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="42" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="0" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="116" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="180" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="118" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="120" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="481"><net_src comp="116" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="180" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="122" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="490"><net_src comp="124" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="475" pin="4"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="465" pin="4"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="126" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="128" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="110" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="112" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="512"><net_src comp="493" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="124" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="499" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="528"><net_src comp="130" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="180" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="513" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="28" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="532"><net_src comp="120" pin="0"/><net_sink comp="521" pin=4"/></net>

<net id="533"><net_src comp="521" pin="5"/><net_sink comp="144" pin=4"/></net>

<net id="538"><net_src comp="521" pin="5"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="2" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="40" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="0" pin="0"/><net_sink comp="540" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: addIpState | {1 }
	Port: tempWord_data_V | {1 }
	Port: udpPort2addIpHeader_header | {}
	Port: dataStreams_V_data_V_1 | {1 }
	Port: dataStreams_V_keep_V_1 | {1 }
	Port: dataStreams_V_last_V_1 | {1 }
	Port: tempWord_keep_V | {1 }
	Port: sourceIP_V | {1 }
	Port: udpPort2addIpHeader_data | {}
 - Input state : 
	Port: udpAddIpHeader : addIpState | {1 }
	Port: udpAddIpHeader : tempWord_data_V | {1 }
	Port: udpAddIpHeader : udpPort2addIpHeader_header | {1 }
	Port: udpAddIpHeader : dataStreams_V_data_V_1 | {}
	Port: udpAddIpHeader : dataStreams_V_keep_V_1 | {}
	Port: udpAddIpHeader : dataStreams_V_last_V_1 | {}
	Port: udpAddIpHeader : tempWord_keep_V | {1 }
	Port: udpAddIpHeader : sourceIP_V | {1 }
	Port: udpAddIpHeader : udpPort2addIpHeader_data | {1 }
  - Chain level:
	State 1
		switch_ln250 : 1
		p_Result_12 : 1
		zext_ln414 : 2
		p_Result_13 : 1
		zext_ln414_1 : 2
		write_ln174 : 3
		p_Result_19_i : 1
		store_ln291 : 1
		store_ln291 : 1
		p_Result_10 : 1
		br_ln293 : 1
		icmp_ln870 : 1
		br_ln294 : 2
		p_Result_11 : 1
		outputWord_keep_V_2 : 2
		outputWord_last_V : 2
		write_ln174 : 3
		sext_ln213 : 1
		store_ln279 : 1
		store_ln279 : 1
		p_Result_9 : 1
		write_ln174 : 2
		p_Result_8 : 1
		store_ln267 : 1
		p_Result_3 : 2
		store_ln391 : 3
		write_ln174 : 3
		tempLength_V : 1
		inputVector_V : 2
		p_Result_13_i : 3
		trunc_ln674 : 3
		tmp_17_i : 4
		p_Result_s : 5
		store_ln414 : 6
		write_ln174 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |  inputVector_V_fu_493 |    0    |    23   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln870_fu_328   |    0    |    9    |
|----------|-----------------------|---------|---------|
|nbwritereq| grp_nbwritereq_fu_132 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_144   |    0    |    0    |
|----------|-----------------------|---------|---------|
| nbreadreq|  grp_nbreadreq_fu_158 |    0    |    0    |
|          |  grp_nbreadreq_fu_172 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   read   |    grp_read_fu_166    |    0    |    0    |
|          |    grp_read_fu_180    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_217      |    0    |    0    |
|          |       grp_fu_232      |    0    |    0    |
|          |   p_Result_13_fu_272  |    0    |    0    |
|          |  p_Result_24_i_fu_318 |    0    |    0    |
|partselect|  p_Result_25_i_fu_340 |    0    |    0    |
|          |  p_Result_17_i_fu_424 |    0    |    0    |
|          |   p_Result_i_fu_465   |    0    |    0    |
|          |  p_Result_12_i_fu_475 |    0    |    0    |
|          |  p_Result_13_i_fu_499 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln414_fu_263   |    0    |    0    |
|          |  zext_ln414_1_fu_282  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    p_Val2_9_fu_287    |    0    |    0    |
|          |  trunc_ln674_3_fu_305 |    0    |    0    |
|   trunc  |    p_Val2_10_fu_367   |    0    |    0    |
|          |  trunc_ln674_4_fu_377 |    0    |    0    |
|          |   trunc_ln674_fu_509  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|      tmp_5_fu_297     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   p_Result_10_fu_309  |    0    |    0    |
|bitconcatenate|   p_Result_11_fu_350  |    0    |    0    |
|          |  tempLength_V_fu_485  |    0    |    0    |
|          |    tmp_17_i_fu_513    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln213_fu_363   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   p_Result_9_fu_381   |    0    |    0    |
|          |   p_Result_7_fu_400   |    0    |    0    |
|  partset |   p_Result_8_fu_412   |    0    |    0    |
|          |   p_Result_3_fu_440   |    0    |    0    |
|          |   p_Result_s_fu_521   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    32   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|outputWord_keep_V_2_reg_188|    8   |
| outputWord_last_V_reg_202 |    1   |
+---------------------------+--------+
|           Total           |    9   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_144 |  p4  |   5  |  64  |   320  ||    26   |
| grp_write_fu_144 |  p5  |   3  |   8  |   24   ||    14   |
| grp_write_fu_144 |  p6  |   3  |   1  |    3   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   347  || 1.32529 ||    49   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   49   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    9   |   81   |
+-----------+--------+--------+--------+
