Running: xsim.dir/Single_cycle_core_TB_VHDL_behav/xsimk.exe -simmode gui -wdb Single_cycle_core_TB_VHDL_behav.wdb -simrunnum 0 -socket 51100
Design successfully loaded
Design Loading Memory Usage: 7216 KB (Peak: 7216 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 8164 KB (Peak: 8164 KB)
Simulation CPU Usage: 108 ms
