
**** Build of configuration Debug for project cv1 ****

"D:\\Program Files\\Ccs\\ccs\\utils\\bin\\gmake" -k -j 8 all -O 
 
Building file: "../main.asm"
Invoking: MSP430 Compiler
"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/bin/cl430" -vmsp --code_model=small --data_model=small --use_hw_mpy=none --include_path="D:/Program Files/Ccs/ccs/ccs_base/msp430/include" --include_path="D:/Css_workspase/cv1" --include_path="D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/include" --advice:power=all --define=__MSP430G2533__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.asm"
Finished building: "../main.asm"
 
Building target: "cv1.out"
Invoking: MSP430 Linker
"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/bin/cl430" -vmsp --code_model=small --data_model=small --use_hw_mpy=none --advice:power=all --define=__MSP430G2533__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number -z -m"cv1.map" --heap_size=0 --stack_size=0 -i"D:/Program Files/Ccs/ccs/ccs_base/msp430/include" -i"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/lib" -i"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="cv1_linkInfo.xml" --entry_point=RESET --use_hw_mpy=none -o "cv1.out" "./main.obj" "../lnk_msp430g2533.cmd"  -llibc.a 
<Linking>
Finished building target: "cv1.out"
 

**** Build Finished ****

**** Build of configuration Debug for project cv1 ****

"D:\\Program Files\\Ccs\\ccs\\utils\\bin\\gmake" -k -j 8 all -O 
 
Building file: "../main.asm"
Invoking: MSP430 Compiler
"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/bin/cl430" -vmsp --code_model=small --data_model=small --use_hw_mpy=none --include_path="D:/Program Files/Ccs/ccs/ccs_base/msp430/include" --include_path="D:/Css_workspase/cv1" --include_path="D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/include" --advice:power=all --define=__MSP430G2533__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.asm"
Finished building: "../main.asm"
 
Building target: "cv1.out"
Invoking: MSP430 Linker
"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/bin/cl430" -vmsp --code_model=small --data_model=small --use_hw_mpy=none --advice:power=all --define=__MSP430G2533__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number -z -m"cv1.map" --heap_size=0 --stack_size=0 -i"D:/Program Files/Ccs/ccs/ccs_base/msp430/include" -i"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/lib" -i"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="cv1_linkInfo.xml" --entry_point=RESET --use_hw_mpy=none -o "cv1.out" "./main.obj" "../lnk_msp430g2533.cmd"  -llibc.a 
<Linking>
Finished building target: "cv1.out"
 

**** Build Finished ****

**** Build of configuration Debug for project cv1 ****

"D:\\Program Files\\Ccs\\ccs\\utils\\bin\\gmake" -k -j 8 all -O 
 
gmake[1]: 'cv1.out' is up to date.

**** Build Finished ****

**** Build of configuration Debug for project cv2_b ****

"D:\\Program Files\\Ccs\\ccs\\utils\\bin\\gmake" -k -j 8 all -O 
 
Building file: "../main.c"
Invoking: MSP430 Compiler
"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/bin/cl430" -vmsp --use_hw_mpy=none --include_path="D:/Program Files/Ccs/ccs/ccs_base/msp430/include" --include_path="D:/Css_workspase/cv2_b" --include_path="D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/include" --advice:power=all --define=__MSP430G2533__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 23: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P1OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 49: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P1OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 57: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P1OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 71: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P1OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 21: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 26: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 31: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 36: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 48: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 52: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 55: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../main.c", line 57: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "P1OUT" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../main.c", line 66: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 69: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
"../main.c", line 74: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
Finished building: "../main.c"
 
Building target: "cv2_b.out"
Invoking: MSP430 Linker
"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/bin/cl430" -vmsp --use_hw_mpy=none --advice:power=all --define=__MSP430G2533__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number -z -m"cv2_b.map" --heap_size=80 --stack_size=80 -i"D:/Program Files/Ccs/ccs/ccs_base/msp430/include" -i"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/lib" -i"D:/Program Files/Ccs/ccs/tools/compiler/ti-cgt-msp430_18.12.2.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="cv2_b_linkInfo.xml" --use_hw_mpy=none --rom_model -o "cv2_b.out" "./main.obj" "../lnk_msp430g2533.cmd"  -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port 2 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port 3 in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
Finished building target: "cv2_b.out"
 

**** Build Finished ****
