# vsim -logfile sim.log -c -do "run -all" work.tb_rtl 
# Start time: 23:16:30 on Sep 14,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_rtl(fast)
# run -all
# ** Note: $finish    : chip_top.sv(27)
#    Time: 10 ns  Iteration: 0  Instance: /tb_rtl
# End time: 23:16:31 on Sep 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
