EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +1.5V
#
DEF +1.5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 140 20 H I C CNN
F1 "+1.5V" 0 110 30 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
ALIAS +1V5
DRAW
P 3 0 0 0 0 0 0 40 0 40 N
X +1.5V 1 0 0 0 U 20 20 0 0 W N
C 0 60 20 0 1 0 N
ENDDRAW
ENDDEF
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V
#
DEF +5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# AM335X_ZCZ
#
DEF AM335X_ZCZ IC 0 40 Y Y 14 L N
F0 "IC" -50 300 60 V V C CNN
F1 "AM335X_ZCZ" -50 -300 60 V V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
T 900 0 0 1 0 0 0 Schematic~Symbol~By~Opendous~Inc.~www.PROpendousX.org Normal 0 C C
T 900 100 0 60 0 1 0 McASP~Audio Normal 0 C C
T 900 100 0 60 0 2 0 DDR~Memory Normal 0 C C
T 900 100 0 60 0 3 0 Power~Supply Normal 0 C C
S 4650 950 -4650 -950 3 0 2 f
T 0 2900 1650 40 0 4 0 Errata~1.0.6~-~EXTINT~is~Active~High~in~Revision~1.0 Normal 0 C C
T 900 100 0 60 0 4 0 System Normal 0 C C
T 900 100 0 60 0 5 0 Analog Normal 0 C C
T 900 100 0 60 0 6 0 GPMC Normal 0 C C
T 900 100 0 60 0 7 0 I2C0 Normal 0 C C
S 2250 150 0 -150 7 0 2 f
T 900 100 0 60 0 8 0 LCD Normal 0 C C
T 900 100 0 60 0 9 0 Ethernet Normal 0 C C
T 900 100 0 60 0 10 0 MMC0 Normal 0 C C
T 900 100 0 60 0 11 0 USB Normal 0 C C
T 900 100 0 60 0 12 0 SPI0 Normal 0 C C
S 4750 300 0 -300 12 0 2 f
T 900 100 0 60 0 13 0 UART0 Normal 0 C C
S 4750 250 0 -250 13 0 2 f
T 900 100 0 60 0 14 0 UART1 Normal 0 C C
S 4750 450 0 -450 1 1 2 f
X xMcASP0_ACLKR-eQEP0A_IN-McASP0_AXR2-McASP1_ACLKX-MMC0_SDWP-PR1_PRU0_PRU_R30_4-PR1_PRU0_PRU_R31_4-GPIO3_18 B12 5000 250 250 L 40 40 1 1 B
X xMcASP0_AHCLKR-eHRPWM0_SYNCI-McASP0_AXR2-SPI1_CS0-eCAP2_IN_PWM2_OUT-PR1_PRU0_PRU_R30_3-PR1_PRU0_PRU_R31_3-GPIO3_17 C12 5000 150 250 L 40 40 1 1 B
X xMcASP0_AXR0-eHRPWM0_TRIPZONE_INPUT-SPI1_D1-MMC2_SDCD-PR1_PRU0_PRU_R30_2-PR1_PRU0_PRU_R31_2-GPIO3_16 D12 5000 -250 250 L 40 40 1 1 B
X xMcASP0_ACLKX-eHRPWM0A-SPI1_SCLK-MMC0_SDCD-PR1_PRU0_PRU_R30_0-PR1_PRU0_PRU_R31_0-GPIO3_14 A13 5000 -50 250 L 40 40 1 1 B
X xMcASP0_FSX-eHRPWM0B-SPI1_D0-MMC1_SDCD-PR1_PRU0_PRU_R30_1-PR1_PRU0_PRU_R31_1-GPIO3_15 B13 5000 350 250 L 40 40 1 1 B
X xMcASP0_FSR-eQEP0B_IN-McASP0_AXR3-McASP1_FSX-EMU2-PR1_PRU0_PRU_R30_5-PR1_PRU0_PRU_R31_5-GPIO3_19 C13 5000 -150 250 L 40 40 1 1 B
X xMcASP0_AXR1-eQEP0_INDEX-McASP1_AXR0-EMU3-PR1_PRU0_PRU_R30_6-PR1_PRU0_PRU_R31_6-GPIO3_20 D13 5000 -350 250 L 40 40 1 1 B
X xMcASP0_AHCLKX-eQEP0_STROBE-McASP0_AXR3-McASP1_AXR1-EMU4-PR1_PRU0_PRU_R30_7-PR1_PRU0_PRU_R31_7-GPIO3_21 A14 5000 50 250 L 40 40 1 1 B
S 750 2750 0 -2800 2 1 2 f
X DDR_A5 B1 1000 500 250 L 40 40 2 1 O
X DDR_A9 C1 1000 100 250 L 40 40 2 1 O
X DDR_CKn D1 1000 -2000 250 L 40 40 2 1 O
X DDR_BA1 E1 1000 -750 250 L 40 40 2 1 O
X DDR_CASn F1 1000 -950 250 L 40 40 2 1 O
X DDR_ODT G1 1000 -1650 250 L 40 40 2 1 O
X DDR_A1 H1 1000 900 250 L 40 40 2 1 O
X DDR_D8 J1 1000 1850 250 L 40 40 2 1 B
X DDR_D9 K1 1000 1750 250 L 40 40 2 1 B
X DDR_DQS1 L1 1000 -2300 250 L 40 40 2 1 B
X DDR_D15 M1 1000 1150 250 L 40 40 2 1 B
X DDR_D2 N1 1000 2450 250 L 40 40 2 1 B
X DDR_DQS0 P1 1000 -2100 250 L 40 40 2 1 B
X DDR_WEn B2 1000 -1150 250 L 40 40 2 1 O
X DDR_A4 C2 1000 600 250 L 40 40 2 1 O
X DDR_CK D2 1000 -1900 250 L 40 40 2 1 O
X DDR_A7 E2 1000 300 250 L 40 40 2 1 O
X DDR_A11 F2 1000 -100 250 L 40 40 2 1 O
X DDR_RESETn G2 1000 -1750 250 L 40 40 2 1 O
X DDR_CSn0 H2 1000 -1350 250 L 40 40 2 1 O
X DDR_DQM1 J2 1000 -1550 250 L 40 40 2 1 O
X DDR_D10 K2 1000 1650 250 L 40 40 2 1 B
X DDR_DQS1n L2 1000 -2400 250 L 40 40 2 1 B
X DDR_DQM0 M2 1000 -1450 250 L 40 40 2 1 O
X DDR_D3 N2 1000 2350 250 L 40 40 2 1 B
X DDR_DQS0n P2 1000 -2200 250 L 40 40 2 1 B
X DDR_BA2 B3 1000 -850 250 L 40 40 2 1 O
X DDR_A3 C3 1000 700 250 L 40 40 2 1 O
X DDR_A15 D3 1000 -500 250 L 40 40 2 1 O
X DDR_A12 E3 1000 -200 250 L 40 40 2 1 O
X DDR_A0 F3 1000 1000 250 L 40 40 2 1 O
X DDR_CKE G3 1000 -1250 250 L 40 40 2 1 O
X DDR_A13 H3 1000 -300 250 L 40 40 2 1 O
X DDR_VTP J3 1000 -2700 250 L 40 40 2 1 I
X DDR_D11 K3 1000 1550 250 L 40 40 2 1 B
X DDR_D13 L3 1000 1350 250 L 40 40 2 1 B
X DDR_D0 M3 1000 2650 250 L 40 40 2 1 B
X DDR_D4 N3 1000 2250 250 L 40 40 2 1 B
X DDR_D6 P3 1000 2050 250 L 40 40 2 1 B
X DDR_BA0 C4 1000 -650 250 L 40 40 2 1 O
X DDR_A8 D4 1000 200 250 L 40 40 2 1 O
X DDR_A2 E4 1000 800 250 L 40 40 2 1 O
X DDR_A10 F4 1000 0 250 L 40 40 2 1 O
X DDR_RASn G4 1000 -1050 250 L 40 40 2 1 O
X DDR_A14 H4 1000 -400 250 L 40 40 2 1 O
X DDR_VREF J4 1000 -2550 250 L 40 40 2 1 W
X DDR_D12 K4 1000 1450 250 L 40 40 2 1 B
X DDR_D14 L4 1000 1250 250 L 40 40 2 1 B
X DDR_D1 M4 1000 2550 250 L 40 40 2 1 B
X DDR_D5 N4 1000 2150 250 L 40 40 2 1 B
X DDR_D7 P4 1000 1950 250 L 40 40 2 1 B
X DDR_A6 D5 1000 400 250 L 40 40 2 1 O
X VSS A1 -2350 -1200 250 U 40 40 3 1 W
X VSS V1 1250 -1200 250 U 40 40 3 1 W
X xVDD_MPU_MON A2 1750 1200 250 D 40 40 3 1 W
X xVSS_RTC A5 1550 -1200 250 U 40 40 3 1 W
X VDDS_DDR E5 1950 1200 250 D 40 40 3 1 W
X VDDS_DDR F5 2050 1200 250 D 40 40 3 1 W
X VDDS_DDR G5 2150 1200 250 D 40 40 3 1 W
X VDDS_DDR H5 2250 1200 250 D 40 40 3 1 W
X VDDS_DDR J5 2350 1200 250 D 40 40 3 1 W
X VDDS_DDR K5 2450 1200 250 D 40 40 3 1 W
X VDDS_DDR L5 2550 1200 250 D 40 40 3 1 W
X VPP M5 -1250 1200 250 D 40 40 3 1 W
X VDDSHV6 N5 -1650 1200 250 D 40 40 3 1 W
X VDDSHV6 P5 -1550 1200 250 D 40 40 3 1 W
X CAP_VDD_RTC D6 4900 150 250 L 40 40 3 1 W
X VDDS E6 -4300 1200 250 D 40 40 3 1 W
X VDD_CORE F6 -1100 1200 250 D 40 40 3 1 W
X VDD_CORE G6 -900 1200 250 D 40 40 3 1 W
X VSS H6 -1650 -1200 250 U 40 40 3 1 W
X VSS J6 -1050 -1200 250 U 40 40 3 1 W
X VDD_CORE K6 -400 1200 250 D 40 40 3 1 W
X VDD_CORE L6 -100 1200 250 D 40 40 3 1 W
X VSS M6 350 -1200 250 U 40 40 3 1 W
X VDDS N6 -3900 1200 250 D 40 40 3 1 W
X VDDSHV6 P6 -1450 1200 250 D 40 40 3 1 W
X VDDS_RTC D7 4000 1200 250 D 40 40 3 1 W
X VDDS_PLL_DDR E7 3500 1200 250 D 40 40 3 1 W
X VDD_CORE F7 -1000 1200 250 D 40 40 3 1 W
X VDD_CORE G7 -800 1200 250 D 40 40 3 1 W
X VSS H7 -1550 -1200 250 U 40 40 3 1 W
X VSS J7 -950 -1200 250 U 40 40 3 1 W
X VSS K7 -450 -1200 250 U 40 40 3 1 W
X VDD_CORE L7 0 1200 250 D 40 40 3 1 W
X VSS M7 450 -1200 250 U 40 40 3 1 W
X VSS N7 950 -1200 250 U 40 40 3 1 W
X VDDSHV1 P7 -3500 1200 250 D 40 40 3 1 W
X VDDA_ADC D8 4250 1200 250 D 40 40 3 1 W
X VSSA_ADC E8 2350 -1200 250 U 40 40 3 1 W
X VSS F8 -2150 -1200 250 U 40 40 3 1 W
X VSS G8 -2050 -1200 250 U 40 40 3 1 W
X VSS H8 -1450 -1200 250 U 40 40 3 1 W
X VSS J8 -850 -1200 250 U 40 40 3 1 W
X VDD_CORE K8 -300 1200 250 D 40 40 3 1 W
X VDD_CORE L8 100 1200 250 D 40 40 3 1 W
X VSS M8 550 -1200 250 U 40 40 3 1 W
X VDD_CORE N8 500 1200 250 D 40 40 3 1 W
X VDDSHV1 P8 -3400 1200 250 D 40 40 3 1 W
X VREFN A9 -4900 100 250 R 40 40 3 1 P
X VREFP B9 -4900 -100 250 R 40 40 3 1 P
X CAP_VDD_SRAM_CORE D9 4900 -150 250 L 40 40 3 1 W
X VDDS_SRAM_CORE_BG E9 3300 1200 250 D 40 40 3 1 W
X VDDS F9 -4100 1200 250 D 40 40 3 1 W
X VSS G9 -1950 -1200 250 U 40 40 3 1 W
X VSS H9 -1350 -1200 250 U 40 40 3 1 W
X VSS J9 -750 -1200 250 U 40 40 3 1 W
X VSS K9 -350 -1200 250 U 40 40 3 1 W
X VDD_CORE L9 200 1200 250 D 40 40 3 1 W
X VSS M9 650 -1200 250 U 40 40 3 1 W
X VDD_CORE N9 600 1200 250 D 40 40 3 1 W
X VDDS P9 -3800 1200 250 D 40 40 3 1 W
X CAP_VBB_MPU C10 4900 450 250 L 40 40 3 1 W
X VDDS_SRAM_MPU_BB D10 3400 1200 250 D 40 40 3 1 W
X VDDSHV6 E10 -2250 1200 250 D 40 40 3 1 W
X xVDD_MPU F10 1000 1200 250 D 40 40 3 1 W
X VDD_CORE G10 -700 1200 250 D 40 40 3 1 W
X VSS H10 -1250 -1200 250 U 40 40 3 1 W
X VSS J10 -650 -1200 250 U 40 40 3 1 W
X VSS K10 -250 -1200 250 U 40 40 3 1 W
X VSS L10 -50 -1200 250 U 40 40 3 1 W
X VSS M10 750 -1200 250 U 40 40 3 1 W
X VSS N10 1050 -1200 250 U 40 40 3 1 W
X VDDSHV2 P10 -3250 1200 250 D 40 40 3 1 W
X VDDS_PLL_CORE_LCD R10 3750 1200 250 D 40 40 3 1 W
X CAP_VDD_SRAM_MPU D11 4900 -450 250 L 40 40 3 1 W
X VDDSHV6 E11 -2150 1200 250 D 40 40 3 1 W
X xVDD_MPU F11 1100 1200 250 D 40 40 3 1 W
X VSS G11 -1850 -1200 250 U 40 40 3 1 W
X VDD_CORE H11 -600 1200 250 D 40 40 3 1 W
X VSS J11 -550 -1200 250 U 40 40 3 1 W
X VSS K11 -150 -1200 250 U 40 40 3 1 W
X VSS L11 50 -1200 250 U 40 40 3 1 W
X VDD_CORE M11 300 1200 250 D 40 40 3 1 W
X VSS N11 1150 -1200 250 U 40 40 3 1 W
X VDDSHV2 P11 -3150 1200 250 D 40 40 3 1 W
X VDDS_OSC R11 3850 1200 250 D 40 40 3 1 W
X VSS_OSC V11 2150 -1200 250 U 40 40 3 1 W
X VDDSHV6 E12 -2050 1200 250 D 40 40 3 1 W
X xVDD_MPU F12 1200 1200 250 D 40 40 3 1 W
X VSS G12 -1750 -1200 250 U 40 40 3 1 W
X VSS H12 -1150 -1200 250 U 40 40 3 1 W
X VDD_CORE J12 -500 1200 250 D 40 40 3 1 W
X VDD_CORE K12 -200 1200 250 D 40 40 3 1 W
X VSS L12 150 -1200 250 U 40 40 3 1 W
X VSS M12 850 -1200 250 U 40 40 3 1 W
X VDD_CORE N12 700 1200 250 D 40 40 3 1 W
X VDDSHV3 P12 -3000 1200 250 D 40 40 3 1 W
X VDDSHV6 E13 -1950 1200 250 D 40 40 3 1 W
X xVDD_MPU F13 1300 1200 250 D 40 40 3 1 W
X xVDD_MPU G13 1400 1200 250 D 40 40 3 1 W
X xVDD_MPU H13 1500 1200 250 D 40 40 3 1 W
X xVDD_MPU J13 1600 1200 250 D 40 40 3 1 W
X VDDS K13 -4000 1200 250 D 40 40 3 1 W
X VSS L13 250 -1200 250 U 40 40 3 1 W
X VDD_CORE M13 400 1200 250 D 40 40 3 1 W
X VDD_CORE N13 800 1200 250 D 40 40 3 1 W
X VDDSHV3 P13 -2900 1200 250 D 40 40 3 1 W
X VDDS E14 -4200 1200 250 D 40 40 3 1 W
X VDDSHV6 F14 -1850 1200 250 D 40 40 3 1 W
X VDDSHV6 G14 -1750 1200 250 D 40 40 3 1 W
X VDDSHV4 H14 -2750 1200 250 D 40 40 3 1 W
X VDDSHV4 J14 -2650 1200 250 D 40 40 3 1 W
X VDDSHV5 K14 -2500 1200 250 D 40 40 3 1 W
X VDDSHV5 L14 -2400 1200 250 D 40 40 3 1 W
X VSSA_USB M14 1750 -1200 250 U 40 40 3 1 W
X VSSA_USB N14 1950 -1200 250 U 40 40 3 1 W
X VDDS P14 -3700 1200 250 D 40 40 3 1 W
X VDDS_PLL_MPU H15 3650 1200 250 D 40 40 3 1 W
X VDDA3P3V_USB0 N15 2750 1200 250 D 40 40 3 1 W
X xVDDA3P3V_USB1 R15 2850 1200 250 D 40 40 3 1 W
X VDDA1P8V_USB0 N16 3050 1200 250 D 40 40 3 1 W
X xVDDA1P8V_USB1 R16 3150 1200 250 D 40 40 3 1 W
X VSS A18 -2250 -1200 250 U 40 40 3 1 W
X VSS V18 1350 -1200 250 U 40 40 3 1 W
S 4250 1750 0 -1750 4 1 2 f
X RSVD-TESTOUT A3 4500 -1450 250 L 40 40 4 1 O
X RTC_XTALOUT A4 4500 500 250 L 40 40 4 1 O
X RTC_KALDO_ENn B4 4500 300 250 L 40 40 4 1 I
X RTC_PWRONRSTn B5 4500 200 250 L 40 40 4 1 I
X EXT_WAKEUP C5 4500 1450 250 L 40 40 4 1 I
X RTC_XTALIN A6 4500 800 250 L 40 40 4 1 I
X PMIC_POWER_EN C6 4500 -50 250 L 40 40 4 1 O
X WARMRSTn-nRESETIN_OUT A10 4500 -150 250 L 40 40 4 1 B
X TRSTn B10 4500 -750 250 L 40 40 4 1 I
X XTALIN V10 4500 1250 250 L 40 40 4 1 I
X TDO A11 4500 -650 250 L 40 40 4 1 O
X TDI B11 4500 -450 250 L 40 40 4 1 I
X TMS C11 4500 -550 250 L 40 40 4 1 I
X XTALOUT U11 4500 950 250 L 40 40 4 1 O
X TCK A12 4500 -350 250 L 40 40 4 1 I
X EMU1-GPIO3_8 B14 4500 -1050 250 L 40 40 4 1 B
X EMU0-GPIO3_7 C14 4500 -950 250 L 40 40 4 1 B
X xDMA_EVENT_INTR1-TCLKIN-CLKOUT2-TIMER7-PR1_PRU0_PRU_R31_16-EMU3-GPIO0_20 D14 4500 -1250 250 L 40 40 4 1 B
X xDMA_EVENT_INTR0-TIMER4-CLKOUT1-SPI1_CS1-PR1_PRU1_PRU_R31_16-EMU2-GPIO0_19 A15 4500 -1150 250 L 40 40 4 1 B
X PWRONRSTn B15 4500 100 250 L 40 40 4 1 I
X NMIn-EXTINTn B18 4500 1650 250 L 40 40 4 1 I I
X eCAP0_IN_PWM0_OUT-UART3_TXD-SPI1_CS1-PR1_eCAP0_eCAP_CAPIN_APWM_O-SPI1_SCLK-MMC0_SDWP-XDMA_EVENT_INTR2-GPIO0_7 C18 4500 -1650 250 L 40 40 4 1 B
S 450 450 0 -450 5 1 2 f
X AIN0 B6 700 350 250 L 40 40 5 1 P
X AIN3 A7 700 50 250 L 40 40 5 1 P
X AIN2 B7 700 150 250 L 40 40 5 1 P
X AIN1 C7 700 250 250 L 40 40 5 1 P
X AIN6 A8 700 -250 250 L 40 40 5 1 P
X AIN5 B8 700 -150 250 L 40 40 5 1 P
X AIN4 C8 700 -50 250 L 40 40 5 1 P
X AIN7 C9 700 -350 250 L 40 40 5 1 P
S 4750 2100 0 -2100 6 1 2 f
X GPMC_BE0n_CLE-TIMER5-GPIO2_5 T6 5000 -1000 250 L 40 40 6 1 B
X GPMC_WEn-TIMER6-GPIO2_4 U6 5000 -1400 250 L 40 40 6 1 B
X GPMC_CSn0-GPIO1_29 V6 5000 -1700 250 L 40 40 6 1 B
X GPMC_ADVn_ALE-TIMER4-GPIO2_2 R7 5000 -900 250 L 40 40 6 1 B
X GPMC_OEn_REn-TIMER7-GPIO2_3 T7 5000 -1300 250 L 40 40 6 1 B
X GPMC_AD0-MMC1_DAT0-GPIO1_0 U7 5000 750 250 L 40 40 6 1 B
X GPMC_AD1-MMC1_DAT1-GPIO1_1 V7 5000 650 250 L 40 40 6 1 B
X GPMC_AD2-MMC1_DAT2-GPIO1_2 R8 5000 550 250 L 40 40 6 1 B
X GPMC_AD3-MMC1_DAT3-GPIO1_3 T8 5000 450 250 L 40 40 6 1 B
X GPMC_AD4-MMC1_DAT4-GPIO1_4 U8 5000 350 250 L 40 40 6 1 B
X GPMC_AD5-MMC1_DAT5-GPIO1_5 V8 5000 250 250 L 40 40 6 1 B
X GPMC_AD6-MMC1_DAT6-GPIO1_6 R9 5000 150 250 L 40 40 6 1 B
X GPMC_AD7-MMC1_DAT7-GPIO1_7 T9 5000 50 250 L 40 40 6 1 B
X GPMC_CSn1-GPMC_CLK-MMC1_CLK-PR1_EDIO_DATA_IN6-PR1_EDIO_DATA_OUT6-PR1_PRU1_PRU_R30_12-PR1_PRU1_PRU_R31_12-GPIO1_30 U9 5000 -1800 250 L 40 40 6 1 B
X GPMC_CSn2-GPMC_BE1n-MMC1_CMD-PR1_EDIO_DATA_IN7-PR1_EDIO_DATA_OUT7-PR1_PRU1_PRU_R30_13-PR1_PRU1_PRU_R31_13-GPIO1_31 V9 5000 -1900 250 L 40 40 6 1 B
X GPMC_AD9-LCD_DATA22-MMC1_DAT1-MMC2_DAT5-eHRPWM2B-PR1_MII0_COL-GPIO0_23 T10 5000 -150 250 L 40 40 6 1 B
X GPMC_AD8-LCD_DATA23-MMC1_DAT0-MMC2_DAT4-eHRPWM2A-PR1_MII_MT0_CLK-GPIO0_22 U10 5000 -50 250 L 40 40 6 1 B
X GPMC_AD10-LCD_DATA21-MMC1_DAT2-MMC2_DAT6-eHRPWM2_TRIPZONE_INPUT-PR1_MII0_TXEn-GPIO0_26 T11 5000 -250 250 L 40 40 6 1 B
X GPMC_AD13-LCD_DATA18-MMC1_DAT5-MMC2_DAT1-eQEP2B_IN-PR1_MII0_TXD1-PR1_PRU0_PRU_R30_15-GPIO1_13 R12 5000 -550 250 L 40 40 6 1 B
X GPMC_AD12-LCD_DATA19-MMC1_DAT4-MMC2_DAT0-eQEP2A_IN-PR1_MII0_TXD2-PR1_PRU0_PRU_R30_14-GPIO1_12 T12 5000 -450 250 L 40 40 6 1 B
X GPMC_AD11-LCD_DATA20-MMC1_DAT3-MMC2_DAT7-eHRPWM0_SYNCO-PR1_MII0_TXD3-GPIO0_27 U12 5000 -350 250 L 40 40 6 1 B
X GPMC_CLK-LCD_MEMORY_CLK-GPMC_WAIT1-MMC2_CLK-PR1_MII1_CRS-PR1_MDIO_MDCLK-McASP0_FSR-GPIO2_1 V12 5000 -1200 250 L 40 40 6 1 B
X xGPMC_A0-GMII2_TXEn-RGMII2_TCTL-RMII2_TXEn-GPMC_A16-PR1_MII_MT1_CLK-eHRPWM1_TRIPZONE_INPUT-GPIO1_16 R13 5000 2000 250 L 40 40 6 1 B
X GPMC_CSn3-MMC2_CMD-PR1_MII0_CRS-PR1_MDIO_DATA-EMU4-GPIO2_0 T13 5000 -2000 250 L 40 40 6 1 B
X GPMC_AD15-LCD_DATA16-MMC1_DAT7-MMC2_DAT3-eQEP2_STROBE-PR1_eCAP0_eCAP_CAPIN_APWM_O-PR1_PRU0_PRU_R31_15-GPIO1_15 U13 5000 -750 250 L 40 40 6 1 B
X GPMC_AD14-LCD_DATA17-MMC1_DAT6-MMC2_DAT2-eQEP2_INDEX-PR1_MII0_TXD0-PR1_PRU0_PRU_R31_14-GPIO1_14 V13 5000 -650 250 L 40 40 6 1 B
X xGPMC_A4-GMII2_TXD1-RGMII2_TD1-RMII2_TXD1-GPMC_A20-PR1_MII1_TXD0-eQEP1A_IN-GPIO1_20 R14 5000 1600 250 L 40 40 6 1 B
X xGPMC_A3-GMII2_TXD2-RGMII2_TD2-MMC2_DAT2-GPMC_A19-PR1_MII1_TXD1-eHRPWM1B-GPIO1_19 T14 5000 1700 250 L 40 40 6 1 B
X xGPMC_A2-GMII2_TXD3-RGMII2_TD3-MMC2_DAT1-GPMC_A18-PR1_MII1_TXD2-eHRPWM1A-GPIO1_18 U14 5000 1800 250 L 40 40 6 1 B
X xGPMC_A1-GMII2_RXDV-RGMII2_RCTL-MMC2_DAT0-GPMC_A17-PR1_MII1_TXD3-eHRPWM0_SYNCO-GPIO1_17 V14 5000 1900 250 L 40 40 6 1 B
X xGPMC_A7-GMII2_RXCLK-RGMII2_RCLK-MMC2_DAT5-GPMC_A23-PR1_MII1_RXD1-eQEP1_STROBE-GPIO1_23 T15 5000 1300 250 L 40 40 6 1 B
X xGPMC_A6-GMII2_TXCLK-RGMII2_TCLK-MMC2_DAT4-GPMC_A22-PR1_MII1_RXD2-eQEP1_INDEX-GPIO1_22 U15 5000 1400 250 L 40 40 6 1 B
X xGPMC_A5-GMII2_TXD0-RGMII2_TD0-RMII2_TXD0-GPMC_A21-PR1_MII1_RXD3-eQEP1B_IN-GPIO1_21 V15 5000 1500 250 L 40 40 6 1 B
X xGPMC_A10-GMII2_RXD1-RGMII2_RD1-RMII2_RXD1-GPMC_A26-PR1_MII1_RXDV-McASP0_AXR0-GPIO1_26 T16 5000 1000 250 L 40 40 6 1 B
X xGPMC_A9-GMII2_RXD2-RGMII2_RD2-MMC2_DAT7-GPMC_A25-PR1_MII_MR1_CLK-McASP0_FSX-GPIO1_25 U16 5000 1100 250 L 40 40 6 1 B
X xGPMC_A8-GMII2_RXD3-RGMII2_RD3-MMC2_DAT6-GPMC_A24-PR1_MII1_RXD0-McASP0_ACLKX-GPIO1_24 V16 5000 1200 250 L 40 40 6 1 B
X GPMC_WAIT0-GMII2_CRS-GPMC_CSN4-RMII2_CRS_DV-MMC1_SDCD-PR1_MII1_COL-UART4_RXD-GPIO0_30 T17 5000 -1600 250 L 40 40 6 1 B
X GPMC_WPn-GMII2_RXERR-GPMC_CSN5-RMII2_RXERR-MMC2_SDCD-PR1_MII1_TXEn-UART4_TXD-GPIO0_31 U17 5000 -1500 250 L 40 40 6 1 B
X xGPMC_A11-GMII2_RXD0-RGMII2_RD0-RMII2_RXD0-GPMC_A27-PR1_MII1_RXER-McASP0_AXR1-GPIO1_27 V17 5000 900 250 L 40 40 6 1 B
X GPMC_BE1n-GMII2_COL-GPMC_CSN6-MMC2_DAT3-GPMC_DIR-PR1_MII1_RXLINK-McASP0_ACLKR-GPIO1_28 U18 5000 -1100 250 L 40 40 6 1 B
X I2C0_SCL-TIMER7-UART2_RTSn-eCAP1_IN_PWM1_OUT-GPIO3_6 C16 2500 -50 250 L 40 40 7 1 B
X I2C0_SDA-TIMER4-UART2_CTSn-eCAP2_IN_PWM2_OUT-GPIO3_5 C17 2500 50 250 L 40 40 7 1 B
S 4750 1050 0 -1050 8 1 2 f
X LCD_DATA0-GPMC_A0-PR1_MII_MT0_CLK-eHRPWM2A-PR1_PRU1_PRU_R30_0-PR1_PRU1_PRU_R31_0-GPIO2_6 R1 5000 950 250 L 40 40 8 1 B
X LCD_DATA4-GPMC_A4-PR1_MII0_TXD1-eQEP2A_IN-PR1_PRU1_PRU_R30_4-PR1_PRU1_PRU_R31_4-GPIO2_10 T1 5000 550 250 L 40 40 8 1 B
X LCD_DATA8-GPMC_A12-eHRPWM1_TRIPZONE_INPUT-McASP0_ACLKX-UART5_TXD-PR1_MII0_RXD3-UART2_CTSn-GPIO2_14 U1 5000 150 250 L 40 40 8 1 B
X LCD_DATA1-GPMC_A1-PR1_MII0_TXEn-eHRPWM2B-PR1_PRU1_PRU_R30_1-PR1_PRU1_PRU_R31_1-GPIO2_7 R2 5000 850 250 L 40 40 8 1 B
X LCD_DATA5-GPMC_A5-PR1_MII0_TXD0-eQEP2B_IN-PR1_PRU1_PRU_R30_5-PR1_PRU1_PRU_R31_5-GPIO2_11 T2 5000 450 250 L 40 40 8 1 B
X LCD_DATA9-GPMC_A13-eHRPWM0_SYNCO-McASP0_FSX-UART5_RXD-PR1_MII0_RXD2-UART2_RTSn-GPIO2_15 U2 5000 50 250 L 40 40 8 1 B
X LCD_DATA12-GPMC_A16-eQEP1A_IN-McASP0_ACLKR-McASP0_AXR2-PR1_MII0_RXLINK-UART4_CTSn-GPIO0_8 V2 5000 -250 250 L 40 40 8 1 B
X LCD_DATA2-GPMC_A2-PR1_MII0_TXD3-eHRPWM2_TRIPZONE_INPUT-PR1_PRU1_PRU_R30_2-PR1_PRU1_PRU_R31_2-GPIO2_8 R3 5000 750 250 L 40 40 8 1 B
X LCD_DATA6-GPMC_A6-PR1_EDIO_DATA_IN6-eQEP2_INDEX-PR1_EDIO_DATA_OUT6-PR1_PRU1_PRU_R30_6-PR1_PRU1_PRU_R31_6-GPIO2_12 T3 5000 350 250 L 40 40 8 1 B
X LCD_DATA10-GPMC_A14-eHRPWM1A-McASP0_AXR0-PR1_MII0_RXD1-UART3_CTSn-GPIO2_16 U3 5000 -50 250 L 40 40 8 1 B
X LCD_DATA13-GPMC_A17-eQEP1B_IN-McASP0_FSR-McASP0_AXR3-PR1_MII0_RXER-UART4_RTSn-GPIO0_9 V3 5000 -350 250 L 40 40 8 1 B
X LCD_DATA3-GPMC_A3-PR1_MII0_TXD2-eHRPWM0_SYNCO-PR1_PRU1_PRU_R30_3-PR1_PRU1_PRU_R31_3-GPIO2_9 R4 5000 650 250 L 40 40 8 1 B
X LCD_DATA7-GPMC_A7-PR1_EDIO_DATA_IN7-eQEP2_STROBE-PR1_EDIO_DATA_OUT7-PR1_PRU1_PRU_R30_7-PR1_PRU1_PRU_R31_7-GPIO2_13 T4 5000 250 250 L 40 40 8 1 B
X LCD_DATA11-GPMC_A15-eHRPWM1B-McASP0_AHCLKR-McASP0_AXR2-PR1_MII0_RXD0-UART3_RTSn-GPIO2_17 U4 5000 -150 250 L 40 40 8 1 B
X LCD_DATA14-GPMC_A18-eQEP1_INDEX-McASP0_AXR1-UART5_RXD-PR1_MII_MR0_CLK-UART5_CTSn-GPIO0_10 V4 5000 -450 250 L 40 40 8 1 B
X LCD_HSYNC-GPMC_A9-PR1_EDIO_DATA_IN3-PR1_EDIO_DATA_OUT3-PR1_PRU1_PRU_R30_9-PR1_PRU1_PRU_R31_9-GPIO2_23 R5 5000 -650 250 L 40 40 8 1 B
X LCD_DATA15-GPMC_A19-eQEP1_STROBE-McASP0_AHCLKX-McASP0_AXR3-PR1_MII0_RXDV-UART5_RTSn-GPIO0_11 T5 5000 -550 250 L 40 40 8 1 B
X LCD_VSYNC-GPMC_A8-PR1_EDIO_DATA_IN2-PR1_EDIO_DATA_OUT2-PR1_PRU1_PRU_R30_8-PR1_PRU1_PRU_R31_8-GPIO2_22 U5 5000 -750 250 L 40 40 8 1 B
X LCD_PCLK-GPMC_A10-PR1_MII0_CRS-PR1_EDIO_DATA_IN4-PR1_EDIO_DATA_OUT4-PR1_PRU1_PRU_R30_10-PR1_PRU1_PRU_R31_10-GPIO2_24 V5 5000 -850 250 L 40 40 8 1 B
X LCD_AC_BIAS_EN-GPMC_A11-PR1_MII1_CRS-PR1_EDIO_DATA_IN5-PR1_EDIO_DATA_OUT5-PR1_PRU1_PRU_R30_11-PR1_PRU1_PRU_R31_11-GPIO2_25 R6 5000 -950 250 L 40 40 8 1 B
S 3750 1000 0 -950 9 1 2 f
X GMII1_RXERR-RMII1_RXERR-SPI1_D1-I2C1_SCL-McASP1_FSX-UART5_RTSn-UART2_TXD-GPIO3_2 J15 4000 -850 250 L 40 40 9 1 B
X GMII1_TXD2-DCAN0_RX-RGMII1_TD2-UART4_TXD-McASP1_AXR0-MMC2_DAT2-McASP0_AHCLKX-GPIO0_17 K15 4000 250 250 L 40 40 9 1 B
X GMII1_RXD1-RMII1_RXD1-RGMII1_RD1-McASP1_AXR3-McASP1_FSR-eQEP0_STROBE-MMC2_CLK-GPIO2_20 L15 4000 -250 250 L 40 40 9 1 B
X GMII1_COL-RMII2_REFCLK-SPI1_SCLK-UART5_RXD-McASP1_AXR2-MMC2_DAT3-McASP0_AXR2-GPIO3_0 H16 4000 -650 250 L 40 40 9 1 B
X GMII1_TXEn-RMII1_TXEn-RGMII1_TCTL-TIMER4-McASP1_AXR0-eQEP0_INDEX-MMC2_CMD-GPIO3_3 J16 4000 -50 250 L 40 40 9 1 B
X GMII1_TXD1-RMII1_TXD1-RGMII1_TD1-McASP1_FSR-McASP1_AXR1-eQEP0A_IN-MMC1_CMD-GPIO0_21 K16 4000 350 250 L 40 40 9 1 B
X GMII1_RXD2-UART3_TXD-RGMII1_RD2-MMC0_DAT4-MMC1_DAT3-UART1_RIN-McASP0_AXR1-GPIO2_19 L16 4000 -350 250 L 40 40 9 1 B
X GMII1_RXD0-RMII1_RXD0-RGMII1_RD0-McASP1_AHCLKX-McASP1_AHCLKR-McASP1_ACLKR-McASP0_AXR3-GPIO2_21 M16 4000 -150 250 L 40 40 9 1 B
X GMII1_CRS-RMII1_CRS_DV-SPI1_D0-I2C1_SDA-McASP1_ACLKX-UART5_CTSn-UART2_RXD-GPIO3_1 H17 4000 -750 250 L 40 40 9 1 B
X GMII1_RXDV-LCD_MEMORY_CLK-RGMII1_RCTL-UART5_TXD-McASP1_ACLKX-MMC2_DAT0-McASP0_ACLKR-GPIO3_4 J17 4000 550 250 L 40 40 9 1 B
X GMII1_TXD0-RMII1_TXD0-RGMII1_TD0-McASP1_AXR2-McASP1_ACLKR-eQEP0B_IN-MMC1_CLK-GPIO0_28 K17 4000 450 250 L 40 40 9 1 B
X GMII1_RXD3-UART3_RXD-RGMII1_RD3-MMC0_DAT5-MMC1_DAT2-UART1_DTRn-McASP0_AXR0-GPIO2_18 L17 4000 -450 250 L 40 40 9 1 B
X MDIO_DATA-TIMER6-UART5_RXD-UART3_CTSn-MMC0_SDCD-MMC1_CMD-MMC2_CMD-GPIO0_0 M17 4000 800 250 L 40 40 9 1 B
X RMII1_REFCLK-XDMA_EVENT_INTR2-SPI1_CS0-UART5_TXD-McASP1_AXR3-MMC0_POW-McASP1_AHCLKX-GPIO0_29 H18 4000 -550 250 L 40 40 9 1 O
X GMII1_TXD3-DCAN0_TX-RGMII1_TD3-UART4_RXD-McASP1_FSX-MMC2_DAT1-McASP0_FSR-GPIO0_16 J18 4000 150 250 L 40 40 9 1 B
X GMII1_TXCLK-UART2_RXD-RGMII1_TCLK-MMC0_DAT7-MMC1_DAT0-UART1_DCDn-McASP0_ACLKX-GPIO3_9 K18 4000 50 250 L 40 40 9 1 B
X GMII1_RXCLK-UART2_TXD-RGMII1_RCLK-MMC0_DAT6-MMC1_DAT1-UART1_DSRn-McASP0_FSX-GPIO3_10 L18 4000 650 250 L 40 40 9 1 B
X MDIO_CLK-TIMER5-UART5_TXD-UART3_RTSn-MMC0_SDWP-MMC1_CLK-MMC2_CLK-GPIO0_1 M18 4000 900 250 L 40 40 9 1 B
S 4050 350 0 -350 10 1 2 f
X MMC0_DAT1-GPMC_A22-UART5_CTSn-UART3_RXD-UART1_DTRn-PR1_PRU0_PRU_R30_10-PR1_PRU0_PRU_R31_10-GPIO2_28 G15 4300 -50 250 L 40 40 10 1 B
X MMC0_DAT0-GPMC_A23-UART5_RTSn-UART3_TXD-UART1_RIN-PR1_PRU0_PRU_R30_11-PR1_PRU0_PRU_R31_11-GPIO2_29 G16 4300 50 250 L 40 40 10 1 B
X MMC0_DAT3-GPMC_A20-UART4_CTSn-TIMER5-UART1_DCDn-PR1_PRU0_PRU_R30_8-PR1_PRU0_PRU_R31_8-GPIO2_26 F17 4300 -250 250 L 40 40 10 1 B
X MMC0_CLK-GPMC_A24-UART3_CTSn-UART2_RXD-DCAN1_TX-PR1_PRU0_PRU_R30_12-PR1_PRU0_PRU_R31_12-GPIO2_30 G17 4300 150 250 L 40 40 10 1 B
X MMC0_DAT2-GPMC_A21-UART4_RTSn-TIMER6-UART1_DSRn-PR1_PRU0_PRU_R30_9-PR1_PRU0_PRU_R31_9-GPIO2_27 F18 4300 -150 250 L 40 40 10 1 B
X MMC0_CMD-GPMC_A25-UART3_RTSn-UART2_TXD-DCAN1_RX-PR1_PRU0_PRU_R30_13-PR1_PRU0_PRU_R31_13-GPIO2_31 G18 4300 250 250 L 40 40 10 1 B
S 1250 700 0 -700 11 1 2 f
X xUSB1_DRVVBUS-GPIO3_13 F15 1500 -500 250 L 40 40 11 1 B
X USB0_CE M15 1500 100 250 L 40 40 11 1 P
X USB0_VBUS P15 1500 400 250 L 40 40 11 1 P
X USB0_DRVVBUS-GPIO0_18 F16 1500 200 250 L 40 40 11 1 B
X USB0_ID P16 1500 300 250 L 40 40 11 1 P
X USB0_DP N17 1500 600 250 L 40 40 11 1 P
X xUSB1_ID P17 1500 -400 250 L 40 40 11 1 P
X xUSB1_DP R17 1500 -100 250 L 40 40 11 1 P
X USB0_DM N18 1500 500 250 L 40 40 11 1 P
X xUSB1_CE P18 1500 -600 250 L 40 40 11 1 P
X xUSB1_DM R18 1500 -200 250 L 40 40 11 1 P
X xUSB1_VBUS T18 1500 -300 250 L 40 40 11 1 P
X SPI0_CS1-UART3_RXD-eCAP1_IN_PWM1_OUT-MMC0_POW-XDMA_EVENT_INTR2-MMC0_SDCD-EMU4-GPIO0_6 C15 5000 0 250 L 40 40 12 1 O
X SPI0_CS0-MMC2_SDWP-I2C1_SCL-eHRPWM0_SYNCI-PR1_UART0_TXD-PR1_EDIO_DATA_IN1-PR1_EDIO_DATA_OUT1-GPIO0_5 A16 5000 100 250 L 40 40 12 1 O
X SPI0_D1-MMC1_SDWP-I2C1_SDA-eHRPWM0_TRIPZONE_INPUT-PR1_UART0_RXD-PR1_EDIO_DATA_IN0-PR1_EDIO_DATA_OUT0-GPIO0_4 B16 5000 -200 250 L 40 40 12 1 O
X SPI0_SCLK-UART2_RXD-I2C2_SDA-eHRPWM0A-PR1_UART0_CTS_n-PR1_EDIO_SOF-EMU2-GPIO0_2 A17 5000 200 250 L 40 40 12 1 O
X SPI0_D0-UART2_TXD-I2C2_SCL-eHRPWM0B-PR1_UART0_RTS_n-PR1_EDIO_LATCH_IN-EMU3-GPIO0_3 B17 5000 -100 250 L 40 40 12 1 O
X UART0_RXD-SPI1_CS0-DCAN0_TX-I2C2_SDA-eCAP2_IN_PWM2_OUT-PR1_PRU1_PRU_R30_14-PR1_PRU1_PRU_R31_14-GPIO1_10 E15 5000 50 250 L 40 40 13 1 B
X UART0_TXD-SPI1_CS1-DCAN0_RX-I2C2_SCL-eCAP1_IN_PWM1_OUT-PR1_PRU1_PRU_R30_15-PR1_PRU1_PRU_R31_15-GPIO1_11 E16 5000 150 250 L 40 40 13 1 B
X UART0_RTSn-UART4_TXD-DCAN1_RX-I2C1_SCL-SPI1_D1-SPI1_CS0-PR1_EDC_SYNC1_OUT-GPIO1_9 E17 5000 -50 250 L 40 40 13 1 B
X UART0_CTSn-UART4_RXD-DCAN1_TX-I2C1_SDA-SPI1_D0-TIMER7-PR1_EDC_SYNC0_OUT-GPIO1_8 E18 5000 -150 250 L 40 40 13 1 B
S 3550 250 0 -250 14 1 2 f
X UART1_TXD-MMC2_SDWP-DCAN1_RX-I2C1_SCL-PR1_UART0_TXD-PR1_PRU0_PRU_R31_16-GPIO0_15 D15 3800 150 250 L 40 40 14 1 B
X UART1_RXD-MMC1_SDWP-DCAN1_TX-I2C1_SDA-PR1_UART0_RXD-PR1_PRU1_PRU_R31_16-GPIO0_14 D16 3800 50 250 L 40 40 14 1 B
X UART1_RTSn-TIMER5-DCAN0_RX-I2C2_SCL-SPI1_CS1-PR1_UART0_RTS_n-PR1_EDC_LATCH1_IN-GPIO0_13 D17 3800 -50 250 L 40 40 14 1 B
X UART1_CTSn-TIMER6-DCAN0_TX-I2C2_SDA-SPI1_CS0-PR1_UART0_CTS_n-PR1_EDC_LATCH0_IN-GPIO0_12 D18 3800 -150 250 L 40 40 14 1 B
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Crystal
#
DEF Crystal Y 0 40 N N 1 F N
F0 "Y" 0 150 50 H V C CNN
F1 "Crystal" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Crystal*
$ENDFPLIST
DRAW
S -45 100 45 -100 0 1 12 N
P 2 0 1 0 -100 0 -75 0 N
P 2 0 1 20 -75 -50 -75 50 N
P 2 0 1 20 75 -50 75 50 N
P 2 0 1 0 100 0 75 0 N
X 1 1 -150 0 50 R 50 50 1 1 P
X 2 2 150 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# DRAM-IS43TR16128B-125KBL
#
DEF DRAM-IS43TR16128B-125KBL DRAM 0 40 Y Y 1 F N
F0 "DRAM" -50 2900 60 H V C CNN
F1 "DRAM-IS43TR16128B-125KBL" 50 -3400 60 H V C CNN
F2 "" -200 1350 60 H I C CNN
F3 "" -200 1350 60 H I C CNN
$FPLIST
 BGA_96
$ENDFPLIST
DRAW
S -800 2750 750 -3150 0 1 0 f
X VDDQ A1 -1000 300 200 R 50 50 1 1 I
X VSSQ B1 -1000 -750 200 R 50 50 1 1 I
X VDDQ C1 -1000 200 200 R 50 50 1 1 I
X VSSQ D1 -1000 -850 200 R 50 50 1 1 I
X VSS E1 -1000 1600 200 R 50 50 1 1 I
X VDDQ F1 -1000 100 200 R 50 50 1 1 I
X VSSQ G1 -1000 -950 200 R 50 50 1 1 I
X VREFDQ H1 -1000 -1800 200 R 50 50 1 1 I
X NC J1 -1000 -2150 200 R 50 50 1 1 I
X ODT K1 950 -2700 200 L 50 50 1 1 I
X NC L1 -1000 -2250 200 R 50 50 1 1 I
X VSS M1 -1000 1500 200 R 50 50 1 1 I
X VDD N1 -1000 2600 200 R 50 50 1 1 I
X VSS P1 -1000 1400 200 R 50 50 1 1 I
X VDD R1 -1000 2500 200 R 50 50 1 1 I
X VSS T1 -1000 1300 200 R 50 50 1 1 I
X DQU5 A2 950 -50 200 L 50 50 1 1 I
X VDD B2 -1000 2400 200 R 50 50 1 1 I
X DQU3 C2 950 150 200 L 50 50 1 1 I
X VDDQ D2 -1000 0 200 R 50 50 1 1 I
X VSSQ E2 -1000 -1050 200 R 50 50 1 1 I
X DQL2 F2 950 -650 200 L 50 50 1 1 I
X DQL6 G2 950 -1050 200 L 50 50 1 1 I
X VDDQ H2 -1000 -100 200 R 50 50 1 1 I
X VSS J2 -1000 1200 200 R 50 50 1 1 I
X VDD K2 -1000 2300 200 R 50 50 1 1 I
X CS# L2 950 -2300 200 L 50 50 1 1 I
X BA0 M2 950 850 200 L 50 50 1 1 I
X A3 N2 950 2300 200 L 50 50 1 1 I
X A5 P2 950 2100 200 L 50 50 1 1 I
X A7 R2 950 1900 200 L 50 50 1 1 I
X RESET# T2 950 -2200 200 L 50 50 1 1 I
X DQU7 A3 950 -250 200 L 50 50 1 1 I
X VSS B3 -1000 1100 200 R 50 50 1 1 I
X DQU1 C3 950 350 200 L 50 50 1 1 I
X DMU D3 950 -1500 200 L 50 50 1 1 I
X DQL0 E3 950 -450 200 L 50 50 1 1 I
X DQSL F3 950 -1600 200 L 50 50 1 1 I
X DQSL# G3 950 -1700 200 L 50 50 1 1 I
X DQL4 H3 950 -850 200 L 50 50 1 1 I
X RAS# J3 950 -2500 200 L 50 50 1 1 I
X CAS# K3 950 -2400 200 L 50 50 1 1 I
X WE# L3 950 -2600 200 L 50 50 1 1 I
X BA2 M3 950 650 200 L 50 50 1 1 I
X A0 N3 950 2600 200 L 50 50 1 1 I
X A2 P3 950 2400 200 L 50 50 1 1 I
X A9 R3 950 1700 200 L 50 50 1 1 I
X A13 T3 950 1300 200 L 50 50 1 1 I
X DQU4 A7 950 50 200 L 50 50 1 1 I
X DQSU# B7 950 -1900 200 L 50 50 1 1 I
X DQSU C7 950 -1800 200 L 50 50 1 1 I
X DQU0 D7 950 450 200 L 50 50 1 1 I
X DML E7 950 -1400 200 L 50 50 1 1 I
X DQL1 F7 950 -550 200 L 50 50 1 1 I
X VDD G7 -1000 2200 200 R 50 50 1 1 I
X DQL7 H7 950 -1150 200 L 50 50 1 1 I
X CK J7 950 -2000 200 L 50 50 1 1 I
X CK# K7 950 -2100 200 L 50 50 1 1 I
X A10/AP L7 950 1600 200 L 50 50 1 1 I
X NC(A15) M7 950 1100 200 L 50 50 1 1 I
X A12/BC# N7 950 1400 200 L 50 50 1 1 I
X A1 P7 950 2500 200 L 50 50 1 1 I
X A11 R7 950 1500 200 L 50 50 1 1 I
X NC(A14) T7 950 1200 200 L 50 50 1 1 I
X VDDQ A8 -1000 -200 200 R 50 50 1 1 I
X DQU6 B8 950 -150 200 L 50 50 1 1 I
X DQU2 C8 950 250 200 L 50 50 1 1 I
X VSSQ D8 -1000 -1150 200 R 50 50 1 1 I
X VSSQ E8 -1000 -1250 200 R 50 50 1 1 I
X DQL3 F8 950 -750 200 L 50 50 1 1 I
X VSS G8 -1000 1000 200 R 50 50 1 1 I
X DQL5 H8 950 -950 200 L 50 50 1 1 I
X VSS J8 -1000 900 200 R 50 50 1 1 I
X VDD K8 -1000 2100 200 R 50 50 1 1 I
X ZQ L8 950 -2800 200 L 50 50 1 1 I
X VREFCA M8 -1000 -1900 200 R 50 50 1 1 I
X BA1 N8 950 750 200 L 50 50 1 1 I
X A4 P8 950 2200 200 L 50 50 1 1 I
X A6 R8 950 2000 200 L 50 50 1 1 I
X A8 T8 950 1800 200 L 50 50 1 1 I
X VSS A9 -1000 800 200 R 50 50 1 1 I
X VSSQ B9 -1000 -1350 200 R 50 50 1 1 I
X VDDQ C9 -1000 -300 200 R 50 50 1 1 I
X VDD D9 -1000 2000 200 R 50 50 1 1 I
X VDDQ E9 -1000 -400 200 R 50 50 1 1 I
X VSSQ F9 -1000 -1450 200 R 50 50 1 1 I
X VSSQ G9 -1000 -1550 200 R 50 50 1 1 I
X VDDQ H9 -1000 -500 200 R 50 50 1 1 I
X NC J9 -1000 -2350 200 R 50 50 1 1 I
X CKE K9 950 -2900 200 L 50 50 1 1 I
X NC L9 -1000 -2450 200 R 50 50 1 1 I
X VSS M9 -1000 700 200 R 50 50 1 1 I
X VDD N9 -1000 1900 200 R 50 50 1 1 I
X VSS P9 -1000 600 200 R 50 50 1 1 I
X VDD R9 -1000 1800 200 R 50 50 1 1 I
X VSS T9 -1000 500 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# Micro_SD_Card
#
DEF Micro_SD_Card CON 0 40 Y Y 1 F N
F0 "CON" -650 600 50 H V C CNN
F1 "Micro_SD_Card" 650 600 50 H V R CNN
F2 "" 1150 300 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
S -300 -375 -200 -425 0 1 0 F
S -300 -275 -200 -325 0 1 0 F
S -300 -175 -200 -225 0 1 0 F
S -300 -75 -200 -125 0 1 0 F
S -300 25 -200 -25 0 1 0 F
S -300 125 -200 75 0 1 0 F
S -300 225 -200 175 0 1 0 F
S -300 325 -200 275 0 1 0 F
P 6 0 1 10 650 500 650 550 -750 550 -750 -650 650 -650 650 -450 N
P 11 0 1 10 -350 -450 -350 350 -50 350 100 500 150 500 150 450 250 450 300 500 800 500 800 -450 -350 -450 f
X DAT2 1 -900 300 150 R 50 50 1 1 B
X DAT3/CD 2 -900 200 150 R 50 50 1 1 B
X CMD 3 -900 100 150 R 50 50 1 1 I
X VDD 4 -900 0 150 R 50 50 1 1 W
X CLK 5 -900 -100 150 R 50 50 1 1 I
X VSS 6 -900 -200 150 R 50 50 1 1 W
X DAT0 7 -900 -300 150 R 50 50 1 1 I
X DAT1 8 -900 -400 150 R 50 50 1 1 I
X SHIELD 9 800 -600 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Polyfuse
#
DEF Polyfuse F 0 0 N Y 1 F N
F0 "F" -100 0 50 V V C CNN
F1 "Polyfuse" 100 0 50 V V C CNN
F2 "" 50 -200 50 H I L CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 *polyfuse*
 *PTC*
$ENDFPLIST
DRAW
S -30 100 30 -100 0 1 10 N
P 2 0 1 0 0 100 0 -100 N
P 4 0 1 0 -60 100 -60 60 60 -60 60 -100 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 50 V V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 R_*
 Resistor_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# TPS82084
#
DEF TPS82084 TPS 0 40 Y Y 1 F N
F0 "TPS" 0 -350 60 H V C CNN
F1 "TPS82084" 0 350 60 H V C CNN
F2 "" -100 50 60 H I C CNN
F3 "" -100 50 60 H I C CNN
DRAW
S -300 250 250 -250 0 1 0 f
S 100 -250 100 -250 0 1 0 N
X EN 1 450 -50 200 L 50 50 1 1 I
X PG 2 450 -150 200 L 50 50 1 1 I
X VIN 3 -500 150 200 R 50 50 1 1 I
X VIN 4 -500 50 200 R 50 50 1 1 I
X GND 5 -500 -50 200 R 50 50 1 1 I
X GND 6 -500 -150 200 R 50 50 1 1 I
X FB 7 450 50 200 L 50 50 1 1 I
X VOUT 8 450 150 200 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# USB_A
#
DEF USB_A P 0 40 Y Y 1 F N
F0 "P" 200 -200 50 H V C CNN
F1 "USB_A" -50 200 50 H V C CNN
F2 "" -50 -100 50 V V C CNN
F3 "" -50 -100 50 V V C CNN
$FPLIST
 USB*
$ENDFPLIST
DRAW
S -250 -150 150 150 0 1 0 N
S -205 -150 -195 -120 0 1 0 N
S -105 -150 -95 -120 0 1 0 N
S -5 -150 5 -120 0 1 0 N
S 95 -150 105 -120 0 1 0 N
X VBUS 1 -200 -300 150 U 50 50 1 1 W
X D- 2 -100 -300 150 U 50 50 1 1 P
X D+ 3 0 -300 150 U 50 50 1 1 P
X GND 4 100 -300 150 U 50 50 1 1 W
X shield 5 300 100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
