Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 23:59:20 2022
| Host         : xsjl20347 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                              2           
LUTAR-1    Warning           LUT drives async reset alert                                       6           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-10  Warning           Missing property on synchronizer                                   1           
TIMING-18  Warning           Missing input or output delay                                      5           
TIMING-20  Warning           Non-clocked latch                                                  39          
TIMING-30  Warning           Sub-optimal master source pin selection for generated clock        2           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  11          
XDCH-2     Warning           Same min and max delay values on IO port                           13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: design_2_i/RxFIFO/inst/rd_ptr_reg_reg[13]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_2_i/RxFIFO/inst/rd_ptr_reg_reg[14]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_2_i/RxFIFO/inst/rd_ptr_reg_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.225        0.000                      0                49565        0.029        0.000                      0                49565        3.750        0.000                       0                 12598  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk_fpga_0       {0.000 5.000}      10.000          100.000         
  spi_clk        {0.000 10.000}     20.000          50.000          
    spi_clk_4    {0.000 20.000}     40.000          25.000          
      spi_clk_8  {0.000 40.000}     80.000          12.500          
  txclk          {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0             1.225        0.000                      0                48400        0.029        0.000                      0                48400        3.750        0.000                       0                 12199  
  spi_clk              4.596        0.000                      0                  103        0.176        0.000                      0                  103        9.500        0.000                       0                    55  
    spi_clk_4         38.260        0.000                      0                    1        0.476        0.000                      0                    1       19.500        0.000                       0                     1  
      spi_clk_8       78.735        0.000                      0                    1        0.277        0.000                      0                    1       39.500        0.000                       0                     1  
  txclk                2.478        0.000                      0                  659        0.049        0.000                      0                  659        8.750        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
spi_clk       clk_fpga_0          3.249        0.000                      0                   16        1.548        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.467        0.000                      0                  206        0.553        0.000                      0                  206  
**async_default**  txclk              txclk                   14.502        0.000                      0                  195        0.704        0.000                      0                  195  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        txclk         clk_fpga_0    
(none)        clk_fpga_0    spi_clk       
(none)        clk_fpga_0    spi_clk_4     
(none)        clk_fpga_0    spi_clk_8     
(none)                      txclk         
(none)        clk_fpga_0    txclk         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)        spi_clk                     
(none)        txclk                       
(none)                      clk_fpga_0    
(none)                      spi_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 0.580ns (6.768%)  route 7.990ns (93.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.676     8.113    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.237 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_6_8_i_7/O
                         net (fo=320, routed)         3.314    11.551    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/ADDRD2
    SLICE_X6Y9           RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.656    12.835    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/WCLK
    SLICE_X6Y9           RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMA/CLK
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X6Y9           RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    12.775    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 0.580ns (6.768%)  route 7.990ns (93.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.676     8.113    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.237 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_6_8_i_7/O
                         net (fo=320, routed)         3.314    11.551    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/ADDRD2
    SLICE_X6Y9           RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.656    12.835    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/WCLK
    SLICE_X6Y9           RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMB/CLK
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X6Y9           RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    12.775    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 0.580ns (6.768%)  route 7.990ns (93.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.676     8.113    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.237 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_6_8_i_7/O
                         net (fo=320, routed)         3.314    11.551    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/ADDRD2
    SLICE_X6Y9           RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.656    12.835    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/WCLK
    SLICE_X6Y9           RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMC/CLK
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X6Y9           RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    12.775    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 0.580ns (6.768%)  route 7.990ns (93.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.676     8.113    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.237 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_6_8_i_7/O
                         net (fo=320, routed)         3.314    11.551    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/ADDRD2
    SLICE_X6Y9           RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.656    12.835    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/WCLK
    SLICE_X6Y9           RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMD/CLK
                         clock pessimism              0.115    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X6Y9           RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    12.775    design_2_i/TxFIFO/inst/mem_even_reg_r3_1408_1471_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.580ns (6.900%)  route 7.826ns (93.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.566     8.003    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.127 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_3_5_i_7/O
                         net (fo=320, routed)         3.259    11.387    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/ADDRD2
    SLICE_X38Y7          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.494    12.674    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/WCLK
    SLICE_X38Y7          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMA/CLK
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y7          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    12.613    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.580ns (6.900%)  route 7.826ns (93.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.566     8.003    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.127 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_3_5_i_7/O
                         net (fo=320, routed)         3.259    11.387    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/ADDRD2
    SLICE_X38Y7          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.494    12.674    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/WCLK
    SLICE_X38Y7          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMB/CLK
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y7          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    12.613    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.580ns (6.900%)  route 7.826ns (93.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.566     8.003    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.127 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_3_5_i_7/O
                         net (fo=320, routed)         3.259    11.387    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/ADDRD2
    SLICE_X38Y7          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.494    12.674    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/WCLK
    SLICE_X38Y7          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMC/CLK
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y7          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    12.613    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.580ns (6.900%)  route 7.826ns (93.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.566     8.003    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.127 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_3_5_i_7/O
                         net (fo=320, routed)         3.259    11.387    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/ADDRD2
    SLICE_X38Y7          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.494    12.674    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/WCLK
    SLICE_X38Y7          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMD/CLK
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y7          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    12.613    design_2_i/TxFIFO/inst/mem_even_reg_r2_768_831_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 0.580ns (6.778%)  route 7.977ns (93.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.375     7.812    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X27Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.936 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_6_8_i_9/O
                         net (fo=320, routed)         3.602    11.538    design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/ADDRD0
    SLICE_X10Y6          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.581    12.760    design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/WCLK
    SLICE_X10Y6          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/RAMA/CLK
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X10Y6          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    12.781    design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 0.580ns (6.778%)  route 7.977ns (93.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.687     2.981    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X31Y80         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=103, routed)         4.375     7.812    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X27Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.936 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/mem_even_reg_r2_0_63_6_8_i_9/O
                         net (fo=320, routed)         3.602    11.538    design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/ADDRD0
    SLICE_X10Y6          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.581    12.760    design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/WCLK
    SLICE_X10Y6          RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/RAMB/CLK
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X10Y6          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    12.781    design_2_i/TxFIFO/inst/mem_even_reg_r3_1280_1343_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  1.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.995%)  route 0.174ns (54.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.578     0.914    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X58Y52         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/Q
                         net (fo=1, routed)           0.174     1.235    design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[17]
    SLICE_X59Y49         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.853     1.219    design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X59Y49         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.017     1.206    design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.745%)  route 0.176ns (54.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.578     0.914    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X58Y52         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/Q
                         net (fo=1, routed)           0.176     1.237    design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[19]
    SLICE_X59Y49         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.853     1.219    design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X59Y49         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.018     1.207    design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_type_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.465%)  route 0.226ns (61.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.548     0.884    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y64         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type_reg/Q
                         net (fo=4, routed)           0.226     1.250    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type
    SLICE_X49Y65         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_type_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.818     1.184    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y65         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_type_reg_reg/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.071     1.220    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_type_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.021%)  route 0.201ns (51.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.563     0.899    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X40Y49         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/Q
                         net (fo=1, routed)           0.201     1.241    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg_n_0_[1134]
    SLICE_X40Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.286 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1134]_i_1/O
                         net (fo=1, routed)           0.000     1.286    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1134]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.825     1.191    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X40Y51         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1134]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.092     1.253    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1134]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.067%)  route 0.208ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.542     0.878    design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/Q
                         net (fo=1, routed)           0.208     1.250    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[56]
    SLICE_X49Y76         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.809     1.175    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y76         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.075     1.215    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.189ns (46.742%)  route 0.215ns (53.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.586     0.922    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X60Y48         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[138]/Q
                         net (fo=4, routed)           0.215     1.278    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1144]_0[2]
    SLICE_X56Y50         LUT3 (Prop_lut3_I2_O)        0.048     1.326 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1027]_i_1__0/O
                         net (fo=1, routed)           0.000     1.326    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[1]
    SLICE_X56Y50         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.848     1.214    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X56Y50         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1027]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.107     1.291    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1027]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.101%)  route 0.298ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.555     0.891    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/s_sc_aclk
    SLICE_X41Y57         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][4]/Q
                         net (fo=1, routed)           0.298     1.330    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIC0
    SLICE_X50Y53         RAMD32                                       r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.820     1.186    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y53         RAMD32                                       r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.295    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.320%)  route 0.179ns (54.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.559     0.895    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X32Y51         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[64]/Q
                         net (fo=1, routed)           0.179     1.221    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[48]
    SLICE_X33Y49         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.831     1.197    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y49         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.019     1.186    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.580     0.916    design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X63Y50         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.112    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X62Y50         RAMD32                                       r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.849     1.215    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X62Y50         RAMD32                                       r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.286     0.929    
    SLICE_X62Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.076    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.557     0.893    design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y51         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.089    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X46Y51         RAMD32                                       r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.825     1.191    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X46Y51         RAMD32                                       r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y6   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_CSN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 3.509ns (38.645%)  route 5.572ns (61.355%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 23.004 - 20.000 ) 
    Source Clock Delay      (SCD):    7.549ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.653     7.549    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDPE                                         r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDPE (Prop_fdpe_C_Q)         0.518     8.067 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=40, routed)          1.003     9.070    design_2_i/SPI_ip_0/inst/cur_state[0]
    SLICE_X49Y91         LUT2 (Prop_lut2_I1_O)        0.152     9.222 r  design_2_i/SPI_ip_0/inst/SPI_CS_INST_0/O
                         net (fo=1, routed)           4.568    13.791    SPI_CSN_OBUF
    A17                  OBUF (Prop_obuf_I_O)         2.839    16.630 r  SPI_CSN_OBUF_inst/O
                         net (fo=0)                   0.000    16.630    SPI_CSN
    A17                                                               r  SPI_CSN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.376    23.380    
                         clock uncertainty           -0.154    23.226    
                         output delay                -2.000    21.226    
  -------------------------------------------------------------------
                         required time                         21.226    
                         arrival time                         -16.630    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_DN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 3.517ns (39.437%)  route 5.402ns (60.563%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 23.004 - 20.000 ) 
    Source Clock Delay      (SCD):    7.549ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.653     7.549    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDPE                                         r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDPE (Prop_fdpe_C_Q)         0.518     8.067 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=40, routed)          0.833     8.900    design_2_i/SPI_ip_0/inst/cur_state[0]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.149     9.049 f  design_2_i/SPI_ip_0/inst/spi_oen_INST_0/O
                         net (fo=17, routed)          4.568    13.618    design_2_i/iobuf_xil_0/inst/IOBUF_inst/T
    A19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.850    16.468 r  design_2_i/iobuf_xil_0/inst/IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.468    SPI_DN
    A19                                                               r  SPI_DN (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.376    23.380    
                         clock uncertainty           -0.154    23.226    
                         output delay                -2.000    21.226    
  -------------------------------------------------------------------
                         required time                         21.226    
                         arrival time                         -16.468    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             16.331ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.073ns (32.671%)  route 2.211ns (67.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 26.597 - 20.000 ) 
    Source Clock Delay      (SCD):    7.537ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.641     7.537    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.419     7.956 r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.645    design_2_i/SPI_ip_0/inst/shift_count[3]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.322     8.967 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.434     9.401    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.733 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.089    10.821    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425    24.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510    25.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467    26.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X52Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[3]/C
                         clock pessimism              0.915    27.511    
                         clock uncertainty           -0.154    27.357    
    SLICE_X52Y89         FDCE (Setup_fdce_C_CE)      -0.205    27.152    design_2_i/SPI_ip_0/inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 16.331    

Slack (MET) :             16.331ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.073ns (32.671%)  route 2.211ns (67.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 26.597 - 20.000 ) 
    Source Clock Delay      (SCD):    7.537ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.641     7.537    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.419     7.956 r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.645    design_2_i/SPI_ip_0/inst/shift_count[3]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.322     8.967 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.434     9.401    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.733 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.089    10.821    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425    24.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510    25.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467    26.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X52Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[4]/C
                         clock pessimism              0.915    27.511    
                         clock uncertainty           -0.154    27.357    
    SLICE_X52Y89         FDCE (Setup_fdce_C_CE)      -0.205    27.152    design_2_i/SPI_ip_0/inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 16.331    

Slack (MET) :             16.331ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.073ns (32.671%)  route 2.211ns (67.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 26.597 - 20.000 ) 
    Source Clock Delay      (SCD):    7.537ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.641     7.537    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.419     7.956 r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.645    design_2_i/SPI_ip_0/inst/shift_count[3]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.322     8.967 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.434     9.401    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.733 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.089    10.821    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425    24.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510    25.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467    26.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X52Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[5]/C
                         clock pessimism              0.915    27.511    
                         clock uncertainty           -0.154    27.357    
    SLICE_X52Y89         FDCE (Setup_fdce_C_CE)      -0.205    27.152    design_2_i/SPI_ip_0/inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 16.331    

Slack (MET) :             16.331ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.073ns (32.671%)  route 2.211ns (67.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 26.597 - 20.000 ) 
    Source Clock Delay      (SCD):    7.537ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.641     7.537    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.419     7.956 r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.645    design_2_i/SPI_ip_0/inst/shift_count[3]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.322     8.967 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.434     9.401    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.733 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          1.089    10.821    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X52Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425    24.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510    25.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467    26.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X52Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[6]/C
                         clock pessimism              0.915    27.511    
                         clock uncertainty           -0.154    27.357    
    SLICE_X52Y89         FDCE (Setup_fdce_C_CE)      -0.205    27.152    design_2_i/SPI_ip_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 16.331    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.073ns (37.366%)  route 1.799ns (62.634%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 26.597 - 20.000 ) 
    Source Clock Delay      (SCD):    7.537ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.641     7.537    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.419     7.956 r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.645    design_2_i/SPI_ip_0/inst/shift_count[3]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.322     8.967 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.434     9.401    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.733 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.676    10.409    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425    24.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510    25.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467    26.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/C
                         clock pessimism              0.915    27.511    
                         clock uncertainty           -0.154    27.357    
    SLICE_X51Y89         FDCE (Setup_fdce_C_CE)      -0.205    27.152    design_2_i/SPI_ip_0/inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.073ns (37.366%)  route 1.799ns (62.634%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 26.597 - 20.000 ) 
    Source Clock Delay      (SCD):    7.537ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.641     7.537    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.419     7.956 r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.645    design_2_i/SPI_ip_0/inst/shift_count[3]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.322     8.967 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.434     9.401    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.733 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.676    10.409    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425    24.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510    25.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467    26.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[19]/C
                         clock pessimism              0.915    27.511    
                         clock uncertainty           -0.154    27.357    
    SLICE_X51Y89         FDCE (Setup_fdce_C_CE)      -0.205    27.152    design_2_i/SPI_ip_0/inst/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.073ns (37.366%)  route 1.799ns (62.634%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 26.597 - 20.000 ) 
    Source Clock Delay      (SCD):    7.537ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.641     7.537    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.419     7.956 r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.645    design_2_i/SPI_ip_0/inst/shift_count[3]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.322     8.967 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.434     9.401    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.733 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.676    10.409    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425    24.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510    25.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467    26.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/C
                         clock pessimism              0.915    27.511    
                         clock uncertainty           -0.154    27.357    
    SLICE_X51Y89         FDCE (Setup_fdce_C_CE)      -0.205    27.152    design_2_i/SPI_ip_0/inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.073ns (37.366%)  route 1.799ns (62.634%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 26.597 - 20.000 ) 
    Source Clock Delay      (SCD):    7.537ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.641     7.537    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.419     7.956 r  design_2_i/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.645    design_2_i/SPI_ip_0/inst/shift_count[3]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.322     8.967 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.434     9.401    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.733 r  design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.676    10.409    design_2_i/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    22.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    23.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425    24.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100    24.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510    25.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467    26.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[20]/C
                         clock pessimism              0.915    27.511    
                         clock uncertainty           -0.154    27.357    
    SLICE_X51Y89         FDCE (Setup_fdce_C_CE)      -0.205    27.152    design_2_i/SPI_ip_0/inst/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 16.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.213ns (37.600%)  route 0.353ns (62.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.557     2.488    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDPE                                         r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDPE (Prop_fdpe_C_Q)         0.164     2.652 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=40, routed)          0.353     3.006    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q[0]
    SLICE_X50Y91         LUT3 (Prop_lut3_I1_O)        0.049     3.055 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.055    design_2_i/SPI_ip_0/inst/shift_reg[8]
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/C
                         clock pessimism             -0.490     2.748    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.131     2.879    design_2_i/SPI_ip_0/inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.157%)  route 0.353ns (62.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.557     2.488    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDPE                                         r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDPE (Prop_fdpe_C_Q)         0.164     2.652 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=40, routed)          0.353     3.006    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q[0]
    SLICE_X50Y91         LUT3 (Prop_lut3_I1_O)        0.045     3.051 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.051    design_2_i/SPI_ip_0/inst/shift_reg[7]
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[7]/C
                         clock pessimism             -0.490     2.748    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.121     2.869    design_2_i/SPI_ip_0/inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.248%)  route 0.342ns (72.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.484    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.128     2.612 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.342     2.954    design_2_i/SPI_ip_0/inst/spi_rdata[6]
    SLICE_X48Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.825     3.242    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/C
                         clock pessimism             -0.490     2.752    
    SLICE_X48Y90         FDCE (Hold_fdce_C_D)         0.013     2.765    design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.484    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.141     2.625 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.113     2.739    design_2_i/SPI_ip_0/inst/spi_rdata[0]
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/C
                         clock pessimism             -0.754     2.484    
    SLICE_X51Y90         FDCE (Hold_fdce_C_D)         0.047     2.531    design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.552     2.483    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.128     2.611 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[20]/Q
                         net (fo=1, routed)           0.085     2.697    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][20]
    SLICE_X51Y89         LUT3 (Prop_lut3_I2_O)        0.101     2.798 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.798    design_2_i/SPI_ip_0/inst/shift_reg[21]
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.820     3.237    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[21]/C
                         clock pessimism             -0.754     2.483    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.105     2.588    design_2_i/SPI_ip_0/inst/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.484    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.148     2.632 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.093     2.725    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][16]
    SLICE_X50Y91         LUT3 (Prop_lut3_I2_O)        0.099     2.824 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.824    design_2_i/SPI_ip_0/inst/shift_reg[17]
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[17]/C
                         clock pessimism             -0.754     2.484    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.121     2.605    design_2_i/SPI_ip_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/read_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/read_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.557     2.488    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X46Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/read_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.148     2.636 r  design_2_i/SPI_ip_0/inst/read_count_reg[1]/Q
                         net (fo=4, routed)           0.103     2.739    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count_reg[1]
    SLICE_X46Y92         LUT6 (Prop_lut6_I3_O)        0.098     2.837 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[3]_i_2/O
                         net (fo=1, routed)           0.000     2.837    design_2_i/SPI_ip_0/inst/p_0_in__0[3]
    SLICE_X46Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/read_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.825     3.242    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X46Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/read_count_reg[3]/C
                         clock pessimism             -0.754     2.488    
    SLICE_X46Y92         FDCE (Hold_fdce_C_D)         0.121     2.609    design_2_i/SPI_ip_0/inst/read_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.484    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     2.625 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/Q
                         net (fo=1, routed)           0.156     2.782    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][11]
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.042     2.824 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.824    design_2_i/SPI_ip_0/inst/shift_reg[12]
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/C
                         clock pessimism             -0.754     2.484    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.107     2.591    design_2_i/SPI_ip_0/inst/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.552     2.483    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.141     2.624 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     2.783    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][1]
    SLICE_X51Y89         LUT3 (Prop_lut3_I2_O)        0.042     2.825 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.825    design_2_i/SPI_ip_0/inst/shift_reg[2]
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.820     3.237    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[2]/C
                         clock pessimism             -0.754     2.483    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.107     2.590    design_2_i/SPI_ip_0/inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.552     2.483    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.141     2.624 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.158     2.783    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][21]
    SLICE_X51Y89         LUT3 (Prop_lut3_I2_O)        0.043     2.826 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.826    design_2_i/SPI_ip_0/inst/shift_reg[22]
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.820     3.237    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[22]/C
                         clock pessimism             -0.754     2.483    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.107     2.590    design_2_i/SPI_ip_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/SPI_ip_0/inst/u_clkdiv2/clk_div2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X46Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X49Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X51Y91   design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X51Y91   design_2_i/SPI_ip_0/inst/shift_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X51Y91   design_2_i/SPI_ip_0/inst/shift_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X46Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X46Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X46Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X46Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y91   design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y92   design_2_i/SPI_ip_0/inst/read_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_4
  To Clock:  spi_clk_4

Setup :            0  Failing Endpoints,  Worst Slack       38.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.260ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (spi_clk_4 rise@40.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.580ns (35.926%)  route 1.034ns (64.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 44.067 - 40.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.364     3.744    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.518     4.262 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.369     4.631    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.456     5.087 f  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           1.034     6.122    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0/O
                         net (fo=1, routed)           0.000     6.246    design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0_n_0
    SLICE_X51Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    42.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    43.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.321    43.325    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.418    43.743 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.324    44.067    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism              0.564    44.631    
                         clock uncertainty           -0.154    44.477    
    SLICE_X51Y81         FDCE (Setup_fdce_C_D)        0.029    44.506    design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         44.506    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 38.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_4 rise@0.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.779%)  route 0.381ns (67.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.158     1.181    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.164     1.345 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.166     1.511    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.381     2.033    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.078 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0/O
                         net (fo=1, routed)           0.000     2.078    design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0_n_0
    SLICE_X51Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.179     1.532    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.204     1.736 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.189     1.925    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism             -0.414     1.511    
    SLICE_X51Y81         FDCE (Hold_fdce_C_D)         0.091     1.602    design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.476    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div4 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X51Y81  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X51Y81  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X51Y81  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X51Y81  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X51Y81  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_8
  To Clock:  spi_clk_8

Setup :            0  Failing Endpoints,  Worst Slack       78.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.735ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (spi_clk_8 rise@80.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.642ns (54.024%)  route 0.546ns (45.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 84.923 - 80.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.729ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.364     3.744    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.518     4.262 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.369     4.631    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.456     5.087 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.564     5.652    design_2_i/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X50Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.518     6.170 f  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=3, routed)           0.546     6.716    design_2_i/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.840 r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     6.840    design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X50Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    81.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458    82.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367    83.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.321    83.325    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.418    83.743 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.324    84.067    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.367    84.434 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.488    84.923    design_2_i/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X50Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism              0.729    85.652    
                         clock uncertainty           -0.154    85.498    
    SLICE_X50Y81         FDCE (Setup_fdce_C_D)        0.077    85.575    design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         85.575    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                 78.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_8 rise@0.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.596%)  route 0.188ns (47.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.158     1.181    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.164     1.345 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.166     1.511    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.231     1.883    design_2_i/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X50Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.164     2.047 f  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=3, routed)           0.188     2.236    design_2_i/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.281 r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     2.281    design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X50Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.179     1.532    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.204     1.736 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.189     1.925    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.175     2.100 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.264     2.365    design_2_i/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X50Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism             -0.481     1.883    
    SLICE_X50Y81         FDCE (Hold_fdce_C_D)         0.120     2.003    design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_8
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div8 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X50Y81  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X50Y81  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X50Y81  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X50Y81  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X50Y81  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  txclk
  To Clock:  txclk

Setup :            0  Failing Endpoints,  Worst Slack        2.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DSYNC
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        11.980ns  (logic 3.330ns (27.798%)  route 8.650ns (72.202%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 24.679 - 20.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    1.678ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.647     9.746    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X45Y26         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456    10.202 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[2]/Q
                         net (fo=5, routed)           0.879    11.081    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg_n_0_[2]
    SLICE_X45Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.205 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1/O
                         net (fo=5, routed)           1.323    12.528    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1_n_0
    SLICE_X48Y35         LUT5 (Prop_lut5_I0_O)        0.124    12.652 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=7, routed)           6.447    19.099    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    21.725 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    21.725    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.678    26.357    
                         clock uncertainty           -0.154    26.203    
                         output delay                -2.000    24.203    
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -21.725    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTX
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        10.365ns  (logic 3.230ns (31.165%)  route 7.135ns (68.835%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 24.679 - 20.000 ) 
    Source Clock Delay      (SCD):    9.743ns
    Clock Pessimism Removal (CPR):    1.678ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.644     9.743    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y25         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456    10.199 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           3.216    13.415    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.124    13.539 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           3.919    17.457    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         2.650    20.108 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000    20.108    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.678    26.357    
                         clock uncertainty           -0.154    26.203    
                         output delay                -2.000    24.203    
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -20.108    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED2
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 4.297ns (51.436%)  route 4.057ns (48.564%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 24.679 - 20.000 ) 
    Source Clock Delay      (SCD):    9.976ns
    Clock Pessimism Removal (CPR):    1.678ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.877     9.976    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y39        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDCE (Prop_fdce_C_Q)         0.518    10.494 r  design_2_i/led_driver_0/inst/micro_count_reg[7]/Q
                         net (fo=2, routed)           0.978    11.472    design_2_i/led_driver_0/inst/micro_count_reg[7]
    SLICE_X113Y40        LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  design_2_i/led_driver_0/inst/led0_INST_0_i_3/O
                         net (fo=4, routed)           1.273    12.868    design_2_i/led_driver_0/inst/led0_INST_0_i_3_n_0
    SLICE_X113Y43        LUT6 (Prop_lut6_I4_O)        0.124    12.992 r  design_2_i/led_driver_0/inst/led0_INST_0/O
                         net (fo=1, routed)           1.807    14.799    LED2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    18.330 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    18.330    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.678    26.357    
                         clock uncertainty           -0.154    26.203    
                         output delay                -2.000    24.203    
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -18.330    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED4
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 4.303ns (52.372%)  route 3.913ns (47.628%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 24.679 - 20.000 ) 
    Source Clock Delay      (SCD):    9.976ns
    Clock Pessimism Removal (CPR):    1.678ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.877     9.976    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y39        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDCE (Prop_fdce_C_Q)         0.518    10.494 r  design_2_i/led_driver_0/inst/micro_count_reg[7]/Q
                         net (fo=2, routed)           0.978    11.472    design_2_i/led_driver_0/inst/micro_count_reg[7]
    SLICE_X113Y40        LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  design_2_i/led_driver_0/inst/led0_INST_0_i_3/O
                         net (fo=4, routed)           1.265    12.860    design_2_i/led_driver_0/inst/led0_INST_0_i_3_n_0
    SLICE_X113Y43        LUT6 (Prop_lut6_I4_O)        0.124    12.984 r  design_2_i/led_driver_0/inst/led2_INST_0/O
                         net (fo=1, routed)           1.670    14.655    LED4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537    18.192 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    18.192    LED4
    V22                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.678    26.357    
                         clock uncertainty           -0.154    26.203    
                         output delay                -2.000    24.203    
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -18.192    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED5
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        8.194ns  (logic 4.297ns (52.444%)  route 3.896ns (47.556%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 24.679 - 20.000 ) 
    Source Clock Delay      (SCD):    9.976ns
    Clock Pessimism Removal (CPR):    1.678ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.877     9.976    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y39        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDCE (Prop_fdce_C_Q)         0.518    10.494 r  design_2_i/led_driver_0/inst/micro_count_reg[7]/Q
                         net (fo=2, routed)           0.978    11.472    design_2_i/led_driver_0/inst/micro_count_reg[7]
    SLICE_X113Y40        LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  design_2_i/led_driver_0/inst/led0_INST_0_i_3/O
                         net (fo=4, routed)           1.260    12.855    design_2_i/led_driver_0/inst/led0_INST_0_i_3_n_0
    SLICE_X113Y43        LUT6 (Prop_lut6_I4_O)        0.124    12.979 r  design_2_i/led_driver_0/inst/led3_INST_0/O
                         net (fo=1, routed)           1.659    14.638    LED5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531    18.169 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000    18.169    LED5
    W22                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.678    26.357    
                         clock uncertainty           -0.154    26.203    
                         output delay                -2.000    24.203    
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -18.169    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED3
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 4.296ns (53.177%)  route 3.782ns (46.823%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 24.679 - 20.000 ) 
    Source Clock Delay      (SCD):    9.977ns
    Clock Pessimism Removal (CPR):    1.678ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.878     9.977    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y41        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518    10.495 r  design_2_i/led_driver_0/inst/micro_count_reg[14]/Q
                         net (fo=2, routed)           0.857    11.351    design_2_i/led_driver_0/inst/micro_count_reg[14]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.124    11.475 r  design_2_i/led_driver_0/inst/led0_INST_0_i_2/O
                         net (fo=4, routed)           1.116    12.591    design_2_i/led_driver_0/inst/led0_INST_0_i_2_n_0
    SLICE_X113Y43        LUT6 (Prop_lut6_I3_O)        0.124    12.715 r  design_2_i/led_driver_0/inst/led1_INST_0/O
                         net (fo=1, routed)           1.810    14.525    LED3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530    18.055 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    18.055    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.678    26.357    
                         clock uncertainty           -0.154    26.203    
                         output delay                -2.000    24.203    
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -18.055    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             13.821ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.730ns (12.853%)  route 4.950ns (87.147%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.745ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.646     9.745    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y26         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    10.201 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=62, routed)          1.193    11.393    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/tx_fifo_tready_t
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5_i_1/O
                         net (fo=48, routed)          3.111    14.628    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_18_23/ADDRB2
    SLICE_X42Y7          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    14.778 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMB/O
                         net (fo=1, routed)           0.646    15.424    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[20]
    SLICE_X43Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X43Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[20]/C
                         clock pessimism              2.049    29.705    
                         clock uncertainty           -0.154    29.550    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)       -0.305    29.245    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[20]
  -------------------------------------------------------------------
                         required time                         29.245    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 13.821    

Slack (MET) :             13.878ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.728ns (12.868%)  route 4.930ns (87.132%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 27.656 - 20.000 ) 
    Source Clock Delay      (SCD):    9.745ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.646     9.745    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y26         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    10.201 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=62, routed)          1.193    11.393    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/tx_fifo_tready_t
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5_i_1/O
                         net (fo=48, routed)          3.113    14.630    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_18_23/ADDRA2
    SLICE_X42Y7          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    14.778 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMA/O
                         net (fo=1, routed)           0.624    15.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[18]
    SLICE_X43Y6          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.492    27.656    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X43Y6          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[18]/C
                         clock pessimism              2.049    29.706    
                         clock uncertainty           -0.154    29.551    
    SLICE_X43Y6          FDRE (Setup_fdre_C_D)       -0.271    29.280    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[18]
  -------------------------------------------------------------------
                         required time                         29.280    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                 13.878    

Slack (MET) :             14.205ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.733ns (13.745%)  route 4.600ns (86.255%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.745ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.646     9.745    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y26         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    10.201 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=62, routed)          1.193    11.393    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/tx_fifo_tready_t
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5_i_1/O
                         net (fo=48, routed)          2.884    14.401    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_18_23/ADDRC2
    SLICE_X42Y7          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    14.554 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMC/O
                         net (fo=1, routed)           0.524    15.077    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[22]
    SLICE_X43Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X43Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[22]/C
                         clock pessimism              2.049    29.705    
                         clock uncertainty           -0.154    29.550    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)       -0.268    29.282    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[22]
  -------------------------------------------------------------------
                         required time                         29.282    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                 14.205    

Slack (MET) :             14.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.704ns (13.032%)  route 4.698ns (86.968%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.745ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.646     9.745    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y26         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    10.201 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=62, routed)          1.193    11.393    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/tx_fifo_tready_t
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.517 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5_i_1/O
                         net (fo=48, routed)          2.884    14.401    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_18_23/ADDRC2
    SLICE_X42Y7          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    14.525 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.622    15.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[23]
    SLICE_X43Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X43Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[23]/C
                         clock pessimism              2.049    29.705    
                         clock uncertainty           -0.154    29.550    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)       -0.058    29.492    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.492    
                         arrival time                         -15.146    
  -------------------------------------------------------------------
                         slack                                 14.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    1.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.552     2.939    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X51Y15         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     3.080 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[42]/Q
                         net (fo=2, routed)           0.068     3.148    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/DIA0
    SLICE_X50Y15         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.817     4.197    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/WCLK
    SLICE_X50Y15         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMA/CLK
                         clock pessimism             -1.244     2.952    
    SLICE_X50Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.099    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    1.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.552     2.939    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X51Y15         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.128     3.067 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/Q
                         net (fo=2, routed)           0.059     3.126    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/DIC0
    SLICE_X50Y15         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.817     4.197    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/WCLK
    SLICE_X50Y15         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/CLK
                         clock pessimism             -1.244     2.952    
    SLICE_X50Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     3.042    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_wr_ptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.495%)  route 0.233ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.191ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.549     2.936    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.128     3.064 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/Q
                         net (fo=11, routed)          0.233     3.297    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_s_bin[3]
    SLICE_X51Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_wr_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.811     4.191    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X51Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_wr_ptr_reg[3]/C
                         clock pessimism             -0.997     3.194    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.017     3.211    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.079%)  route 0.130ns (47.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    1.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.558     2.945    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X49Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDCE (Prop_fdce_C_Q)         0.141     3.086 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[18]/Q
                         net (fo=2, routed)           0.130     3.216    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/DIA0
    SLICE_X46Y8          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.826     4.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/WCLK
    SLICE_X46Y8          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -1.225     2.980    
    SLICE_X46Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.127    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.412%)  route 0.133ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    1.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.555     2.942    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y13         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.141     3.083 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/Q
                         net (fo=2, routed)           0.133     3.217    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/DIA0
    SLICE_X46Y13         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.822     4.202    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X46Y13         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -1.225     2.976    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.123    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_wr_ptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.226ns (51.094%)  route 0.216ns (48.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.191ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.549     2.936    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.128     3.064 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/Q
                         net (fo=11, routed)          0.216     3.281    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr_s_bin[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.098     3.379 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/last_sampled_wr_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.379    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_s_bin[2]
    SLICE_X52Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_wr_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.811     4.191    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X52Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_wr_ptr_reg[2]/C
                         clock pessimism             -0.997     3.194    
    SLICE_X52Y21         FDCE (Hold_fdce_C_D)         0.091     3.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    1.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.558     2.945    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X47Y10         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141     3.086 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[26]/Q
                         net (fo=2, routed)           0.112     3.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/DIB0
    SLICE_X46Y10         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.825     4.205    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/WCLK
    SLICE_X46Y10         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMB/CLK
                         clock pessimism             -1.246     2.958    
    SLICE_X46Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     3.104    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    1.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.558     2.945    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X47Y11         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDCE (Prop_fdce_C_Q)         0.141     3.086 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/Q
                         net (fo=2, routed)           0.110     3.196    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_6_11/DIC0
    SLICE_X46Y11         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.825     4.205    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_6_11/WCLK
    SLICE_X46Y11         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -1.246     2.958    
    SLICE_X46Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     3.102    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.231%)  route 0.134ns (48.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    1.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.558     2.945    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141     3.086 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[20]/Q
                         net (fo=2, routed)           0.134     3.221    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/DIB0
    SLICE_X46Y8          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.826     4.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/WCLK
    SLICE_X46Y8          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMB/CLK
                         clock pessimism             -1.225     2.980    
    SLICE_X46Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     3.126    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.219%)  route 0.134ns (48.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    1.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.558     2.945    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y7          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.141     3.086 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[2]/Q
                         net (fo=2, routed)           0.134     3.221    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/DIB0
    SLICE_X46Y7          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.826     4.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/WCLK
    SLICE_X46Y7          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -1.225     2.980    
    SLICE_X46Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     3.126    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X48Y26   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X48Y25   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X48Y26   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X44Y26   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X44Y26   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X45Y26   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X45Y26   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X45Y26   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X44Y26   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y7    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.716ns (38.742%)  route 1.132ns (61.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.536    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.419     7.955 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           1.132     9.087    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.297     9.384 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     9.384    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X51Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.463    12.642    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X51Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.115    12.757    
                         clock uncertainty           -0.154    12.603    
    SLICE_X51Y88         FDRE (Setup_fdre_C_D)        0.031    12.634    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.580ns (33.903%)  route 1.131ns (66.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.536    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     7.992 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/Q
                         net (fo=2, routed)           1.131     9.123    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[2]
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.247    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.464    12.643    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)        0.081    12.685    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.580ns (41.440%)  route 0.820ns (58.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.651     7.547    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.456     8.003 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[8]/Q
                         net (fo=2, routed)           0.820     8.823    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[8]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.947 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     8.947    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.476    12.655    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.115    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.031    12.647    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.693%)  route 0.811ns (58.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.651     7.547    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.456     8.003 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/Q
                         net (fo=2, routed)           0.811     8.814    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[7]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.938 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     8.938    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X48Y89         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.475    12.654    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y89         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.029    12.644    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.689%)  route 0.811ns (58.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    7.549ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.653     7.549    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     8.005 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.811     8.816    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.940 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     8.940    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.476    12.655    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.115    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.031    12.647    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.580ns (41.452%)  route 0.819ns (58.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.536    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     7.992 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.819     8.811    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.935 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.935    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.464    12.643    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)        0.079    12.683    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.715ns (52.265%)  route 0.653ns (47.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.536    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.419     7.955 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.653     8.608    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[5]
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.296     8.904 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     8.904    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.464    12.643    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)        0.079    12.683    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.580ns (44.786%)  route 0.715ns (55.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.640     7.536    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     7.992 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[3]/Q
                         net (fo=2, routed)           0.715     8.707    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[3]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.831 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.831    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X51Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.463    12.642    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X51Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.115    12.757    
                         clock uncertainty           -0.154    12.603    
    SLICE_X51Y88         FDRE (Setup_fdre_C_D)        0.029    12.632    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.580ns (46.700%)  route 0.662ns (53.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.651     7.547    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.456     8.003 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.662     8.665    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[11]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.789 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     8.789    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.476    12.655    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.115    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)        0.029    12.645    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.580ns (47.023%)  route 0.653ns (52.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630     2.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456     3.380 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.715     5.095    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.576     5.795    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.896 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.651     7.547    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.456     8.003 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.653     8.657    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[9]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.781 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     8.781    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.476    12.655    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.115    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)        0.032    12.648    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  3.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.484    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.141     2.625 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.152     2.778    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[1]
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.823 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.823    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.819     1.185    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.120     1.275    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.971%)  route 0.165ns (47.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.487    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X49Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.141     2.628 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.165     2.794    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[10]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.839 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.839    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.091     1.250    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.593ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.090%)  route 0.127ns (35.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.484    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.128     2.612 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/Q
                         net (fo=2, routed)           0.127     2.740    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[4]
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.099     2.839 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.839    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X51Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.818     1.184    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X51Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.030     1.154    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.092     1.246    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.316%)  route 0.170ns (47.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.557     2.488    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     2.629 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/Q
                         net (fo=2, routed)           0.170     2.799    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[14]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.045     2.844 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     2.844    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.632ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.121%)  route 0.209ns (52.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.557     2.488    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     2.629 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.209     2.838    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[12]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.045     2.883 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.883    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.072%)  route 0.209ns (52.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.557     2.488    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     2.629 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.209     2.839    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.884 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.884    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X47Y93         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.824     1.190    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y93         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.091     1.251    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.226ns (51.479%)  route 0.213ns (48.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.484    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.128     2.612 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.213     2.825    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[5]
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.098     2.923 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.923    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.819     1.185    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.121     1.276    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.349%)  route 0.253ns (57.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.553     2.484    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.141     2.625 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.253     2.879    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.924 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.924    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.819     1.185    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.121     1.276    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.345%)  route 0.233ns (55.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.487    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141     2.628 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.233     2.862    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[9]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.045     2.907 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.907    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092     1.251    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.359%)  route 0.243ns (56.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.624     1.646    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.214     1.906    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.932 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.487    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141     2.628 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.243     2.871    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[11]
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.045     2.916 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.916    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.030     1.159    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.091     1.250    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.666    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 0.580ns (7.321%)  route 7.342ns (92.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          4.016     7.417    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.541 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=17, routed)          3.326    10.867    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]_0
    SLICE_X66Y93         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.541    12.720    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y93         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.361    12.334    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 0.580ns (7.321%)  route 7.342ns (92.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          4.016     7.417    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.541 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=17, routed)          3.326    10.867    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]_0
    SLICE_X66Y93         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.541    12.720    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y93         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.361    12.334    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 0.580ns (7.321%)  route 7.342ns (92.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          4.016     7.417    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.541 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=17, routed)          3.326    10.867    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]_0
    SLICE_X66Y93         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.541    12.720    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y93         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.376    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 0.580ns (7.321%)  route 7.342ns (92.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          4.016     7.417    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.541 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=17, routed)          3.326    10.867    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]_0
    SLICE_X66Y93         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.541    12.720    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y93         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.376    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 0.580ns (7.321%)  route 7.342ns (92.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          4.016     7.417    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.541 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=17, routed)          3.326    10.867    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]_0
    SLICE_X66Y93         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.541    12.720    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y93         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.376    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/m00_data_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 0.580ns (7.731%)  route 6.922ns (92.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.386     6.787    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=264, routed)         3.537    10.447    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X33Y17         FDCE                                         f  design_2_i/TxFIFO/inst/m00_data_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.487    12.667    design_2_i/TxFIFO/inst/clk
    SLICE_X33Y17         FDCE                                         r  design_2_i/TxFIFO/inst/m00_data_reg_reg[9]/C
                         clock pessimism              0.115    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X33Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.222    design_2_i/TxFIFO/inst/m00_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.580ns (7.741%)  route 6.913ns (92.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.386     6.787    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=264, routed)         3.527    10.438    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X40Y19         FDCE                                         f  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.484    12.663    design_2_i/TxFIFO/inst/clk
    SLICE_X40Y19         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[1]_rep__0/C
                         clock pessimism              0.115    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X40Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.219    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.580ns (7.741%)  route 6.913ns (92.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.386     6.787    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X41Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.911 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=264, routed)         3.527    10.438    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X40Y19         FDCE                                         f  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.484    12.663    design_2_i/TxFIFO/inst/clk
    SLICE_X40Y19         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[1]_rep__4/C
                         clock pessimism              0.115    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X40Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.219    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/rd_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 0.580ns (7.758%)  route 6.897ns (92.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.763     5.164    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rst_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.288 f  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/full_i_2/O
                         net (fo=172, routed)         5.134    10.422    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_1
    SLICE_X31Y8          FDCE                                         f  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.570    12.750    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[4]/C
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X31Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.305    design_2_i/RxFIFO/inst/rd_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 0.580ns (7.758%)  route 6.897ns (92.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.763     5.164    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rst_n
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.288 f  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/full_i_2/O
                         net (fo=172, routed)         5.134    10.422    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_1
    SLICE_X31Y8          FDCE                                         f  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.570    12.750    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/C
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X31Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.305    design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  1.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.187ns (28.685%)  route 0.465ns (71.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.274     1.539    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_1
    SLICE_X51Y23         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.810     1.176    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X51Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.154     0.987    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.187ns (28.685%)  route 0.465ns (71.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.274     1.539    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_1
    SLICE_X51Y23         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.810     1.176    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X51Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[3]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y23         FDCE (Remov_fdce_C_CLR)     -0.154     0.987    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.187ns (23.948%)  route 0.594ns (76.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.403     1.668    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X50Y24         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.809     1.175    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X50Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[3]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.129     1.011    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.187ns (23.948%)  route 0.594ns (76.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.403     1.668    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X50Y24         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.809     1.175    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X50Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[0]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.129     1.011    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.187ns (23.948%)  route 0.594ns (76.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.403     1.668    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X50Y24         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.809     1.175    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X50Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[2]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.129     1.011    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.187ns (23.948%)  route 0.594ns (76.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.403     1.668    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X50Y24         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.809     1.175    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X50Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[3]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.129     1.011    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.187ns (23.948%)  route 0.594ns (76.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.403     1.668    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X51Y24         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.809     1.175    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X51Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[0]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y24         FDCE (Remov_fdce_C_CLR)     -0.154     0.986    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.187ns (23.948%)  route 0.594ns (76.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.403     1.668    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X51Y24         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.809     1.175    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X51Y24         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[1]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y24         FDCE (Remov_fdce_C_CLR)     -0.154     0.986    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/last_sampled_rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.187ns (30.823%)  route 0.420ns (69.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.229     1.494    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_1
    SLICE_X48Y23         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X48Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X48Y23         FDCE (Remov_fdce_C_CLR)     -0.154     0.762    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.187ns (30.823%)  route 0.420ns (69.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.552     0.888    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.191     1.220    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.046     1.266 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.229     1.494    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_1
    SLICE_X48Y23         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X48Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X48Y23         FDCE (Remov_fdce_C_CLR)     -0.154     0.762    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txclk
  To Clock:  txclk

Setup :            0  Failing Endpoints,  Worst Slack       14.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615    14.543    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/C
                         clock pessimism              1.949    29.604    
                         clock uncertainty           -0.154    29.450    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.405    29.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615    14.543    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/C
                         clock pessimism              1.949    29.604    
                         clock uncertainty           -0.154    29.450    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.405    29.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615    14.543    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/C
                         clock pessimism              1.949    29.604    
                         clock uncertainty           -0.154    29.450    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.405    29.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615    14.543    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/C
                         clock pessimism              1.949    29.604    
                         clock uncertainty           -0.154    29.450    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.405    29.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615    14.543    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/C
                         clock pessimism              1.949    29.604    
                         clock uncertainty           -0.154    29.450    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.405    29.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns = ( 27.655 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615    14.543    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491    27.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/C
                         clock pessimism              1.949    29.604    
                         clock uncertainty           -0.154    29.450    
    SLICE_X39Y8          FDCE (Recov_fdce_C_CLR)     -0.405    29.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.620ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[30]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.580ns (12.613%)  route 4.018ns (87.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.654ns = ( 27.654 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.496    14.424    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X43Y9          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.490    27.654    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y9          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[30]/C
                         clock pessimism              1.949    29.603    
                         clock uncertainty           -0.154    29.449    
    SLICE_X43Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.044    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         29.044    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                 14.620    

Slack (MET) :             14.620ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[31]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.580ns (12.613%)  route 4.018ns (87.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.654ns = ( 27.654 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.496    14.424    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X43Y9          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.490    27.654    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y9          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[31]/C
                         clock pessimism              1.949    29.603    
                         clock uncertainty           -0.154    29.449    
    SLICE_X43Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.044    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         29.044    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                 14.620    

Slack (MET) :             14.620ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[32]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.580ns (12.613%)  route 4.018ns (87.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.654ns = ( 27.654 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.496    14.424    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X43Y9          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.490    27.654    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y9          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[32]/C
                         clock pessimism              1.949    29.603    
                         clock uncertainty           -0.154    29.449    
    SLICE_X43Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.044    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         29.044    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                 14.620    

Slack (MET) :             14.620ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[33]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.580ns (12.613%)  route 4.018ns (87.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.654ns = ( 27.654 - 20.000 ) 
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    1.949ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124    11.928 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.496    14.424    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X43Y9          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047    23.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100    23.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168    23.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627    24.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558    24.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394    26.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.490    27.654    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y9          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[33]/C
                         clock pessimism              1.949    29.603    
                         clock uncertainty           -0.154    29.449    
    SLICE_X43Y9          FDCE (Recov_fdce_C_CLR)     -0.405    29.044    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         29.044    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                 14.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.207ns (25.534%)  route 0.604ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.385     3.744    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]_0
    SLICE_X49Y21         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/C
                         clock pessimism             -0.997     3.198    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.158     3.040    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.207ns (25.534%)  route 0.604ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.385     3.744    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]_0
    SLICE_X49Y21         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/C
                         clock pessimism             -0.997     3.198    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.158     3.040    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.207ns (25.534%)  route 0.604ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.385     3.744    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]_0
    SLICE_X49Y21         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/C
                         clock pessimism             -0.997     3.198    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.158     3.040    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[0]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.207ns (25.534%)  route 0.604ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.385     3.744    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]_0
    SLICE_X49Y21         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[0]/C
                         clock pessimism             -0.997     3.198    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.158     3.040    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[2]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.207ns (25.534%)  route 0.604ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.385     3.744    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]_0
    SLICE_X49Y21         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[2]/C
                         clock pessimism             -0.997     3.198    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.158     3.040    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.207ns (25.534%)  route 0.604ns (74.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.385     3.744    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]_0
    SLICE_X49Y21         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]/C
                         clock pessimism             -0.997     3.198    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.158     3.040    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_2stg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.207ns (25.325%)  route 0.610ns (74.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.194ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.391     3.751    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y22         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.814     4.194    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X49Y22         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/C
                         clock pessimism             -0.997     3.197    
    SLICE_X49Y22         FDCE (Remov_fdce_C_CLR)     -0.158     3.039    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.207ns (25.325%)  route 0.610ns (74.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.194ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.391     3.751    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y22         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.814     4.194    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X49Y22         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
                         clock pessimism             -0.997     3.197    
    SLICE_X49Y22         FDCE (Remov_fdce_C_CLR)     -0.158     3.039    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.207ns (23.705%)  route 0.666ns (76.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.447     3.807    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y23         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.812     4.192    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X49Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/C
                         clock pessimism             -0.997     3.195    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.158     3.037    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[1]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.207ns (23.705%)  route 0.666ns (76.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.546     2.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X50Y27         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     3.097 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.219     3.316    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.043     3.359 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1__0/O
                         net (fo=21, routed)          0.447     3.807    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X49Y23         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.812     4.192    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X49Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[1]/C
                         clock pessimism             -0.997     3.195    
    SLICE_X49Y23         FDCE (Remov_fdce_C_CLR)     -0.158     3.037    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.770    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.142ns  (logic 0.124ns (5.790%)  route 2.018ns (94.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.018     2.018    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124     2.142 r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.142    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y102        FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.653     2.832    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.045ns (5.271%)  route 0.809ns (94.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.809     0.809    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.854 r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.854    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y102        FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.911     1.277    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.610ns (14.093%)  route 3.718ns (85.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.146     6.607    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.154     6.761 f  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.333    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y74         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.462     2.641    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y74         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.610ns (14.093%)  route 3.718ns (85.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.146     6.607    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.154     6.761 f  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.333    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y74         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.462     2.641    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y74         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.610ns (14.093%)  route 3.718ns (85.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.146     6.607    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.154     6.761 f  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.333    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y74         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.462     2.641    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y74         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 0.580ns (13.597%)  route 3.686ns (86.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.146     6.607    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.731 f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     7.271    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y74         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.462     2.641    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y74         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 0.580ns (13.597%)  route 3.686ns (86.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.146     6.607    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.731 f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     7.271    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y74         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.462     2.641    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y74         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 0.580ns (13.597%)  route 3.686ns (86.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.146     6.607    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.731 f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     7.271    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y74         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.462     2.641    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y74         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.957ns  (logic 0.580ns (14.658%)  route 3.377ns (85.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.758     6.219    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.343 f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.619     6.962    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y44         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.494     2.673    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y44         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.957ns  (logic 0.580ns (14.658%)  route 3.377ns (85.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.758     6.219    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.343 f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.619     6.962    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y44         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.494     2.673    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y44         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.957ns  (logic 0.580ns (14.658%)  route 3.377ns (85.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.758     6.219    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.343 f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.619     6.962    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y44         FDCE                                         f  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.494     2.673    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y44         FDCE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 0.610ns (16.961%)  route 2.987ns (83.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.711     3.005    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y87         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.343     5.804    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X68Y45         LUT1 (Prop_lut1_I0_O)        0.154     5.958 f  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.644     6.602    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X68Y45         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.558     2.737    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X68Y45         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.554     0.890    design_2_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X51Y36         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.111     1.142    design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X51Y36         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.820     1.186    design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.556     0.892    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X39Y56         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.138     1.171    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X39Y56         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.824     1.190    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X39Y56         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.848%)  route 0.178ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.555     0.891    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X39Y58         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.178     1.196    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X39Y55         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.824     1.190    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X39Y55         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.740%)  route 0.233ns (62.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.547     0.883    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.233     1.256    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X43Y77         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.811     1.177    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X43Y77         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.238%)  route 0.228ns (61.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.562     0.898    design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X39Y46         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.228     1.266    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X41Y42         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.828     1.194    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X41Y42         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.848%)  route 0.248ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.581     0.917    design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X54Y42         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     1.081 r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.248     1.328    design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X54Y48         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.851     1.217    design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X54Y48         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.918%)  route 0.301ns (68.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.557     0.893    design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X53Y41         FDRE                                         r  design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.301     1.334    design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X51Y49         FDRE                                         r  design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.826     1.192    design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X51Y49         FDRE                                         r  design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.741%)  route 0.295ns (64.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.581     0.917    design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X54Y42         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     1.081 r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.295     1.375    design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X54Y42         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.849     1.215    design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X54Y42         FDRE                                         r  design_2_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.465%)  route 0.372ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X43Y77         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.372     1.395    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X43Y70         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.813     1.179    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.128ns (18.296%)  route 0.572ns (81.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.553     0.889    design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X51Y51         FDRE                                         r  design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.572     1.588    design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X53Y41         FDRE                                         r  design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.824     1.190    design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  design_2_i/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.521ns  (logic 0.225ns (4.977%)  route 4.296ns (95.024%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns
    Source Clock Delay      (SCD):    6.357ns = ( 16.357 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649    12.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    13.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130    14.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000    14.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    14.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736    15.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691    16.357 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641    17.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.099 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         2.315    20.414    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    20.538 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_i_1/O
                         net (fo=1, routed)           0.341    20.878    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/D0
    SLICE_X46Y82         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C

Slack:                    inf
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.793ns  (logic 0.604ns (21.622%)  route 2.189ns (78.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.148    11.952 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sync_1stg[0]_i_1__0/O
                         net (fo=2, routed)           0.667    12.619    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/tx_rstn0
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.482     2.661    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.604ns  (logic 0.604ns (23.194%)  route 2.000ns (76.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    9.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.727     9.826    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X70Y38         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    10.282 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.522    11.804    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.148    11.952 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/sync_1stg[0]_i_1__0/O
                         net (fo=2, routed)           0.478    12.430    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/tx_rstn0
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.482     2.661    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X49Y29         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 1.336ns (66.604%)  route 0.670ns (33.396%))
  Logic Levels:           0  
  Clock Path Skew:        -7.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    9.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.660     9.759    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/WCLK
    SLICE_X42Y13         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    11.095 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC/O
                         net (fo=1, routed)           0.670    11.764    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[40]
    SLICE_X43Y17         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.487     2.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X43Y17         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[40]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 1.336ns (66.789%)  route 0.664ns (33.211%))
  Logic Levels:           0  
  Clock Path Skew:        -7.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    9.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.663     9.762    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/WCLK
    SLICE_X46Y10         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    11.098 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMC/O
                         net (fo=1, routed)           0.664    11.762    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[28]
    SLICE_X49Y13         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.488     2.667    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X49Y13         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[28]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 1.343ns (68.589%)  route 0.615ns (31.411%))
  Logic Levels:           0  
  Clock Path Skew:        -7.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    9.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.664     9.763    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/WCLK
    SLICE_X46Y7          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    11.106 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.615    11.721    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[2]
    SLICE_X47Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.493     2.672    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X47Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 1.344ns (68.674%)  route 0.613ns (31.326%))
  Logic Levels:           0  
  Clock Path Skew:        -7.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    9.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.664     9.763    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/WCLK
    SLICE_X46Y7          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    11.107 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.613    11.720    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[0]
    SLICE_X44Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.493     2.672    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X44Y7          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 1.336ns (68.436%)  route 0.616ns (31.564%))
  Logic Levels:           0  
  Clock Path Skew:        -7.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    9.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.646     9.745    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/WCLK
    SLICE_X50Y15         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    11.081 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/O
                         net (fo=1, routed)           0.616    11.697    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[46]
    SLICE_X51Y17         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.474     2.653    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X51Y17         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[46]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 1.314ns (68.118%)  route 0.615ns (31.882%))
  Logic Levels:           0  
  Clock Path Skew:        -7.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    9.763ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.664     9.763    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/WCLK
    SLICE_X46Y7          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314    11.077 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.615    11.692    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[5]
    SLICE_X47Y8          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.493     2.672    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X47Y8          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 1.317ns (68.210%)  route 0.614ns (31.790%))
  Logic Levels:           0  
  Clock Path Skew:        -7.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    9.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130     4.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     4.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736     5.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691     6.357 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641     7.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.099 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.660     9.759    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X46Y13         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    11.076 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.614    11.689    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[15]
    SLICE_X47Y17         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.486     2.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X47Y17         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.757%)  route 0.142ns (50.243%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.547     2.934    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X49Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDCE (Prop_fdce_C_Q)         0.141     3.075 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/Q
                         net (fo=7, routed)           0.142     3.218    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[0]
    SLICE_X48Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X48Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.331%)  route 0.158ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.962    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X54Y16         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.148     3.110 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[2]/Q
                         net (fo=7, routed)           0.158     3.269    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]_0[2]
    SLICE_X54Y17         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X54Y17         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.571%)  route 0.154ns (48.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.962    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X54Y16         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     3.126 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[0]/Q
                         net (fo=7, routed)           0.154     3.280    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]_0[0]
    SLICE_X55Y17         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X55Y17         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.373%)  route 0.234ns (64.627%))
  Logic Levels:           0  
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.549     2.936    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X49Y22         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.128     3.064 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/Q
                         net (fo=8, routed)           0.234     3.298    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[3]
    SLICE_X51Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.810     1.176    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X51Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.775%)  route 0.194ns (54.225%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.962    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X54Y16         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     3.126 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[1]/Q
                         net (fo=7, routed)           0.194     3.321    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]_0[1]
    SLICE_X55Y17         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X55Y17         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.846%)  route 0.262ns (67.154%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.547     2.934    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X49Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDCE (Prop_fdce_C_Q)         0.128     3.062 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[1]/Q
                         net (fo=8, routed)           0.262     3.324    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[1]
    SLICE_X48Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X48Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.374%)  route 0.219ns (59.626%))
  Logic Levels:           0  
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.962    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X54Y16         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.148     3.110 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[3]/Q
                         net (fo=7, routed)           0.219     3.329    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]_0
    SLICE_X54Y17         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X54Y17         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.071ns (4.454%)  route 1.523ns (95.546%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.784     3.171    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.045     3.216 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_i_1/O
                         net (fo=1, routed)           0.118     3.334    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/D0
    SLICE_X46Y82         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.094     1.460    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.056     1.516 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.516    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.078     1.594 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     1.933    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.362%)  route 0.269ns (65.638%))
  Logic Levels:           0  
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.549     2.936    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X49Y22         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     3.077 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/Q
                         net (fo=8, routed)           0.269     3.347    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[2]
    SLICE_X48Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.814     1.180    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X48Y23         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.386ns (87.391%)  route 0.056ns (12.609%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.556     2.943    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X46Y13         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     3.329 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMC_D1/O
                         net (fo=1, routed)           0.056     3.385    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[17]
    SLICE_X47Y13         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.824     1.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X47Y13         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.273%)  route 2.594ns (81.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.631     6.119    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X48Y93         FDCE                                         f  design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.480     6.610    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.273%)  route 2.594ns (81.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.631     6.119    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X48Y93         FDCE                                         f  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.480     6.610    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.273%)  route 2.594ns (81.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.631     6.119    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X48Y93         FDCE                                         f  design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.480     6.610    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.273%)  route 2.594ns (81.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.631     6.119    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X48Y93         FDCE                                         f  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.480     6.610    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.845ns  (logic 0.580ns (20.385%)  route 2.265ns (79.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.302     5.790    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y92         FDCE                                         f  design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468     6.598    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.845ns  (logic 0.580ns (20.385%)  route 2.265ns (79.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.302     5.790    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y92         FDCE                                         f  design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468     6.598    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.845ns  (logic 0.580ns (20.385%)  route 2.265ns (79.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.302     5.790    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y92         FDCE                                         f  design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468     6.598    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[14]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.845ns  (logic 0.580ns (20.385%)  route 2.265ns (79.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.302     5.790    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y92         FDCE                                         f  design_2_i/SPI_ip_0/inst/shift_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468     6.598    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[14]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.580ns (20.876%)  route 2.198ns (79.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.235     5.723    design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg_0
    SLICE_X50Y82         FDCE                                         f  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.321     3.325    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_count_reg[0]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.486%)  route 2.119ns (78.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.156     5.644    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y91         FDCE                                         f  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.468     6.598    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.682%)  route 0.095ns (31.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.550     0.886    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y89         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.095     1.145    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X51Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.190 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.190    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_29
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.820     3.237    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/spi_start_s_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.553     0.889    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y89         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.187     1.216    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_38
    SLICE_X49Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_start_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.825     3.242    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X49Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_start_s_reg/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           0.147     1.198    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[11]
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.243 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.243    design_2_i/SPI_ip_0/inst/shift_reg[11]
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.224%)  route 0.149ns (41.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.550     0.886    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y89         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.149     1.199    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X51Y89         LUT3 (Prop_lut3_I0_O)        0.044     1.243 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.243    design_2_i/SPI_ip_0/inst/shift_reg[2]
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.820     3.237    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.335%)  route 0.149ns (41.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.550     0.886    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y88         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=2, routed)           0.149     1.199    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[3]
    SLICE_X51Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.244 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.244    design_2_i/SPI_ip_0/inst/shift_reg[19]
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.820     3.237    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[19]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.569%)  route 0.213ns (53.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.553     0.889    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y89         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.213     1.243    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/DATA_WORD_0[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.288 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_2_i/SPI_ip_0/inst/nxt_state[0]
    SLICE_X46Y91         FDPE                                         r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.825     3.242    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X46Y91         FDPE                                         r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.683%)  route 0.203ns (49.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=2, routed)           0.203     1.254    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.299 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_2_i/SPI_ip_0/inst/shift_reg[13]
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.885%)  route 0.210ns (50.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.550     0.886    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y89         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=2, routed)           0.210     1.260    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[1]
    SLICE_X51Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.305 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.305    design_2_i/SPI_ip_0/inst/shift_reg[1]
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.820     3.237    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y89         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.925%)  route 0.227ns (52.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           0.227     1.278    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[10]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.323 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_2_i/SPI_ip_0/inst/shift_reg[10]
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.805%)  route 0.197ns (44.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X50Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=2, routed)           0.197     1.232    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[8]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.101     1.333 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_2_i/SPI_ip_0/inst/shift_reg[8]
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X50Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_4

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.936ns  (logic 0.580ns (19.752%)  route 2.356ns (80.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.393     5.881    design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg_0
    SLICE_X51Y81         FDCE                                         f  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.321     3.325    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.418     3.743 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.324     4.067    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.186ns (16.266%)  route 0.957ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.556     0.892    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.371     1.404    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.449 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.586     2.035    design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg_0
    SLICE_X51Y81         FDCE                                         f  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.179     1.532    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.204     1.736 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.189     1.925    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_8

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.936ns  (logic 0.580ns (19.752%)  route 2.356ns (80.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.963     4.364    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.488 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.393     5.881    design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg_0
    SLICE_X50Y81         FDCE                                         f  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.321     3.325    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.418     3.743 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.324     4.067    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.367     4.434 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.488     4.923    design_2_i/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X50Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.186ns (16.266%)  route 0.957ns (83.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.556     0.892    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X49Y99         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.371     1.404    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.449 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.586     2.035    design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg_0
    SLICE_X50Y81         FDCE                                         f  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.179     1.532    design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.204     1.736 r  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.189     1.925    design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.175     2.100 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.264     2.365    design_2_i/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X50Y81         FDCE                                         r  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txclk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 0.124ns (2.861%)  route 4.211ns (97.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           3.521     3.521    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.645 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.690     4.335    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X63Y39         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.551     7.715    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y39         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.817ns  (logic 0.045ns (2.477%)  route 1.772ns (97.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.518     1.518    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X63Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.563 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.254     1.817    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X63Y39         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.849     4.229    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y39         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  txclk

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/q_afull_reg/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.434ns  (logic 0.718ns (11.159%)  route 5.716ns (88.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.710ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           3.275     6.635    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/Q[0]
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.299     6.934 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3__0/O
                         net (fo=26, routed)          2.441     9.375    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X54Y12         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/q_afull_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.546     7.710    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X54Y12         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/q_afull_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qfull_reg/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.434ns  (logic 0.718ns (11.159%)  route 5.716ns (88.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.710ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           3.275     6.635    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/Q[0]
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.299     6.934 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3__0/O
                         net (fo=26, routed)          2.441     9.375    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X54Y12         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qfull_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.546     7.710    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X54Y12         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qfull_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.718ns (11.675%)  route 5.432ns (88.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           2.817     6.177    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.299     6.476 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615     9.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491     7.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.718ns (11.675%)  route 5.432ns (88.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           2.817     6.177    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.299     6.476 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615     9.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491     7.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.718ns (11.675%)  route 5.432ns (88.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           2.817     6.177    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.299     6.476 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615     9.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491     7.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.718ns (11.675%)  route 5.432ns (88.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           2.817     6.177    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.299     6.476 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615     9.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491     7.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.718ns (11.675%)  route 5.432ns (88.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           2.817     6.177    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.299     6.476 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615     9.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491     7.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 0.718ns (11.675%)  route 5.432ns (88.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.655ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           2.817     6.177    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.299     6.476 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.615     9.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X39Y8          FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.491     7.655    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X39Y8          FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.088ns  (logic 0.718ns (11.794%)  route 5.370ns (88.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.638ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           3.275     6.635    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/Q[0]
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.299     6.934 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3__0/O
                         net (fo=26, routed)          2.094     9.029    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_1
    SLICE_X52Y13         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.474     7.638    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/CLK
    SLICE_X52Y13         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.088ns  (logic 0.718ns (11.794%)  route 5.370ns (88.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.638ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X43Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.419     3.360 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           3.275     6.635    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/Q[0]
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.299     6.934 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3__0/O
                         net (fo=26, routed)          2.094     9.029    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_1
    SLICE_X52Y13         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       2.047     3.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.100     3.326 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.326    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.168     3.494 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.627     4.121    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.558     4.679 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.394     6.073    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.164 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.474     7.638    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/CLK
    SLICE_X52Y13         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.014%)  route 0.150ns (53.986%))
  Logic Levels:           0  
  Clock Path Skew:        3.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X48Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.128     1.015 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[2]/Q
                         net (fo=7, routed)           0.150     1.165    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr[2]
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.475%)  route 0.199ns (58.525%))
  Logic Levels:           0  
  Clock Path Skew:        3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X48Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[1]/Q
                         net (fo=7, routed)           0.199     1.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr[1]
    SLICE_X51Y22         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.810     4.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X51Y22         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.249%)  route 0.216ns (62.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X48Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.128     1.015 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[3]/Q
                         net (fo=7, routed)           0.216     1.230    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr[3]
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.406%)  route 0.234ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.554     0.890    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X53Y14         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.128     1.018 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[3]/Q
                         net (fo=8, routed)           0.234     1.251    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[3]
    SLICE_X52Y13         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.818     4.198    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/CLK
    SLICE_X52Y13         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.588%)  route 0.224ns (61.412%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.554     0.890    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X53Y14         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/Q
                         net (fo=7, routed)           0.224     1.255    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[0]
    SLICE_X52Y12         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.819     4.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/CLK
    SLICE_X52Y12         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.179%)  route 0.258ns (66.821%))
  Logic Levels:           0  
  Clock Path Skew:        3.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X48Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.128     1.015 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[0]/Q
                         net (fo=7, routed)           0.258     1.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr[0]
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.815     4.195    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X49Y21         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_reg/D
                            (rising edge-triggered cell FDPE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.339%)  route 0.253ns (57.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.548     0.884    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X53Y22         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.025 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/Q
                         net (fo=1, routed)           0.253     1.278    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/qempty_sticky_q
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.323 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/qempty_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr_n_8
    SLICE_X51Y22         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.810     4.190    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X51Y22         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.388ns (87.437%)  route 0.056ns (12.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.194ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.551     0.887    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_42_47/WCLK
    SLICE_X50Y18         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.275 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMB_D1/O
                         net (fo=1, routed)           0.056     1.330    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[45]
    SLICE_X51Y18         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.814     4.194    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X51Y18         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[45]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.390ns (86.861%)  route 0.059ns (13.139%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.558     0.894    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/WCLK
    SLICE_X46Y15         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.284 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMC/O
                         net (fo=1, routed)           0.059     1.342    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[28]
    SLICE_X47Y15         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.821     4.201    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X47Y15         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[28]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.386ns (77.858%)  route 0.110ns (22.142%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.561     0.897    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_30_35/WCLK
    SLICE_X42Y8          RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.283 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC_D1/O
                         net (fo=1, routed)           0.110     1.392    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[35]
    SLICE_X42Y9          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.823     1.189    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.204     1.393 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.475     1.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.056     1.924 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.924    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.080     2.004 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.338     2.343    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.282     2.625 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.726     3.351    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.380 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.826     4.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X42Y9          FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[35]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.166ns  (logic 3.209ns (26.379%)  route 8.957ns (73.621%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.648     2.942    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X47Y88         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           2.807     6.205    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0[0]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.329 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           6.150    12.479    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.629    15.108 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    15.108    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.710ns  (logic 3.498ns (36.019%)  route 6.213ns (63.981%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.647     2.941    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y87         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=10, routed)          1.182     4.641    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_1[0]
    SLICE_X48Y82         LUT4 (Prop_lut4_I2_O)        0.152     4.793 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_INST_0/O
                         net (fo=1, routed)           5.031     9.824    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.828    12.651 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    12.651    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 3.160ns (45.160%)  route 3.837ns (54.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.715     3.009    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y93         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.518     3.527 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           3.837     7.364    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         2.642    10.006 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000    10.006    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.534ns  (logic 0.456ns (29.721%)  route 1.078ns (70.279%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.746     3.040    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y7          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     3.496 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[0]/Q
                         net (fo=6, routed)           1.078     4.574    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[0]
    SLICE_X33Y6          LDCE                                         r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.436ns  (logic 0.456ns (31.751%)  route 0.980ns (68.248%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.745     3.039    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y10         FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDCE (Prop_fdce_C_Q)         0.456     3.495 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/Q
                         net (fo=5, routed)           0.980     4.475    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[12]
    SLICE_X30Y10         LDCE                                         r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.398ns  (logic 0.456ns (32.622%)  route 0.942ns (67.378%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.746     3.040    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y7          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     3.496 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[3]/Q
                         net (fo=5, routed)           0.942     4.438    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[3]
    SLICE_X33Y7          LDCE                                         r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.343ns  (logic 0.456ns (33.941%)  route 0.887ns (66.059%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.745     3.039    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y10         FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDCE (Prop_fdce_C_Q)         0.456     3.495 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/Q
                         net (fo=5, routed)           0.887     4.382    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[12]
    SLICE_X33Y9          LDCE                                         r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.243ns  (logic 0.456ns (36.688%)  route 0.787ns (63.312%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.746     3.040    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y7          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     3.496 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[1]/Q
                         net (fo=5, routed)           0.787     4.283    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[1]
    SLICE_X30Y10         LDCE                                         r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.223ns  (logic 0.456ns (37.293%)  route 0.767ns (62.707%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.746     3.040    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     3.496 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/Q
                         net (fo=5, routed)           0.767     4.263    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[5]
    SLICE_X33Y8          LDCE                                         r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.212ns  (logic 0.456ns (37.609%)  route 0.756ns (62.391%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.746     3.040    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.456     3.496 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/Q
                         net (fo=5, routed)           0.756     4.252    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[6]
    SLICE_X33Y9          LDCE                                         r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.130%)  route 0.124ns (46.870%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.588     0.924    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y10         FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[12]/Q
                         net (fo=5, routed)           0.124     1.189    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[12]
    SLICE_X28Y9          LDCE                                         r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.416%)  route 0.133ns (48.584%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[7]/Q
                         net (fo=5, routed)           0.133     1.199    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[7]
    SLICE_X29Y8          LDCE                                         r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.911%)  route 0.147ns (51.089%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y9          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[8]/Q
                         net (fo=5, routed)           0.147     1.213    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[8]
    SLICE_X28Y8          LDCE                                         r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.855%)  route 0.148ns (51.145%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y9          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[11]/Q
                         net (fo=5, routed)           0.148     1.213    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[11]
    SLICE_X29Y10         LDCE                                         r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.555%)  route 0.190ns (57.445%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/Q
                         net (fo=5, routed)           0.190     1.256    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[6]
    SLICE_X29Y10         LDCE                                         r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.972%)  route 0.195ns (58.028%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y7          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[3]/Q
                         net (fo=5, routed)           0.195     1.260    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[3]
    SLICE_X28Y8          LDCE                                         r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.811%)  route 0.196ns (58.189%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[6]/Q
                         net (fo=5, routed)           0.196     1.262    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[6]
    SLICE_X28Y9          LDCE                                         r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.228%)  route 0.201ns (58.772%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/Q
                         net (fo=5, routed)           0.201     1.267    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[5]
    SLICE_X27Y9          LDCE                                         r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.103%)  route 0.202ns (58.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y8          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[5]/Q
                         net (fo=5, routed)           0.202     1.268    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[5]
    SLICE_X28Y8          LDCE                                         r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/rd_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.925%)  route 0.204ns (59.075%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.589     0.925    design_2_i/RxFIFO/inst/clk
    SLICE_X31Y9          FDCE                                         r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/RxFIFO/inst/rd_ptr_reg_reg[10]/Q
                         net (fo=5, routed)           0.204     1.269    design_2_i/RxFIFO/inst/rd_ptr_reg_reg__0[10]
    SLICE_X27Y9          LDCE                                         r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 2.887ns (32.564%)  route 5.978ns (67.436%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk fall edge)   10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.630    12.924    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.456    13.380 f  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.448    13.828    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.124    13.952 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           0.771    14.723    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X51Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.847 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.759    19.606    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    22.244 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    22.244    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.550ns  (logic 1.245ns (35.079%)  route 2.305ns (64.921%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.546     0.882    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.162     1.184    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.229 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           0.278     1.507    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X51Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.552 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           1.865     3.417    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.155     4.572 f  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.572    SPI_SCK
    A16                                                               f  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.798ns  (logic 2.854ns (22.303%)  route 9.943ns (77.697%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649    12.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    13.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130    14.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000    14.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    14.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736    15.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691    16.357 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641    17.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.099 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         2.153    20.251    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.124    20.375 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           6.150    26.525    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.629    29.155 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    29.155    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.067ns  (logic 3.081ns (25.528%)  route 8.987ns (74.472%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.649    12.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    13.461 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           1.130    14.591    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X46Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.715 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000    14.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    14.929 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.736    15.666    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.691    16.357 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.641    17.998    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.099 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         2.315    20.414    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.152    20.566 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_INST_0/O
                         net (fo=1, routed)           5.031    25.596    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.828    28.424 f  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    28.424    MCK_P
    C15                                                               f  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.669ns  (logic 1.274ns (27.297%)  route 3.394ns (72.703%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.784     3.171    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.044     3.215 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_INST_0/O
                         net (fo=1, routed)           1.989     5.204    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.204     6.409 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000     6.409    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.996ns  (logic 1.217ns (24.361%)  route 3.779ns (75.639%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.780     1.116    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.161 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.161    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.223 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.290     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDCE (Prop_fdce_C_Q)         0.227     1.740 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.622     2.362    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.388 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.716     3.104    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X49Y41         LUT4 (Prop_lut4_I3_O)        0.045     3.149 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           2.441     5.590    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.146     6.736 f  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000     6.736    MCK_N
    B15                                                               f  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           318 Endpoints
Min Delay           318 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.786ns  (logic 0.767ns (20.258%)  route 3.019ns (79.742%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[12]/G
    SLICE_X33Y9          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[12]/Q
                         net (fo=10, routed)          3.019     3.786    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.660     2.839    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 0.625ns (16.683%)  route 3.121ns (83.317%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[12]/G
    SLICE_X30Y10         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[12]/Q
                         net (fo=10, routed)          3.121     3.746    design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X11Y10         FDRE                                         r  design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.579     2.758    design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X11Y10         FDRE                                         r  design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.683ns  (logic 0.767ns (20.826%)  route 2.916ns (79.174%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[5]/G
    SLICE_X33Y8          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[5]/Q
                         net (fo=8, routed)           2.916     3.683    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.660     2.839    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.626ns  (logic 0.767ns (21.154%)  route 2.859ns (78.846%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[11]/G
    SLICE_X33Y8          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[11]/Q
                         net (fo=8, routed)           2.859     3.626    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.660     2.839    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.588ns  (logic 0.767ns (21.379%)  route 2.821ns (78.621%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[10]/G
    SLICE_X33Y8          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[10]/Q
                         net (fo=8, routed)           2.821     3.588    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.660     2.839    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 0.767ns (21.420%)  route 2.814ns (78.580%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[0]/G
    SLICE_X33Y6          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[0]/Q
                         net (fo=8, routed)           2.814     3.581    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.660     2.839    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 0.767ns (21.471%)  route 2.805ns (78.529%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[2]/G
    SLICE_X33Y7          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[2]/Q
                         net (fo=8, routed)           2.805     3.572    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.660     2.839    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.522ns  (logic 0.559ns (15.871%)  route 2.963ns (84.129%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[4]/G
    SLICE_X28Y9          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[4]/Q
                         net (fo=8, routed)           2.963     3.522    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.618     2.797    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 0.767ns (22.201%)  route 2.688ns (77.799%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[8]/G
    SLICE_X33Y8          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_2_i/RxFIFO/inst/bram2_odd_addr_b_reg[8]/Q
                         net (fo=8, routed)           2.688     3.455    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.660     2.839    design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_2_i/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 0.625ns (18.092%)  route 2.830ns (81.908%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[12]/G
    SLICE_X30Y10         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[12]/Q
                         net (fo=10, routed)          2.830     3.455    design_2_i/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  design_2_i/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.600     2.779    design_2_i/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_2_i/blk_mem_0_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.158ns (33.762%)  route 0.310ns (66.238%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[10]/G
    SLICE_X29Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[10]/Q
                         net (fo=8, routed)           0.310     0.468    design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y1          RAMB36E1                                     r  design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.872     1.238    design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.636%)  route 0.326ns (67.364%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[5]/G
    SLICE_X27Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[5]/Q
                         net (fo=8, routed)           0.326     0.484    design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.903     1.269    design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.158ns (32.539%)  route 0.328ns (67.461%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[1]/G
    SLICE_X31Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[1]/Q
                         net (fo=8, routed)           0.328     0.486    design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y1          RAMB36E1                                     r  design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.872     1.238    design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.158ns (31.166%)  route 0.349ns (68.834%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[2]/G
    SLICE_X28Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[2]/Q
                         net (fo=8, routed)           0.349     0.507    design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y1          RAMB36E1                                     r  design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.905     1.271    design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_2_i/blk_mem_1_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.158ns (30.750%)  route 0.356ns (69.250%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[4]/G
    SLICE_X29Y10         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[4]/Q
                         net (fo=8, routed)           0.356     0.514    design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y2          RAMB36E1                                     r  design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.903     1.269    design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.158ns (30.420%)  route 0.361ns (69.580%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[8]/G
    SLICE_X28Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[8]/Q
                         net (fo=8, routed)           0.361     0.519    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y2          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.870     1.236    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.158ns (30.419%)  route 0.361ns (69.581%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[5]/G
    SLICE_X28Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[5]/Q
                         net (fo=8, routed)           0.361     0.519    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y2          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.870     1.236    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.158ns (30.410%)  route 0.362ns (69.590%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[6]/G
    SLICE_X29Y10         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram0_odd_addr_b_reg[6]/Q
                         net (fo=8, routed)           0.362     0.520    design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y2          RAMB36E1                                     r  design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.903     1.269    design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_2_i/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.158ns (30.028%)  route 0.368ns (69.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[4]/G
    SLICE_X28Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[4]/Q
                         net (fo=8, routed)           0.368     0.526    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y2          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.870     1.236    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.158ns (29.904%)  route 0.370ns (70.096%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          LDCE                         0.000     0.000 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[7]/G
    SLICE_X29Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RxFIFO/inst/bram1_odd_addr_b_reg[7]/Q
                         net (fo=8, routed)           0.370     0.528    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y2          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.870     1.236    design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_2_i/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  spi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 0.964ns (20.167%)  route 3.817ns (79.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  design_2_i/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.817     4.782    design_2_i/SPI_ip_0/inst/spi_in
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       1.458     2.637    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.367     3.004 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.425     4.429    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.100     4.529 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.510     5.039    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.130 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.467     6.597    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.193ns (9.676%)  route 1.803ns (90.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  design_2_i/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.803     1.997    design_2_i/SPI_ip_0/inst/spi_in
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12200, routed)       0.812     1.178    design_2_i/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.175     1.353 r  design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.741     2.094    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.056     2.150 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.238     2.388    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.417 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.821     3.238    design_2_i/SPI_ip_0/inst/spi_clk
    SLICE_X51Y90         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C





