# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1520 \
    name temp_409_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_409_reload \
    op interface \
    ports { temp_409_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1521 \
    name temp_408_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_408_reload \
    op interface \
    ports { temp_408_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1522 \
    name temp_407_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_407_reload \
    op interface \
    ports { temp_407_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1523 \
    name temp_406_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_406_reload \
    op interface \
    ports { temp_406_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1524 \
    name temp_405_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_405_reload \
    op interface \
    ports { temp_405_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1525 \
    name temp_404_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_404_reload \
    op interface \
    ports { temp_404_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1526 \
    name temp_403_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_403_reload \
    op interface \
    ports { temp_403_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1527 \
    name temp_402_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_402_reload \
    op interface \
    ports { temp_402_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1528 \
    name zext_ln157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln157 \
    op interface \
    ports { zext_ln157 { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1529 \
    name k_50_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_50_reload \
    op interface \
    ports { k_50_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1530 \
    name mux_case_0637491 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_0637491 \
    op interface \
    ports { mux_case_0637491 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1531 \
    name mux_case_1638495 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1638495 \
    op interface \
    ports { mux_case_1638495 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1532 \
    name mux_case_2639499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2639499 \
    op interface \
    ports { mux_case_2639499 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1533 \
    name mux_case_3640503 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_3640503 \
    op interface \
    ports { mux_case_3640503 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1534 \
    name temp_417_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_417_out \
    op interface \
    ports { temp_417_out { O 32 vector } temp_417_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1535 \
    name temp_416_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_416_out \
    op interface \
    ports { temp_416_out { O 32 vector } temp_416_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1536 \
    name temp_415_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_415_out \
    op interface \
    ports { temp_415_out { O 32 vector } temp_415_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1537 \
    name temp_414_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_414_out \
    op interface \
    ports { temp_414_out { O 32 vector } temp_414_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1538 \
    name temp_413_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_413_out \
    op interface \
    ports { temp_413_out { O 32 vector } temp_413_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1539 \
    name temp_412_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_412_out \
    op interface \
    ports { temp_412_out { O 32 vector } temp_412_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1540 \
    name temp_411_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_411_out \
    op interface \
    ports { temp_411_out { O 32 vector } temp_411_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1541 \
    name temp_410_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_410_out \
    op interface \
    ports { temp_410_out { O 32 vector } temp_410_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName myproject_flow_control_loop_pipe_sequential_init_U
set CompName myproject_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix myproject_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


