Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  6 07:58:19 2025
| Host         : Harrison-Reaves-Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file paddle_controller_timing_summary_routed.rpt -pb paddle_controller_timing_summary_routed.pb -rpx paddle_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : paddle_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.302        0.000                      0                   74        0.168        0.000                      0                   74        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.302        0.000                      0                   74        0.168        0.000                      0                   74        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.857ns (26.324%)  route 2.399ns (73.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.576     8.404    uart_inst/shift_reg
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.372    14.706    uart_inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.857ns (26.324%)  route 2.399ns (73.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.576     8.404    uart_inst/shift_reg
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.372    14.706    uart_inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.857ns (26.324%)  route 2.399ns (73.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.576     8.404    uart_inst/shift_reg
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.372    14.706    uart_inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.857ns (26.324%)  route 2.399ns (73.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.576     8.404    uart_inst/shift_reg
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.372    14.706    uart_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.857ns (26.324%)  route 2.399ns (73.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.576     8.404    uart_inst/shift_reg
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[6]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.372    14.706    uart_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.857ns (26.324%)  route 2.399ns (73.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.576     8.404    uart_inst/shift_reg
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.372    14.706    uart_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.857ns (26.324%)  route 2.399ns (73.676%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.576     8.404    uart_inst/shift_reg
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.372    14.706    uart_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.857ns (27.888%)  route 2.216ns (72.112%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.393     8.221    uart_inst/shift_reg
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.408    14.670    uart_inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.857ns (27.888%)  route 2.216ns (72.112%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 f  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 f  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.685     7.675    uart_inst/sending_i_3_n_0
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.153     7.828 r  uart_inst/shift_reg[8]_i_1/O
                         net (fo=9, routed)           0.393     8.221    uart_inst/shift_reg
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    uart_inst/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.408    14.670    uart_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.856ns (27.501%)  route 2.257ns (72.499%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.858     6.463    uart_inst/baud_cnt[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.124     6.587 r  uart_inst/sending_i_4/O
                         net (fo=1, routed)           0.280     6.866    uart_inst/sending_i_4_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  uart_inst/sending_i_3/O
                         net (fo=12, routed)          0.783     7.773    uart_inst/sending_i_3_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     7.925 r  uart_inst/baud_cnt[1]_i_1/O
                         net (fo=1, routed)           0.336     8.261    uart_inst/baud_cnt_0[1]
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.510    14.851    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.289    14.824    uart_inst/baud_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  6.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.123%)  route 0.087ns (31.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.087     1.699    uart_inst/baud_cnt[1]
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.744 r  uart_inst/baud_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.744    uart_inst/baud_cnt_0[4]
    SLICE_X5Y16          FDRE                                         r  uart_inst/baud_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    uart_inst/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  uart_inst/baud_cnt_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.092     1.576    uart_inst/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 btnC_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.072%)  route 0.087ns (31.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_prev_reg/Q
                         net (fo=4, routed)           0.087     1.702    btnC_prev
    SLICE_X1Y14          LUT5 (Prop_lut5_I3_O)        0.045     1.747 r  tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    tx_data[1]
    SLICE_X1Y14          FDRE                                         r  tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  tx_data_reg[1]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.092     1.579    tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    uart_inst/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_inst/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.140     1.754    uart_inst/shift_reg_reg_n_0_[1]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  uart_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart_inst/p_0_in[0]
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.606    uart_inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart_inst/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.747    uart_inst/shift_reg_reg_n_0_[0]
    SLICE_X2Y15          FDSE                                         r  uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y15          FDSE                                         r  uart_inst/tx_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDSE (Hold_fdse_C_D)         0.059     1.547    uart_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.553%)  route 0.137ns (42.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  btnR_prev_reg/Q
                         net (fo=4, routed)           0.137     1.752    btnR_prev
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    tx_data[0]
    SLICE_X1Y14          FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.092     1.579    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.191%)  route 0.151ns (44.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tx_start_reg/Q
                         net (fo=12, routed)          0.151     1.766    uart_inst/tx_start
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  uart_inst/sending_i_1/O
                         net (fo=1, routed)           0.000     1.811    uart_inst/sending_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  uart_inst/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    uart_inst/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  uart_inst/sending_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.091     1.579    uart_inst/sending_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.187ns (52.376%)  route 0.170ns (47.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.170     1.782    uart_inst/baud_cnt[1]
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.046     1.828 r  uart_inst/baud_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    uart_inst/baud_cnt_0[3]
    SLICE_X5Y16          FDRE                                         r  uart_inst/baud_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    uart_inst/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  uart_inst/baud_cnt_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.107     1.591    uart_inst/baud_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    uart_inst/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  uart_inst/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart_inst/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.135     1.772    uart_inst/shift_reg_reg_n_0_[3]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  uart_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_inst/p_0_in[2]
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    uart_inst/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.091     1.577    uart_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uart_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    uart_inst/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  uart_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.170     1.782    uart_inst/baud_cnt[1]
    SLICE_X5Y16          LUT4 (Prop_lut4_I3_O)        0.045     1.827 r  uart_inst/baud_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart_inst/baud_cnt_0[2]
    SLICE_X5Y16          FDRE                                         r  uart_inst/baud_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    uart_inst/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  uart_inst/baud_cnt_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.091     1.575    uart_inst/baud_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uart_inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    uart_inst/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_inst/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.158     1.772    uart_inst/shift_reg_reg_n_0_[2]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  uart_inst/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_inst/p_0_in[1]
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    uart_inst/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  uart_inst/shift_reg_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     1.565    uart_inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    btnB_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    btnC_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    btnL_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    btnR_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    btnT_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    tx_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    tx_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    tx_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    btnB_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    btnC_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    btnL_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    btnR_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    btnT_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    tx_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    tx_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    tx_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    tx_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    tx_data_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    tx_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    tx_start_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    uart_inst/baud_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    uart_inst/baud_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    uart_inst/baud_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    uart_inst/sending_reg/C



