

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Fri Mar 22 15:59:11 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  515|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  254|  254|         2|          -|          -|   127|    no    |
        |- Loop 2  |  256|  256|         2|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_i)
	7  / (exitcond_i)
6 --> 
	5  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.66ns
ST_1: StgValue_8 (5)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_data_V), !map !94

ST_1: StgValue_9 (6)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !98

ST_1: StgValue_10 (7)  [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data_V), !map !102

ST_1: StgValue_11 (8)  [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !106

ST_1: StgValue_12 (9)  [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matchFilter_str) nounwind

ST_1: buffIn_data_V (10)  [1/1] 2.66ns  loc: matchedRee/matchFilter.cpp:12
.preheader.preheader:5  %buffIn_data_V = alloca [128 x i32], align 4

ST_1: buffIn_last_V (11)  [1/1] 1.48ns  loc: matchedRee/matchFilter.cpp:12
.preheader.preheader:6  %buffIn_last_V = alloca [128 x i1], align 1

ST_1: StgValue_15 (12)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:5
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_V, i1* %in_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_16 (13)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:6
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i1* %out_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_17 (14)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:7
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: StgValue_18 (15)  [1/1] 1.03ns  loc: matchedRee/matchFilter.cpp:15
.preheader.preheader:10  br label %.preheader


 <State 2>: 4.33ns
ST_2: a (17)  [1/1] 0.00ns
.preheader:0  %a = phi i7 [ %a_1, %0 ], [ -1, %.preheader.preheader ]

ST_2: tmp (18)  [1/1] 1.90ns  loc: matchedRee/matchFilter.cpp:15
.preheader:1  %tmp = icmp eq i7 %a, 0

ST_2: empty (19)  [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)

ST_2: StgValue_22 (20)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:15
.preheader:3  br i1 %tmp, label %1, label %0

ST_2: a_1 (23)  [1/1] 1.66ns  loc: matchedRee/matchFilter.cpp:16
:1  %a_1 = add i7 %a, -1

ST_2: tmp_4 (24)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:16
:2  %tmp_4 = zext i7 %a_1 to i64

ST_2: buffIn_data_V_addr_1 (25)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:3  %buffIn_data_V_addr_1 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_4

ST_2: buffIn_data_V_load (26)  [2/2] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:4  %buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 8

ST_2: buffIn_last_V_addr_1 (29)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:7  %buffIn_last_V_addr_1 = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 %tmp_4

ST_2: buffIn_last_V_load (30)  [2/2] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:8  %buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4

ST_2: empty_5 (35)  [2/2] 0.00ns
:0  %empty_5 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)


 <State 3>: 5.33ns
ST_3: tmp_s (22)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:16
:0  %tmp_s = zext i7 %a to i64

ST_3: buffIn_data_V_load (26)  [1/2] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:4  %buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 8

ST_3: buffIn_data_V_addr_2 (27)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:5  %buffIn_data_V_addr_2 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_s

ST_3: StgValue_33 (28)  [1/1] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:6  store i32 %buffIn_data_V_load, i32* %buffIn_data_V_addr_2, align 8

ST_3: buffIn_last_V_load (30)  [1/2] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:8  %buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4

ST_3: buffIn_last_V_addr_2 (31)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:9  %buffIn_last_V_addr_2 = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 %tmp_s

ST_3: StgValue_36 (32)  [1/1] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16
:10  store i1 %buffIn_last_V_load, i1* %buffIn_last_V_addr_2, align 4

ST_3: StgValue_37 (33)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:15
:11  br label %.preheader


 <State 4>: 2.66ns
ST_4: empty_5 (35)  [1/2] 0.00ns
:0  %empty_5 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)

ST_4: in_data_V_tmp (36)  [1/1] 0.00ns
:1  %in_data_V_tmp = extractvalue { i32, i1 } %empty_5, 0

ST_4: out_last_V_1 (37)  [1/1] 0.00ns
:2  %out_last_V_1 = extractvalue { i32, i1 } %empty_5, 1

ST_4: buffIn_data_V_addr (38)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:3  %buffIn_data_V_addr = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 0

ST_4: StgValue_42 (39)  [1/1] 2.66ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:4  store i32 %in_data_V_tmp, i32* %buffIn_data_V_addr, align 16

ST_4: buffIn_last_V_addr (40)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:5  %buffIn_last_V_addr = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 0

ST_4: StgValue_44 (41)  [1/1] 1.48ns  loc: matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18
:6  store i1 %out_last_V_1, i1* %buffIn_last_V_addr, align 4

ST_4: StgValue_45 (42)  [1/1] 1.03ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:7  br label %2


 <State 5>: 2.66ns
ST_5: p_Val2_3 (44)  [1/1] 0.00ns
:0  %p_Val2_3 = phi i16 [ 0, %1 ], [ %tempQ_V, %3 ]

ST_5: p_Val2_1 (45)  [1/1] 0.00ns
:1  %p_Val2_1 = phi i16 [ 0, %1 ], [ %tempI_V, %3 ]

ST_5: b_i (46)  [1/1] 0.00ns
:2  %b_i = phi i8 [ 0, %1 ], [ %b, %3 ]

ST_5: exitcond_i (47)  [1/1] 1.90ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:3  %exitcond_i = icmp eq i8 %b_i, -128

ST_5: empty_6 (48)  [1/1] 0.00ns
:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_5: b (49)  [1/1] 1.66ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:5  %b = add i8 %b_i, 1

ST_5: StgValue_52 (50)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:6  br i1 %exitcond_i, label %convol.exit, label %3

ST_5: tmp_2_i (52)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:0  %tmp_2_i = zext i8 %b_i to i64

ST_5: buffIn_data_V_addr_3 (53)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:1  %buffIn_data_V_addr_3 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_2_i

ST_5: p_Val2_s (54)  [2/2] 2.66ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:2  %p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4

ST_5: p_Result_s (61)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:0  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Val2_1, i16 %p_Val2_3)

ST_5: StgValue_57 (62)  [2/2] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:1  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)


 <State 6>: 4.34ns
ST_6: p_Val2_s (54)  [1/2] 2.66ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:2  %p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4

ST_6: p_Val2_2 (55)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19
:3  %p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 31)

ST_6: p_Val2_4 (56)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:19
:4  %p_Val2_4 = trunc i32 %p_Val2_s to i16

ST_6: tempI_V (57)  [1/1] 1.68ns  loc: matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:19
:5  %tempI_V = add i16 %p_Val2_1, %p_Val2_2

ST_6: tempQ_V (58)  [1/1] 1.68ns  loc: matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:19
:6  %tempQ_V = add i16 %p_Val2_3, %p_Val2_4

ST_6: StgValue_63 (59)  [1/1] 0.00ns  loc: matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19
:7  br label %2


 <State 7>: 0.00ns
ST_7: StgValue_64 (62)  [1/2] 0.00ns  loc: matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19
convol.exit:1  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)

ST_7: StgValue_65 (63)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:20
convol.exit:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specbitsmap      ) [ 00000000]
StgValue_9           (specbitsmap      ) [ 00000000]
StgValue_10          (specbitsmap      ) [ 00000000]
StgValue_11          (specbitsmap      ) [ 00000000]
StgValue_12          (spectopmodule    ) [ 00000000]
buffIn_data_V        (alloca           ) [ 00111110]
buffIn_last_V        (alloca           ) [ 00111000]
StgValue_15          (specinterface    ) [ 00000000]
StgValue_16          (specinterface    ) [ 00000000]
StgValue_17          (specinterface    ) [ 00000000]
StgValue_18          (br               ) [ 01110000]
a                    (phi              ) [ 00110000]
tmp                  (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
StgValue_22          (br               ) [ 00000000]
a_1                  (add              ) [ 01110000]
tmp_4                (zext             ) [ 00000000]
buffIn_data_V_addr_1 (getelementptr    ) [ 00010000]
buffIn_last_V_addr_1 (getelementptr    ) [ 00010000]
tmp_s                (zext             ) [ 00000000]
buffIn_data_V_load   (load             ) [ 00000000]
buffIn_data_V_addr_2 (getelementptr    ) [ 00000000]
StgValue_33          (store            ) [ 00000000]
buffIn_last_V_load   (load             ) [ 00000000]
buffIn_last_V_addr_2 (getelementptr    ) [ 00000000]
StgValue_36          (store            ) [ 00000000]
StgValue_37          (br               ) [ 01110000]
empty_5              (read             ) [ 00000000]
in_data_V_tmp        (extractvalue     ) [ 00000000]
out_last_V_1         (extractvalue     ) [ 00000111]
buffIn_data_V_addr   (getelementptr    ) [ 00000000]
StgValue_42          (store            ) [ 00000000]
buffIn_last_V_addr   (getelementptr    ) [ 00000000]
StgValue_44          (store            ) [ 00000000]
StgValue_45          (br               ) [ 00001110]
p_Val2_3             (phi              ) [ 00000110]
p_Val2_1             (phi              ) [ 00000110]
b_i                  (phi              ) [ 00000100]
exitcond_i           (icmp             ) [ 00000110]
empty_6              (speclooptripcount) [ 00000000]
b                    (add              ) [ 00001110]
StgValue_52          (br               ) [ 00000000]
tmp_2_i              (zext             ) [ 00000000]
buffIn_data_V_addr_3 (getelementptr    ) [ 00000010]
p_Result_s           (bitconcatenate   ) [ 00000001]
p_Val2_s             (load             ) [ 00000000]
p_Val2_2             (partselect       ) [ 00000000]
p_Val2_4             (trunc            ) [ 00000000]
tempI_V              (add              ) [ 00001110]
tempQ_V              (add              ) [ 00001110]
StgValue_63          (br               ) [ 00001110]
StgValue_64          (write            ) [ 00000000]
StgValue_65          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFilter_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="buffIn_data_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffIn_data_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buffIn_last_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffIn_last_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="33" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="1"/>
<pin id="84" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buffIn_data_V_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buffIn_data_V_load/2 StgValue_33/3 StgValue_42/4 p_Val2_s/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buffIn_last_V_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr_1/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffIn_last_V_load/2 StgValue_36/3 StgValue_44/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buffIn_data_V_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_2/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buffIn_last_V_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr_2/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buffIn_data_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buffIn_last_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buffIn_data_V_addr_3_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_3/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="a_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="a_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_Val2_3_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Val2_3_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="16" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_Val2_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_Val2_1_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="16" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="b_i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_i (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="b_i_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_i/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="a_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="in_data_V_tmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="33" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_V_tmp/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="out_last_V_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="33" slack="0"/>
<pin id="227" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_last_V_1/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="b_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_2_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="16" slack="0"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Val2_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Val2_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tempI_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempI_V/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tempQ_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempQ_V/6 "/>
</bind>
</comp>

<comp id="285" class="1005" name="a_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="buffIn_data_V_addr_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="1"/>
<pin id="292" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_addr_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="buffIn_last_V_addr_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="1"/>
<pin id="297" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_last_V_addr_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="out_last_V_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_last_V_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="b_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="313" class="1005" name="buffIn_data_V_addr_3_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="1"/>
<pin id="315" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_addr_3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_Result_s_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="323" class="1005" name="tempI_V_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tempI_V "/>
</bind>
</comp>

<comp id="328" class="1005" name="tempQ_V_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tempQ_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="94" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="105" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="153" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="153" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="217"><net_src comp="149" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="223"><net_src comp="70" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="228"><net_src comp="70" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="234"><net_src comp="189" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="189" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="189" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="177" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="165" pin="4"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="78" pin=3"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="94" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="94" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="173" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="256" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="161" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="266" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="202" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="293"><net_src comp="88" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="298"><net_src comp="99" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="303"><net_src comp="225" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="311"><net_src comp="236" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="316"><net_src comp="142" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="321"><net_src comp="247" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="326"><net_src comp="270" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="331"><net_src comp="276" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="165" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {7 }
	Port: out_last_V | {7 }
 - Input state : 
	Port: matchFilter : in_data_V | {2 }
	Port: matchFilter : in_last_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_22 : 2
		a_1 : 1
		tmp_4 : 2
		buffIn_data_V_addr_1 : 3
		buffIn_data_V_load : 4
		buffIn_last_V_addr_1 : 3
		buffIn_last_V_load : 4
	State 3
		buffIn_data_V_addr_2 : 1
		StgValue_33 : 2
		buffIn_last_V_addr_2 : 1
		StgValue_36 : 2
	State 4
		StgValue_42 : 1
		StgValue_44 : 1
	State 5
		exitcond_i : 1
		b : 1
		StgValue_52 : 2
		tmp_2_i : 1
		buffIn_data_V_addr_3 : 2
		p_Val2_s : 3
		p_Result_s : 1
		StgValue_57 : 2
	State 6
		p_Val2_2 : 1
		p_Val2_4 : 1
		tempI_V : 2
		tempQ_V : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      a_1_fu_202      |    26   |    12   |
|    add   |       b_fu_236       |    29   |    13   |
|          |    tempI_V_fu_270    |    53   |    21   |
|          |    tempQ_V_fu_276    |    53   |    21   |
|----------|----------------------|---------|---------|
|   icmp   |      tmp_fu_196      |    0    |    4    |
|          |   exitcond_i_fu_230  |    0    |    4    |
|----------|----------------------|---------|---------|
|   read   |    grp_read_fu_70    |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_78   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_4_fu_208     |    0    |    0    |
|   zext   |     tmp_s_fu_214     |    0    |    0    |
|          |    tmp_2_i_fu_242    |    0    |    0    |
|----------|----------------------|---------|---------|
|extractvalue| in_data_V_tmp_fu_220 |    0    |    0    |
|          |  out_last_V_1_fu_225 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|   p_Result_s_fu_247  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    p_Val2_2_fu_256   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |    p_Val2_4_fu_266   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   161   |    75   |
|----------|----------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|buffIn_data_V|    1   |    0   |    0   |
|buffIn_last_V|    0   |    2   |    2   |
+-------------+--------+--------+--------+
|    Total    |    1   |    2   |    2   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         a_1_reg_285        |    7   |
|          a_reg_149         |    7   |
|         b_i_reg_185        |    8   |
|          b_reg_308         |    8   |
|buffIn_data_V_addr_1_reg_290|    7   |
|buffIn_data_V_addr_3_reg_313|    7   |
|buffIn_last_V_addr_1_reg_295|    7   |
|    out_last_V_1_reg_300    |    1   |
|     p_Result_s_reg_318     |   32   |
|      p_Val2_1_reg_173      |   16   |
|      p_Val2_3_reg_161      |   16   |
|       tempI_V_reg_323      |   16   |
|       tempQ_V_reg_328      |   16   |
+----------------------------+--------+
|            Total           |   148  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_78  |  p3  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_94 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_105 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_105 |  p1  |   2  |   1  |    2   ||    9    |
|     a_reg_149     |  p0  |   2  |   7  |   14   ||    9    |
|  p_Val2_3_reg_161 |  p0  |   2  |  16  |   32   ||    9    |
|  p_Val2_1_reg_173 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  8.925  ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   161  |   75   |
|   Memory  |    1   |    -   |    2   |    2   |
|Multiplexer|    -   |    8   |    -   |   108  |
|  Register |    -   |    -   |   148  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   311  |   185  |
+-----------+--------+--------+--------+--------+
