/*Device: MKM34Z5
 Version: 1.6
 Description: MKM34Z5 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(RNG_MemMap, CR)", OFFSET(RNG_MemMap,CR), 0},
	{"OFFSET(RNG_MemMap, SR)", OFFSET(RNG_MemMap,SR), 4},
	{"OFFSET(RNG_MemMap, ER)", OFFSET(RNG_MemMap,ER), 8},
	{"OFFSET(RNG_MemMap, OR)", OFFSET(RNG_MemMap,OR), 12},
	{"sizeof(RNG_MemMap)", sizeof(struct RNG_MemMap), 16},
	{"OFFSET(ADC_MemMap, SC1)", OFFSET(ADC_MemMap,SC1[0]), 0},
	{"OFFSET(ADC_MemMap, CFG1)", OFFSET(ADC_MemMap,CFG1), 16},
	{"OFFSET(ADC_MemMap, CFG2)", OFFSET(ADC_MemMap,CFG2), 20},
	{"OFFSET(ADC_MemMap, R)", OFFSET(ADC_MemMap,R[0]), 24},
	{"OFFSET(ADC_MemMap, CV1)", OFFSET(ADC_MemMap,CV1), 40},
	{"OFFSET(ADC_MemMap, CV2)", OFFSET(ADC_MemMap,CV2), 44},
	{"OFFSET(ADC_MemMap, SC2)", OFFSET(ADC_MemMap,SC2), 48},
	{"OFFSET(ADC_MemMap, SC3)", OFFSET(ADC_MemMap,SC3), 52},
	{"OFFSET(ADC_MemMap, OFS)", OFFSET(ADC_MemMap,OFS), 56},
	{"OFFSET(ADC_MemMap, PG)", OFFSET(ADC_MemMap,PG), 60},
	{"OFFSET(ADC_MemMap, CLPD)", OFFSET(ADC_MemMap,CLPD), 68},
	{"OFFSET(ADC_MemMap, CLPS)", OFFSET(ADC_MemMap,CLPS), 72},
	{"OFFSET(ADC_MemMap, CLP4)", OFFSET(ADC_MemMap,CLP4), 76},
	{"OFFSET(ADC_MemMap, CLP3)", OFFSET(ADC_MemMap,CLP3), 80},
	{"OFFSET(ADC_MemMap, CLP2)", OFFSET(ADC_MemMap,CLP2), 84},
	{"OFFSET(ADC_MemMap, CLP1)", OFFSET(ADC_MemMap,CLP1), 88},
	{"OFFSET(ADC_MemMap, CLP0)", OFFSET(ADC_MemMap,CLP0), 92},
	{"sizeof(ADC_MemMap)", sizeof(struct ADC_MemMap), 96},
	{"OFFSET(EWM_MemMap, CTRL)", OFFSET(EWM_MemMap,CTRL), 0},
	{"OFFSET(EWM_MemMap, SERV)", OFFSET(EWM_MemMap,SERV), 1},
	{"OFFSET(EWM_MemMap, CMPL)", OFFSET(EWM_MemMap,CMPL), 2},
	{"OFFSET(EWM_MemMap, CMPH)", OFFSET(EWM_MemMap,CMPH), 3},
	{"sizeof(EWM_MemMap)", sizeof(struct EWM_MemMap), 4},
	{"OFFSET(AFE_MemMap, CFR)", OFFSET(AFE_MemMap,CFR), 0},
	{"OFFSET(AFE_MemMap, CKR)", OFFSET(AFE_MemMap,CKR), 28},
	{"OFFSET(AFE_MemMap, DI)", OFFSET(AFE_MemMap,DI), 32},
	{"OFFSET(AFE_MemMap, DR)", OFFSET(AFE_MemMap,DR), 44},
	{"OFFSET(AFE_MemMap, RR)", OFFSET(AFE_MemMap,RR), 68},
	{"sizeof(AFE_MemMap)", sizeof(struct AFE_MemMap), 96},
	{"OFFSET(MCG_MemMap, C3)", OFFSET(MCG_MemMap,C3), 2},
	{"OFFSET(MCG_MemMap, C4)", OFFSET(MCG_MemMap,C4), 3},
	{"OFFSET(MCG_MemMap, C2)", OFFSET(MCG_MemMap,C2), 1},
	{"OFFSET(MCG_MemMap, C5)", OFFSET(MCG_MemMap,C5), 4},
	{"OFFSET(MCG_MemMap, C6)", OFFSET(MCG_MemMap,C6), 5},
	{"OFFSET(MCG_MemMap, SC)", OFFSET(MCG_MemMap,SC), 8},
	{"OFFSET(MCG_MemMap, ATCVH)", OFFSET(MCG_MemMap,ATCVH), 10},
	{"OFFSET(MCG_MemMap, ATCVL)", OFFSET(MCG_MemMap,ATCVL), 11},
	{"OFFSET(MCG_MemMap, C7)", OFFSET(MCG_MemMap,C7), 12},
	{"OFFSET(MCG_MemMap, C8)", OFFSET(MCG_MemMap,C8), 13},
	{"OFFSET(MCG_MemMap, C9)", OFFSET(MCG_MemMap,C9), 14},
	{"sizeof(MCG_MemMap)", sizeof(struct MCG_MemMap), 15},
	{"OFFSET(CRC_MemMap, DATA)", OFFSET(CRC_MemMap,DATA), 0},
	{"OFFSET(CRC_MemMap, GPOLY)", OFFSET(CRC_MemMap,GPOLY), 4},
	{"sizeof(CRC_MemMap)", sizeof(struct CRC_MemMap), 12},
	{"sizeof(OSC_MemMap)", sizeof(struct OSC_MemMap), 1},
	{"OFFSET(LPTMR_MemMap, PSR)", OFFSET(LPTMR_MemMap,PSR), 4},
	{"OFFSET(LPTMR_MemMap, CMR)", OFFSET(LPTMR_MemMap,CMR), 8},
	{"OFFSET(LPTMR_MemMap, CNR)", OFFSET(LPTMR_MemMap,CNR), 12},
	{"sizeof(LPTMR_MemMap)", sizeof(struct LPTMR_MemMap), 16},
	{"OFFSET(NV_MemMap, BACKKEY3)", OFFSET(NV_MemMap,BACKKEY3), 0},
	{"OFFSET(NV_MemMap, BACKKEY2)", OFFSET(NV_MemMap,BACKKEY2), 1},
	{"OFFSET(NV_MemMap, BACKKEY1)", OFFSET(NV_MemMap,BACKKEY1), 2},
	{"OFFSET(NV_MemMap, BACKKEY0)", OFFSET(NV_MemMap,BACKKEY0), 3},
	{"OFFSET(NV_MemMap, BACKKEY7)", OFFSET(NV_MemMap,BACKKEY7), 4},
	{"OFFSET(NV_MemMap, BACKKEY6)", OFFSET(NV_MemMap,BACKKEY6), 5},
	{"OFFSET(NV_MemMap, BACKKEY5)", OFFSET(NV_MemMap,BACKKEY5), 6},
	{"OFFSET(NV_MemMap, BACKKEY4)", OFFSET(NV_MemMap,BACKKEY4), 7},
	{"OFFSET(NV_MemMap, FSEC)", OFFSET(NV_MemMap,FSEC), 12},
	{"OFFSET(NV_MemMap, FPROT3)", OFFSET(NV_MemMap,FPROT3), 8},
	{"OFFSET(NV_MemMap, FPROT2)", OFFSET(NV_MemMap,FPROT2), 9},
	{"OFFSET(NV_MemMap, FPROT1)", OFFSET(NV_MemMap,FPROT1), 10},
	{"OFFSET(NV_MemMap, FPROT0)", OFFSET(NV_MemMap,FPROT0), 11},
	{"OFFSET(NV_MemMap, FOPT)", OFFSET(NV_MemMap,FOPT), 13},
	{"sizeof(NV_MemMap)", sizeof(struct NV_MemMap), 14},
	{"OFFSET(MCM_MemMap, PLASC)", OFFSET(MCM_MemMap,PLASC), 8},
	{"OFFSET(MCM_MemMap, PLAMC)", OFFSET(MCM_MemMap,PLAMC), 10},
	{"OFFSET(MCM_MemMap, PLACR)", OFFSET(MCM_MemMap,PLACR), 12},
	{"OFFSET(MCM_MemMap, CPO)", OFFSET(MCM_MemMap,CPO), 64},
	{"OFFSET(MCM_MemMap, PID)", OFFSET(MCM_MemMap,PID), 48},
	{"OFFSET(MCM_MemMap, MATCR)", OFFSET(MCM_MemMap,MATCR), 128},
	{"sizeof(MCM_MemMap)", sizeof(struct MCM_MemMap), 132},
	{"OFFSET(SIM_MemMap, SOPT1)", OFFSET(SIM_MemMap,SOPT1), 0},
	{"OFFSET(SIM_MemMap, SDID)", OFFSET(SIM_MemMap,SDID), 4132},
	{"OFFSET(SIM_MemMap, SCGC4)", OFFSET(SIM_MemMap,SCGC4), 4148},
	{"OFFSET(SIM_MemMap, FCFG1)", OFFSET(SIM_MemMap,FCFG1), 4172},
	{"OFFSET(SIM_MemMap, UID0)", OFFSET(SIM_MemMap,UID0), 4180},
	{"OFFSET(SIM_MemMap, UID1)", OFFSET(SIM_MemMap,UID1), 4184},
	{"OFFSET(SIM_MemMap, UID2)", OFFSET(SIM_MemMap,UID2), 4188},
	{"OFFSET(SIM_MemMap, UID3)", OFFSET(SIM_MemMap,UID3), 4192},
	{"OFFSET(SIM_MemMap, SOPT1_CFG)", OFFSET(SIM_MemMap,SOPT1_CFG), 4},
	{"OFFSET(SIM_MemMap, CTRL_REG)", OFFSET(SIM_MemMap,CTRL_REG), 4100},
	{"OFFSET(SIM_MemMap, SCGC5)", OFFSET(SIM_MemMap,SCGC5), 4152},
	{"OFFSET(SIM_MemMap, SCGC6)", OFFSET(SIM_MemMap,SCGC6), 4156},
	{"OFFSET(SIM_MemMap, SCGC7)", OFFSET(SIM_MemMap,SCGC7), 4160},
	{"OFFSET(SIM_MemMap, CLKDIV1)", OFFSET(SIM_MemMap,CLKDIV1), 4164},
	{"OFFSET(SIM_MemMap, FCFG2)", OFFSET(SIM_MemMap,FCFG2), 4176},
	{"OFFSET(SIM_MemMap, MISC_CTL)", OFFSET(SIM_MemMap,MISC_CTL), 4204},
	{"sizeof(SIM_MemMap)", sizeof(struct SIM_MemMap), 4208},
	{"OFFSET(DMA_MemMap, SAR)", OFFSET(DMA_MemMap,SAR[0]), 256},
	{"OFFSET(DMA_MemMap, DAR)", OFFSET(DMA_MemMap,DAR[0]), 260},
	{"OFFSET(DMA_MemMap, DSR_BCR)", OFFSET(DMA_MemMap,DSR_BCR[0]), 264},
	{"OFFSET(DMA_MemMap, DCR)", OFFSET(DMA_MemMap,DCR[0]), 268},
	{"sizeof(DMA_MemMap)", sizeof(struct DMA_MemMap), 320},
	{"OFFSET(LCD_MemMap, GCR)", OFFSET(LCD_MemMap,GCR), 0},
	{"OFFSET(LCD_MemMap, AR)", OFFSET(LCD_MemMap,AR), 4},
	{"OFFSET(LCD_MemMap, FDCR)", OFFSET(LCD_MemMap,FDCR), 8},
	{"OFFSET(LCD_MemMap, FDSR)", OFFSET(LCD_MemMap,FDSR), 12},
	{"OFFSET(LCD_MemMap, PEN)", OFFSET(LCD_MemMap,PEN[0]), 16},
	{"OFFSET(LCD_MemMap, BPEN)", OFFSET(LCD_MemMap,BPEN[0]), 24},
	{"sizeof(LCD_MemMap)", sizeof(struct LCD_MemMap), 96},
	{"OFFSET(FTFA_MemMap, FSTAT)", OFFSET(FTFA_MemMap,FSTAT), 0},
	{"OFFSET(FTFA_MemMap, FCNFG)", OFFSET(FTFA_MemMap,FCNFG), 1},
	{"OFFSET(FTFA_MemMap, FCCOB3)", OFFSET(FTFA_MemMap,FCCOB3), 4},
	{"OFFSET(FTFA_MemMap, FCCOB2)", OFFSET(FTFA_MemMap,FCCOB2), 5},
	{"OFFSET(FTFA_MemMap, FCCOB1)", OFFSET(FTFA_MemMap,FCCOB1), 6},
	{"OFFSET(FTFA_MemMap, FCCOB0)", OFFSET(FTFA_MemMap,FCCOB0), 7},
	{"OFFSET(FTFA_MemMap, FCCOB7)", OFFSET(FTFA_MemMap,FCCOB7), 8},
	{"OFFSET(FTFA_MemMap, FCCOB6)", OFFSET(FTFA_MemMap,FCCOB6), 9},
	{"OFFSET(FTFA_MemMap, FCCOB5)", OFFSET(FTFA_MemMap,FCCOB5), 10},
	{"OFFSET(FTFA_MemMap, FCCOB4)", OFFSET(FTFA_MemMap,FCCOB4), 11},
	{"OFFSET(FTFA_MemMap, FCCOBB)", OFFSET(FTFA_MemMap,FCCOBB), 12},
	{"OFFSET(FTFA_MemMap, FCCOBA)", OFFSET(FTFA_MemMap,FCCOBA), 13},
	{"OFFSET(FTFA_MemMap, FCCOB9)", OFFSET(FTFA_MemMap,FCCOB9), 14},
	{"OFFSET(FTFA_MemMap, FCCOB8)", OFFSET(FTFA_MemMap,FCCOB8), 15},
	{"sizeof(FTFA_MemMap)", sizeof(struct FTFA_MemMap), 20},
	{"OFFSET(LLWU_MemMap, PE1)", OFFSET(LLWU_MemMap,PE1), 0},
	{"OFFSET(LLWU_MemMap, PE2)", OFFSET(LLWU_MemMap,PE2), 1},
	{"OFFSET(LLWU_MemMap, PE3)", OFFSET(LLWU_MemMap,PE3), 2},
	{"OFFSET(LLWU_MemMap, PE4)", OFFSET(LLWU_MemMap,PE4), 3},
	{"OFFSET(LLWU_MemMap, ME)", OFFSET(LLWU_MemMap,ME), 4},
	{"OFFSET(LLWU_MemMap, F1)", OFFSET(LLWU_MemMap,F1), 5},
	{"OFFSET(LLWU_MemMap, F2)", OFFSET(LLWU_MemMap,F2), 6},
	{"OFFSET(LLWU_MemMap, F3)", OFFSET(LLWU_MemMap,F3), 7},
	{"OFFSET(LLWU_MemMap, FILT1)", OFFSET(LLWU_MemMap,FILT1), 8},
	{"OFFSET(LLWU_MemMap, FILT2)", OFFSET(LLWU_MemMap,FILT2), 9},
	{"sizeof(LLWU_MemMap)", sizeof(struct LLWU_MemMap), 10},
	{"OFFSET(PMC_MemMap, LVDSC1)", OFFSET(PMC_MemMap,LVDSC1), 0},
	{"OFFSET(PMC_MemMap, LVDSC2)", OFFSET(PMC_MemMap,LVDSC2), 1},
	{"OFFSET(PMC_MemMap, REGSC)", OFFSET(PMC_MemMap,REGSC), 2},
	{"sizeof(PMC_MemMap)", sizeof(struct PMC_MemMap), 3},
	{"OFFSET(SMC_MemMap, PMPROT)", OFFSET(SMC_MemMap,PMPROT), 0},
	{"OFFSET(SMC_MemMap, PMCTRL)", OFFSET(SMC_MemMap,PMCTRL), 1},
	{"OFFSET(SMC_MemMap, STOPCTRL)", OFFSET(SMC_MemMap,STOPCTRL), 2},
	{"OFFSET(SMC_MemMap, PMSTAT)", OFFSET(SMC_MemMap,PMSTAT), 3},
	{"sizeof(SMC_MemMap)", sizeof(struct SMC_MemMap), 4},
	{"OFFSET(MTB_MemMap, POSITION)", OFFSET(MTB_MemMap,POSITION), 0},
	{"OFFSET(MTB_MemMap, MASTER)", OFFSET(MTB_MemMap,MASTER), 4},
	{"OFFSET(MTB_MemMap, FLOW)", OFFSET(MTB_MemMap,FLOW), 8},
	{"OFFSET(MTB_MemMap, BASE)", OFFSET(MTB_MemMap,BASE), 12},
	{"OFFSET(MTB_MemMap, MODECTRL)", OFFSET(MTB_MemMap,MODECTRL), 3840},
	{"OFFSET(MTB_MemMap, TAGSET)", OFFSET(MTB_MemMap,TAGSET), 4000},
	{"OFFSET(MTB_MemMap, TAGCLEAR)", OFFSET(MTB_MemMap,TAGCLEAR), 4004},
	{"OFFSET(MTB_MemMap, LOCKACCESS)", OFFSET(MTB_MemMap,LOCKACCESS), 4016},
	{"OFFSET(MTB_MemMap, LOCKSTAT)", OFFSET(MTB_MemMap,LOCKSTAT), 4020},
	{"OFFSET(MTB_MemMap, AUTHSTAT)", OFFSET(MTB_MemMap,AUTHSTAT), 4024},
	{"OFFSET(MTB_MemMap, DEVICEARCH)", OFFSET(MTB_MemMap,DEVICEARCH), 4028},
	{"OFFSET(MTB_MemMap, DEVICECFG)", OFFSET(MTB_MemMap,DEVICECFG), 4040},
	{"OFFSET(MTB_MemMap, DEVICETYPID)", OFFSET(MTB_MemMap,DEVICETYPID), 4044},
	{"OFFSET(MTB_MemMap, PERIPHID)", OFFSET(MTB_MemMap,PERIPHID[0]), 4048},
	{"OFFSET(MTB_MemMap, COMPID)", OFFSET(MTB_MemMap,COMPID[0]), 4080},
	{"sizeof(MTB_MemMap)", sizeof(struct MTB_MemMap), 4096},
	{"OFFSET(VREF_MemMap, VREFH_TRM)", OFFSET(VREF_MemMap,VREFH_TRM), 0},
	{"OFFSET(VREF_MemMap, VREFH_SC)", OFFSET(VREF_MemMap,VREFH_SC), 1},
	{"OFFSET(VREF_MemMap, VREFL_TRM)", OFFSET(VREF_MemMap,VREFL_TRM), 5},
	{"sizeof(VREF_MemMap)", sizeof(struct VREF_MemMap), 6},
	{"OFFSET(MTBDWT_MemMap, TBCTRL)", OFFSET(MTBDWT_MemMap,TBCTRL), 512},
	{"sizeof(MTBDWT_MemMap)", sizeof(struct MTBDWT_MemMap), 4096},
	{"OFFSET(ROM_MemMap, PERIPHID4)", OFFSET(ROM_MemMap,PERIPHID4), 4048},
	{"OFFSET(ROM_MemMap, PERIPHID5)", OFFSET(ROM_MemMap,PERIPHID5), 4052},
	{"OFFSET(ROM_MemMap, PERIPHID6)", OFFSET(ROM_MemMap,PERIPHID6), 4056},
	{"OFFSET(ROM_MemMap, PERIPHID7)", OFFSET(ROM_MemMap,PERIPHID7), 4060},
	{"OFFSET(ROM_MemMap, PERIPHID0)", OFFSET(ROM_MemMap,PERIPHID0), 4064},
	{"OFFSET(ROM_MemMap, PERIPHID1)", OFFSET(ROM_MemMap,PERIPHID1), 4068},
	{"OFFSET(ROM_MemMap, PERIPHID2)", OFFSET(ROM_MemMap,PERIPHID2), 4072},
	{"OFFSET(ROM_MemMap, PERIPHID3)", OFFSET(ROM_MemMap,PERIPHID3), 4076},
	{"OFFSET(ROM_MemMap, ENTRY)", OFFSET(ROM_MemMap,ENTRY[0]), 0},
	{"OFFSET(ROM_MemMap, TABLEMARK)", OFFSET(ROM_MemMap,TABLEMARK), 12},
	{"OFFSET(ROM_MemMap, SYSACCESS)", OFFSET(ROM_MemMap,SYSACCESS), 4044},
	{"sizeof(ROM_MemMap)", sizeof(struct ROM_MemMap), 4096},
	{"OFFSET(AIPS_MemMap, PACRA)", OFFSET(AIPS_MemMap,PACRA), 32},
	{"OFFSET(AIPS_MemMap, PACRB)", OFFSET(AIPS_MemMap,PACRB), 36},
	{"OFFSET(AIPS_MemMap, PACRE)", OFFSET(AIPS_MemMap,PACRE), 64},
	{"OFFSET(AIPS_MemMap, PACRF)", OFFSET(AIPS_MemMap,PACRF), 68},
	{"OFFSET(AIPS_MemMap, PACRG)", OFFSET(AIPS_MemMap,PACRG), 72},
	{"OFFSET(AIPS_MemMap, PACRH)", OFFSET(AIPS_MemMap,PACRH), 76},
	{"OFFSET(AIPS_MemMap, PACRI)", OFFSET(AIPS_MemMap,PACRI), 80},
	{"OFFSET(AIPS_MemMap, PACRJ)", OFFSET(AIPS_MemMap,PACRJ), 84},
	{"OFFSET(AIPS_MemMap, PACRK)", OFFSET(AIPS_MemMap,PACRK), 88},
	{"OFFSET(AIPS_MemMap, PACRL)", OFFSET(AIPS_MemMap,PACRL), 92},
	{"OFFSET(AIPS_MemMap, PACRM)", OFFSET(AIPS_MemMap,PACRM), 96},
	{"OFFSET(AIPS_MemMap, PACRN)", OFFSET(AIPS_MemMap,PACRN), 100},
	{"OFFSET(AIPS_MemMap, PACRO)", OFFSET(AIPS_MemMap,PACRO), 104},
	{"OFFSET(AIPS_MemMap, PACRP)", OFFSET(AIPS_MemMap,PACRP), 108},
	{"sizeof(AIPS_MemMap)", sizeof(struct AIPS_MemMap), 112},
	{"OFFSET(MPU_MemMap, CESR)", OFFSET(MPU_MemMap,CESR), 0},
	{"OFFSET(MPU_MemMap, WORD)", OFFSET(MPU_MemMap,WORD[0]), 1036},
	{"OFFSET(MPU_MemMap, EAR)", OFFSET(MPU_MemMap,EAR[0]), 16},
	{"OFFSET(MPU_MemMap, EDR)", OFFSET(MPU_MemMap,EDR[0]), 20},
	{"OFFSET(MPU_MemMap, RGDAAC)", OFFSET(MPU_MemMap,RGDAAC[0]), 2048},
	{"sizeof(MPU_MemMap)", sizeof(struct MPU_MemMap), 2080},
	{"OFFSET(RCM_MemMap, SRS0)", OFFSET(RCM_MemMap,SRS0), 0},
	{"OFFSET(RCM_MemMap, SRS1)", OFFSET(RCM_MemMap,SRS1), 1},
	{"OFFSET(RCM_MemMap, RPFC)", OFFSET(RCM_MemMap,RPFC), 4},
	{"OFFSET(RCM_MemMap, RPFW)", OFFSET(RCM_MemMap,RPFW), 5},
	{"sizeof(RCM_MemMap)", sizeof(struct RCM_MemMap), 6},
	{"OFFSET(RTC_MemMap, YEARMON)", OFFSET(RTC_MemMap,YEARMON), 0},
	{"OFFSET(RTC_MemMap, DAYS)", OFFSET(RTC_MemMap,DAYS), 2},
	{"OFFSET(RTC_MemMap, HOURMIN)", OFFSET(RTC_MemMap,HOURMIN), 4},
	{"OFFSET(RTC_MemMap, SECONDS)", OFFSET(RTC_MemMap,SECONDS), 6},
	{"OFFSET(RTC_MemMap, ALM_YEARMON)", OFFSET(RTC_MemMap,ALM_YEARMON), 8},
	{"OFFSET(RTC_MemMap, ALM_DAYS)", OFFSET(RTC_MemMap,ALM_DAYS), 10},
	{"OFFSET(RTC_MemMap, ALM_HOURMIN)", OFFSET(RTC_MemMap,ALM_HOURMIN), 12},
	{"OFFSET(RTC_MemMap, ALM_SECONDS)", OFFSET(RTC_MemMap,ALM_SECONDS), 14},
	{"OFFSET(RTC_MemMap, STATUS)", OFFSET(RTC_MemMap,STATUS), 18},
	{"OFFSET(RTC_MemMap, ISR)", OFFSET(RTC_MemMap,ISR), 20},
	{"OFFSET(RTC_MemMap, IER)", OFFSET(RTC_MemMap,IER), 22},
	{"OFFSET(RTC_MemMap, GP_DATA_REG)", OFFSET(RTC_MemMap,GP_DATA_REG), 32},
	{"OFFSET(RTC_MemMap, DST_HOUR)", OFFSET(RTC_MemMap,DST_HOUR), 34},
	{"OFFSET(RTC_MemMap, DST_MONTH)", OFFSET(RTC_MemMap,DST_MONTH), 36},
	{"OFFSET(RTC_MemMap, DST_DAY)", OFFSET(RTC_MemMap,DST_DAY), 38},
	{"OFFSET(RTC_MemMap, COMPEN)", OFFSET(RTC_MemMap,COMPEN), 40},
	{"OFFSET(RTC_MemMap, TAMPER_DIRECTION)", OFFSET(RTC_MemMap,TAMPER_DIRECTION), 44},
	{"OFFSET(RTC_MemMap, TAMPER_QSCR)", OFFSET(RTC_MemMap,TAMPER_QSCR), 46},
	{"OFFSET(RTC_MemMap, TAMPER_SCR)", OFFSET(RTC_MemMap,TAMPER_SCR), 50},
	{"OFFSET(RTC_MemMap, FILTER01_CFG)", OFFSET(RTC_MemMap,FILTER01_CFG), 52},
	{"OFFSET(RTC_MemMap, FILTER2_CFG)", OFFSET(RTC_MemMap,FILTER2_CFG), 54},
	{"OFFSET(RTC_MemMap, TAMPER_QUEUE)", OFFSET(RTC_MemMap,TAMPER_QUEUE), 64},
	{"OFFSET(RTC_MemMap, CTRL2)", OFFSET(RTC_MemMap,CTRL2), 66},
	{"sizeof(RTC_MemMap)", sizeof(struct RTC_MemMap), 68},
	{"OFFSET(WDOG_MemMap, STCTRLH)", OFFSET(WDOG_MemMap,STCTRLH), 0},
	{"OFFSET(WDOG_MemMap, STCTRLL)", OFFSET(WDOG_MemMap,STCTRLL), 2},
	{"OFFSET(WDOG_MemMap, TOVALH)", OFFSET(WDOG_MemMap,TOVALH), 4},
	{"OFFSET(WDOG_MemMap, TOVALL)", OFFSET(WDOG_MemMap,TOVALL), 6},
	{"OFFSET(WDOG_MemMap, WINH)", OFFSET(WDOG_MemMap,WINH), 8},
	{"OFFSET(WDOG_MemMap, WINL)", OFFSET(WDOG_MemMap,WINL), 10},
	{"OFFSET(WDOG_MemMap, REFRESH)", OFFSET(WDOG_MemMap,REFRESH), 12},
	{"OFFSET(WDOG_MemMap, UNLOCK)", OFFSET(WDOG_MemMap,UNLOCK), 14},
	{"OFFSET(WDOG_MemMap, TMROUTH)", OFFSET(WDOG_MemMap,TMROUTH), 16},
	{"OFFSET(WDOG_MemMap, TMROUTL)", OFFSET(WDOG_MemMap,TMROUTL), 18},
	{"OFFSET(WDOG_MemMap, RSTCNT)", OFFSET(WDOG_MemMap,RSTCNT), 20},
	{"OFFSET(WDOG_MemMap, PRESC)", OFFSET(WDOG_MemMap,PRESC), 22},
	{"sizeof(WDOG_MemMap)", sizeof(struct WDOG_MemMap), 24},
	{"OFFSET(XBAR_MemMap, SEL0)", OFFSET(XBAR_MemMap,SEL0), 0},
	{"OFFSET(XBAR_MemMap, SEL1)", OFFSET(XBAR_MemMap,SEL1), 2},
	{"OFFSET(XBAR_MemMap, SEL2)", OFFSET(XBAR_MemMap,SEL2), 4},
	{"OFFSET(XBAR_MemMap, SEL3)", OFFSET(XBAR_MemMap,SEL3), 6},
	{"OFFSET(XBAR_MemMap, SEL4)", OFFSET(XBAR_MemMap,SEL4), 8},
	{"OFFSET(XBAR_MemMap, SEL5)", OFFSET(XBAR_MemMap,SEL5), 10},
	{"OFFSET(XBAR_MemMap, SEL6)", OFFSET(XBAR_MemMap,SEL6), 12},
	{"OFFSET(XBAR_MemMap, SEL7)", OFFSET(XBAR_MemMap,SEL7), 14},
	{"OFFSET(XBAR_MemMap, SEL8)", OFFSET(XBAR_MemMap,SEL8), 16},
	{"OFFSET(XBAR_MemMap, SEL9)", OFFSET(XBAR_MemMap,SEL9), 18},
	{"OFFSET(XBAR_MemMap, SEL10)", OFFSET(XBAR_MemMap,SEL10), 20},
	{"OFFSET(XBAR_MemMap, SEL11)", OFFSET(XBAR_MemMap,SEL11), 22},
	{"OFFSET(XBAR_MemMap, SEL12)", OFFSET(XBAR_MemMap,SEL12), 24},
	{"OFFSET(XBAR_MemMap, SEL13)", OFFSET(XBAR_MemMap,SEL13), 26},
	{"OFFSET(XBAR_MemMap, SEL14)", OFFSET(XBAR_MemMap,SEL14), 28},
	{"OFFSET(XBAR_MemMap, SEL15)", OFFSET(XBAR_MemMap,SEL15), 30},
	{"OFFSET(XBAR_MemMap, SEL16)", OFFSET(XBAR_MemMap,SEL16), 32},
	{"OFFSET(XBAR_MemMap, CTRL0)", OFFSET(XBAR_MemMap,CTRL0), 34},
	{"sizeof(XBAR_MemMap)", sizeof(struct XBAR_MemMap), 36},
	{"OFFSET(CMP_MemMap, DACCR)", OFFSET(CMP_MemMap,DACCR), 4},
	{"OFFSET(CMP_MemMap, CR0)", OFFSET(CMP_MemMap,CR0), 0},
	{"OFFSET(CMP_MemMap, CR1)", OFFSET(CMP_MemMap,CR1), 1},
	{"OFFSET(CMP_MemMap, FPR)", OFFSET(CMP_MemMap,FPR), 2},
	{"OFFSET(CMP_MemMap, SCR)", OFFSET(CMP_MemMap,SCR), 3},
	{"OFFSET(CMP_MemMap, MUXCR)", OFFSET(CMP_MemMap,MUXCR), 5},
	{"sizeof(CMP_MemMap)", sizeof(struct CMP_MemMap), 6},
	{"OFFSET(DMAMUX_MemMap, CHCFG)", OFFSET(DMAMUX_MemMap,CHCFG), 0},
	{"sizeof(DMAMUX_MemMap)", sizeof(struct DMAMUX_MemMap), 1},
	{"OFFSET(GPIO_MemMap, PDOR)", OFFSET(GPIO_MemMap,PDOR), 0},
	{"OFFSET(GPIO_MemMap, PDIR)", OFFSET(GPIO_MemMap,PDIR), 16},
	{"OFFSET(GPIO_MemMap, PDDR)", OFFSET(GPIO_MemMap,PDDR), 20},
	{"OFFSET(GPIO_MemMap, GACR)", OFFSET(GPIO_MemMap,GACR), 28},
	{"sizeof(GPIO_MemMap)", sizeof(struct GPIO_MemMap), 29},
	{"OFFSET(I2C_MemMap, A1)", OFFSET(I2C_MemMap,A1), 0},
	{"OFFSET(I2C_MemMap, F)", OFFSET(I2C_MemMap,F), 1},
	{"OFFSET(I2C_MemMap, D)", OFFSET(I2C_MemMap,D), 4},
	{"OFFSET(I2C_MemMap, FLT)", OFFSET(I2C_MemMap,FLT), 6},
	{"OFFSET(I2C_MemMap, RA)", OFFSET(I2C_MemMap,RA), 7},
	{"OFFSET(I2C_MemMap, SMB)", OFFSET(I2C_MemMap,SMB), 8},
	{"OFFSET(I2C_MemMap, A2)", OFFSET(I2C_MemMap,A2), 9},
	{"OFFSET(I2C_MemMap, SLTH)", OFFSET(I2C_MemMap,SLTH), 10},
	{"OFFSET(I2C_MemMap, SLTL)", OFFSET(I2C_MemMap,SLTL), 11},
	{"sizeof(I2C_MemMap)", sizeof(struct I2C_MemMap), 12},
	{"OFFSET(PIT_MemMap, MCR)", OFFSET(PIT_MemMap,MCR), 0},
	{"sizeof(PIT_MemMap)", sizeof(struct PIT_MemMap), 288},
	{"OFFSET(PORT_MemMap, PCR)", OFFSET(PORT_MemMap,PCR[0]), 0},
	{"OFFSET(PORT_MemMap, GPCLR)", OFFSET(PORT_MemMap,GPCLR), 128},
	{"OFFSET(PORT_MemMap, GPCHR)", OFFSET(PORT_MemMap,GPCHR), 132},
	{"OFFSET(PORT_MemMap, ISFR)", OFFSET(PORT_MemMap,ISFR), 160},
	{"sizeof(PORT_MemMap)", sizeof(struct PORT_MemMap), 164},
	{"OFFSET(SPI_MemMap, BR)", OFFSET(SPI_MemMap,BR), 1},
	{"OFFSET(SPI_MemMap, ML)", OFFSET(SPI_MemMap,ML), 4},
	{"OFFSET(SPI_MemMap, MH)", OFFSET(SPI_MemMap,MH), 5},
	{"OFFSET(SPI_MemMap, DL)", OFFSET(SPI_MemMap,DL), 6},
	{"OFFSET(SPI_MemMap, DH)", OFFSET(SPI_MemMap,DH), 7},
	{"OFFSET(SPI_MemMap, CI)", OFFSET(SPI_MemMap,CI), 10},
	{"sizeof(SPI_MemMap)", sizeof(struct SPI_MemMap), 12},
	{"OFFSET(TMR_MemMap, COMP1)", OFFSET(TMR_MemMap,COMP1), 0},
	{"OFFSET(TMR_MemMap, COMP2)", OFFSET(TMR_MemMap,COMP2), 2},
	{"OFFSET(TMR_MemMap, CAPT)", OFFSET(TMR_MemMap,CAPT), 4},
	{"OFFSET(TMR_MemMap, LOAD)", OFFSET(TMR_MemMap,LOAD), 6},
	{"OFFSET(TMR_MemMap, HOLD)", OFFSET(TMR_MemMap,HOLD), 8},
	{"OFFSET(TMR_MemMap, CNTR)", OFFSET(TMR_MemMap,CNTR), 10},
	{"OFFSET(TMR_MemMap, SCTRL)", OFFSET(TMR_MemMap,SCTRL), 14},
	{"OFFSET(TMR_MemMap, CMPLD1)", OFFSET(TMR_MemMap,CMPLD1), 16},
	{"OFFSET(TMR_MemMap, CMPLD2)", OFFSET(TMR_MemMap,CMPLD2), 18},
	{"OFFSET(TMR_MemMap, CSCTRL)", OFFSET(TMR_MemMap,CSCTRL), 20},
	{"OFFSET(TMR_MemMap, FILT)", OFFSET(TMR_MemMap,FILT), 22},
	{"sizeof(TMR_MemMap)", sizeof(struct TMR_MemMap), 24},
	{"OFFSET(UART_MemMap, S1)", OFFSET(UART_MemMap,S1), 4},
	{"OFFSET(UART_MemMap, S2)", OFFSET(UART_MemMap,S2), 5},
	{"OFFSET(UART_MemMap, BDH)", OFFSET(UART_MemMap,BDH), 0},
	{"OFFSET(UART_MemMap, BDL)", OFFSET(UART_MemMap,BDL), 1},
	{"OFFSET(UART_MemMap, MA1)", OFFSET(UART_MemMap,MA1), 8},
	{"OFFSET(UART_MemMap, MA2)", OFFSET(UART_MemMap,MA2), 9},
	{"OFFSET(UART_MemMap, ED)", OFFSET(UART_MemMap,ED), 12},
	{"OFFSET(UART_MemMap, MODEM)", OFFSET(UART_MemMap,MODEM), 13},
	{"OFFSET(UART_MemMap, PFIFO)", OFFSET(UART_MemMap,PFIFO), 16},
	{"OFFSET(UART_MemMap, CFIFO)", OFFSET(UART_MemMap,CFIFO), 17},
	{"OFFSET(UART_MemMap, SFIFO)", OFFSET(UART_MemMap,SFIFO), 18},
	{"OFFSET(UART_MemMap, TWFIFO)", OFFSET(UART_MemMap,TWFIFO), 19},
	{"OFFSET(UART_MemMap, TCFIFO)", OFFSET(UART_MemMap,TCFIFO), 20},
	{"OFFSET(UART_MemMap, RWFIFO)", OFFSET(UART_MemMap,RWFIFO), 21},
	{"OFFSET(UART_MemMap, RCFIFO)", OFFSET(UART_MemMap,RCFIFO), 22},
	{"OFFSET(UART_MemMap, C7816)", OFFSET(UART_MemMap,C7816), 24},
	{"OFFSET(UART_MemMap, IE7816)", OFFSET(UART_MemMap,IE7816), 25},
	{"OFFSET(UART_MemMap, IS7816)", OFFSET(UART_MemMap,IS7816), 26},
	{"OFFSET(UART_MemMap, WN7816)", OFFSET(UART_MemMap,WN7816), 28},
	{"OFFSET(UART_MemMap, ET7816)", OFFSET(UART_MemMap,ET7816), 30},
	{"OFFSET(UART_MemMap, TL7816)", OFFSET(UART_MemMap,TL7816), 31},
	{"OFFSET(UART_MemMap, WP7816T0)", OFFSET(UART_MemMap,WP7816T0), 27},
	{"OFFSET(UART_MemMap, WP7816T1)", OFFSET(UART_MemMap,WP7816T1), 27},
	{"sizeof(UART_MemMap)", sizeof(struct UART_MemMap), 32}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"RNG_CR_GO_MASK", RNG_CR_GO_MASK, MASK(0,1)},
	{"RNG_CR_GO_SHIFT", RNG_CR_GO_SHIFT, SHIFT(0)},
	{"RNG_CR_HA_MASK", RNG_CR_HA_MASK, MASK(1,1)},
	{"RNG_CR_HA_SHIFT", RNG_CR_HA_SHIFT, SHIFT(1)},
	{"RNG_CR_INTM_MASK", RNG_CR_INTM_MASK, MASK(2,1)},
	{"RNG_CR_INTM_SHIFT", RNG_CR_INTM_SHIFT, SHIFT(2)},
	{"RNG_CR_CLRI_MASK", RNG_CR_CLRI_MASK, MASK(3,1)},
	{"RNG_CR_CLRI_SHIFT", RNG_CR_CLRI_SHIFT, SHIFT(3)},
	{"RNG_CR_SLP_MASK", RNG_CR_SLP_MASK, MASK(4,1)},
	{"RNG_CR_SLP_SHIFT", RNG_CR_SLP_SHIFT, SHIFT(4)},
	{"RNG_SR_SECV_MASK", RNG_SR_SECV_MASK, MASK(0,1)},
	{"RNG_SR_SECV_SHIFT", RNG_SR_SECV_SHIFT, SHIFT(0)},
	{"RNG_SR_LRS_MASK", RNG_SR_LRS_MASK, MASK(1,1)},
	{"RNG_SR_LRS_SHIFT", RNG_SR_LRS_SHIFT, SHIFT(1)},
	{"RNG_SR_ORU_MASK", RNG_SR_ORU_MASK, MASK(2,1)},
	{"RNG_SR_ORU_SHIFT", RNG_SR_ORU_SHIFT, SHIFT(2)},
	{"RNG_SR_ERRI_MASK", RNG_SR_ERRI_MASK, MASK(3,1)},
	{"RNG_SR_ERRI_SHIFT", RNG_SR_ERRI_SHIFT, SHIFT(3)},
	{"RNG_SR_SLP_MASK", RNG_SR_SLP_MASK, MASK(4,1)},
	{"RNG_SR_SLP_SHIFT", RNG_SR_SLP_SHIFT, SHIFT(4)},
	{"RNG_SR_OREG_LVL_MASK", RNG_SR_OREG_LVL_MASK, MASK(8,8)},
	{"RNG_SR_OREG_LVL_SHIFT", RNG_SR_OREG_LVL_SHIFT, SHIFT(8)},
	{"RNG_SR_OREG_LVL_VALUE", RNG_SR_OREG_LVL(1), SHIFT_VALUE(8)},
	{"RNG_SR_OREG_SIZE_MASK", RNG_SR_OREG_SIZE_MASK, MASK(16,8)},
	{"RNG_SR_OREG_SIZE_SHIFT", RNG_SR_OREG_SIZE_SHIFT, SHIFT(16)},
	{"RNG_SR_OREG_SIZE_VALUE", RNG_SR_OREG_SIZE(1), SHIFT_VALUE(16)},
	{"RNG_ER_EXT_ENT_MASK", RNG_ER_EXT_ENT_MASK, MASK(0,32)},
	{"RNG_ER_EXT_ENT_SHIFT", RNG_ER_EXT_ENT_SHIFT, SHIFT(0)},
	{"RNG_ER_EXT_ENT_VALUE", RNG_ER_EXT_ENT(1), SHIFT_VALUE(0)},
	{"RNG_OR_RANDOUT_MASK", RNG_OR_RANDOUT_MASK, MASK(0,32)},
	{"RNG_OR_RANDOUT_SHIFT", RNG_OR_RANDOUT_SHIFT, SHIFT(0)},
	{"RNG_OR_RANDOUT_VALUE", RNG_OR_RANDOUT(1), SHIFT_VALUE(0)},
	{"ADC_SC1_ADCH_MASK", ADC_SC1_ADCH_MASK, MASK(0,5)},
	{"ADC_SC1_ADCH_SHIFT", ADC_SC1_ADCH_SHIFT, SHIFT(0)},
	{"ADC_SC1_ADCH_VALUE", ADC_SC1_ADCH(1), SHIFT_VALUE(0)},
	{"ADC_SC1_AIEN_MASK", ADC_SC1_AIEN_MASK, MASK(6,1)},
	{"ADC_SC1_AIEN_SHIFT", ADC_SC1_AIEN_SHIFT, SHIFT(6)},
	{"ADC_SC1_COCO_MASK", ADC_SC1_COCO_MASK, MASK(7,1)},
	{"ADC_SC1_COCO_SHIFT", ADC_SC1_COCO_SHIFT, SHIFT(7)},
	{"ADC_CFG1_ADICLK_MASK", ADC_CFG1_ADICLK_MASK, MASK(0,2)},
	{"ADC_CFG1_ADICLK_SHIFT", ADC_CFG1_ADICLK_SHIFT, SHIFT(0)},
	{"ADC_CFG1_ADICLK_VALUE", ADC_CFG1_ADICLK(1), SHIFT_VALUE(0)},
	{"ADC_CFG1_MODE_MASK", ADC_CFG1_MODE_MASK, MASK(2,2)},
	{"ADC_CFG1_MODE_SHIFT", ADC_CFG1_MODE_SHIFT, SHIFT(2)},
	{"ADC_CFG1_MODE_VALUE", ADC_CFG1_MODE(1), SHIFT_VALUE(2)},
	{"ADC_CFG1_ADLSMP_MASK", ADC_CFG1_ADLSMP_MASK, MASK(4,1)},
	{"ADC_CFG1_ADLSMP_SHIFT", ADC_CFG1_ADLSMP_SHIFT, SHIFT(4)},
	{"ADC_CFG1_ADIV_MASK", ADC_CFG1_ADIV_MASK, MASK(5,2)},
	{"ADC_CFG1_ADIV_SHIFT", ADC_CFG1_ADIV_SHIFT, SHIFT(5)},
	{"ADC_CFG1_ADIV_VALUE", ADC_CFG1_ADIV(1), SHIFT_VALUE(5)},
	{"ADC_CFG1_ADLPC_MASK", ADC_CFG1_ADLPC_MASK, MASK(7,1)},
	{"ADC_CFG1_ADLPC_SHIFT", ADC_CFG1_ADLPC_SHIFT, SHIFT(7)},
	{"ADC_CFG2_ADLSTS_MASK", ADC_CFG2_ADLSTS_MASK, MASK(0,2)},
	{"ADC_CFG2_ADLSTS_SHIFT", ADC_CFG2_ADLSTS_SHIFT, SHIFT(0)},
	{"ADC_CFG2_ADLSTS_VALUE", ADC_CFG2_ADLSTS(1), SHIFT_VALUE(0)},
	{"ADC_CFG2_ADHSC_MASK", ADC_CFG2_ADHSC_MASK, MASK(2,1)},
	{"ADC_CFG2_ADHSC_SHIFT", ADC_CFG2_ADHSC_SHIFT, SHIFT(2)},
	{"ADC_CFG2_ADACKEN_MASK", ADC_CFG2_ADACKEN_MASK, MASK(3,1)},
	{"ADC_CFG2_ADACKEN_SHIFT", ADC_CFG2_ADACKEN_SHIFT, SHIFT(3)},
	{"ADC_CFG2_MUXSEL_MASK", ADC_CFG2_MUXSEL_MASK, MASK(4,1)},
	{"ADC_CFG2_MUXSEL_SHIFT", ADC_CFG2_MUXSEL_SHIFT, SHIFT(4)},
	{"ADC_R_D_MASK", ADC_R_D_MASK, MASK(0,16)},
	{"ADC_R_D_SHIFT", ADC_R_D_SHIFT, SHIFT(0)},
	{"ADC_R_D_VALUE", ADC_R_D(1), SHIFT_VALUE(0)},
	{"ADC_CV1_CV_MASK", ADC_CV1_CV_MASK, MASK(0,16)},
	{"ADC_CV1_CV_SHIFT", ADC_CV1_CV_SHIFT, SHIFT(0)},
	{"ADC_CV1_CV_VALUE", ADC_CV1_CV(1), SHIFT_VALUE(0)},
	{"ADC_CV2_CV_MASK", ADC_CV2_CV_MASK, MASK(0,16)},
	{"ADC_CV2_CV_SHIFT", ADC_CV2_CV_SHIFT, SHIFT(0)},
	{"ADC_CV2_CV_VALUE", ADC_CV2_CV(1), SHIFT_VALUE(0)},
	{"ADC_SC2_REFSEL_MASK", ADC_SC2_REFSEL_MASK, MASK(0,2)},
	{"ADC_SC2_REFSEL_SHIFT", ADC_SC2_REFSEL_SHIFT, SHIFT(0)},
	{"ADC_SC2_REFSEL_VALUE", ADC_SC2_REFSEL(1), SHIFT_VALUE(0)},
	{"ADC_SC2_DMAEN_MASK", ADC_SC2_DMAEN_MASK, MASK(2,1)},
	{"ADC_SC2_DMAEN_SHIFT", ADC_SC2_DMAEN_SHIFT, SHIFT(2)},
	{"ADC_SC2_ACREN_MASK", ADC_SC2_ACREN_MASK, MASK(3,1)},
	{"ADC_SC2_ACREN_SHIFT", ADC_SC2_ACREN_SHIFT, SHIFT(3)},
	{"ADC_SC2_ACFGT_MASK", ADC_SC2_ACFGT_MASK, MASK(4,1)},
	{"ADC_SC2_ACFGT_SHIFT", ADC_SC2_ACFGT_SHIFT, SHIFT(4)},
	{"ADC_SC2_ACFE_MASK", ADC_SC2_ACFE_MASK, MASK(5,1)},
	{"ADC_SC2_ACFE_SHIFT", ADC_SC2_ACFE_SHIFT, SHIFT(5)},
	{"ADC_SC2_ADTRG_MASK", ADC_SC2_ADTRG_MASK, MASK(6,1)},
	{"ADC_SC2_ADTRG_SHIFT", ADC_SC2_ADTRG_SHIFT, SHIFT(6)},
	{"ADC_SC2_ADACT_MASK", ADC_SC2_ADACT_MASK, MASK(7,1)},
	{"ADC_SC2_ADACT_SHIFT", ADC_SC2_ADACT_SHIFT, SHIFT(7)},
	{"ADC_SC3_AVGS_MASK", ADC_SC3_AVGS_MASK, MASK(0,2)},
	{"ADC_SC3_AVGS_SHIFT", ADC_SC3_AVGS_SHIFT, SHIFT(0)},
	{"ADC_SC3_AVGS_VALUE", ADC_SC3_AVGS(1), SHIFT_VALUE(0)},
	{"ADC_SC3_AVGE_MASK", ADC_SC3_AVGE_MASK, MASK(2,1)},
	{"ADC_SC3_AVGE_SHIFT", ADC_SC3_AVGE_SHIFT, SHIFT(2)},
	{"ADC_SC3_ADCO_MASK", ADC_SC3_ADCO_MASK, MASK(3,1)},
	{"ADC_SC3_ADCO_SHIFT", ADC_SC3_ADCO_SHIFT, SHIFT(3)},
	{"ADC_SC3_CALF_MASK", ADC_SC3_CALF_MASK, MASK(6,1)},
	{"ADC_SC3_CALF_SHIFT", ADC_SC3_CALF_SHIFT, SHIFT(6)},
	{"ADC_SC3_CAL_MASK", ADC_SC3_CAL_MASK, MASK(7,1)},
	{"ADC_SC3_CAL_SHIFT", ADC_SC3_CAL_SHIFT, SHIFT(7)},
	{"ADC_OFS_OFS_MASK", ADC_OFS_OFS_MASK, MASK(0,16)},
	{"ADC_OFS_OFS_SHIFT", ADC_OFS_OFS_SHIFT, SHIFT(0)},
	{"ADC_OFS_OFS_VALUE", ADC_OFS_OFS(1), SHIFT_VALUE(0)},
	{"ADC_PG_PG_MASK", ADC_PG_PG_MASK, MASK(0,16)},
	{"ADC_PG_PG_SHIFT", ADC_PG_PG_SHIFT, SHIFT(0)},
	{"ADC_PG_PG_VALUE", ADC_PG_PG(1), SHIFT_VALUE(0)},
	{"ADC_CLPD_CLPD_MASK", ADC_CLPD_CLPD_MASK, MASK(0,6)},
	{"ADC_CLPD_CLPD_SHIFT", ADC_CLPD_CLPD_SHIFT, SHIFT(0)},
	{"ADC_CLPD_CLPD_VALUE", ADC_CLPD_CLPD(1), SHIFT_VALUE(0)},
	{"ADC_CLPS_CLPS_MASK", ADC_CLPS_CLPS_MASK, MASK(0,6)},
	{"ADC_CLPS_CLPS_SHIFT", ADC_CLPS_CLPS_SHIFT, SHIFT(0)},
	{"ADC_CLPS_CLPS_VALUE", ADC_CLPS_CLPS(1), SHIFT_VALUE(0)},
	{"ADC_CLP4_CLP4_MASK", ADC_CLP4_CLP4_MASK, MASK(0,10)},
	{"ADC_CLP4_CLP4_SHIFT", ADC_CLP4_CLP4_SHIFT, SHIFT(0)},
	{"ADC_CLP4_CLP4_VALUE", ADC_CLP4_CLP4(1), SHIFT_VALUE(0)},
	{"ADC_CLP3_CLP3_MASK", ADC_CLP3_CLP3_MASK, MASK(0,9)},
	{"ADC_CLP3_CLP3_SHIFT", ADC_CLP3_CLP3_SHIFT, SHIFT(0)},
	{"ADC_CLP3_CLP3_VALUE", ADC_CLP3_CLP3(1), SHIFT_VALUE(0)},
	{"ADC_CLP2_CLP2_MASK", ADC_CLP2_CLP2_MASK, MASK(0,8)},
	{"ADC_CLP2_CLP2_SHIFT", ADC_CLP2_CLP2_SHIFT, SHIFT(0)},
	{"ADC_CLP2_CLP2_VALUE", ADC_CLP2_CLP2(1), SHIFT_VALUE(0)},
	{"ADC_CLP1_CLP1_MASK", ADC_CLP1_CLP1_MASK, MASK(0,7)},
	{"ADC_CLP1_CLP1_SHIFT", ADC_CLP1_CLP1_SHIFT, SHIFT(0)},
	{"ADC_CLP1_CLP1_VALUE", ADC_CLP1_CLP1(1), SHIFT_VALUE(0)},
	{"ADC_CLP0_CLP0_MASK", ADC_CLP0_CLP0_MASK, MASK(0,6)},
	{"ADC_CLP0_CLP0_SHIFT", ADC_CLP0_CLP0_SHIFT, SHIFT(0)},
	{"ADC_CLP0_CLP0_VALUE", ADC_CLP0_CLP0(1), SHIFT_VALUE(0)},
	{"EWM_CTRL_EWMEN_MASK", EWM_CTRL_EWMEN_MASK, MASK(0,1)},
	{"EWM_CTRL_EWMEN_SHIFT", EWM_CTRL_EWMEN_SHIFT, SHIFT(0)},
	{"EWM_CTRL_ASSIN_MASK", EWM_CTRL_ASSIN_MASK, MASK(1,1)},
	{"EWM_CTRL_ASSIN_SHIFT", EWM_CTRL_ASSIN_SHIFT, SHIFT(1)},
	{"EWM_CTRL_INEN_MASK", EWM_CTRL_INEN_MASK, MASK(2,1)},
	{"EWM_CTRL_INEN_SHIFT", EWM_CTRL_INEN_SHIFT, SHIFT(2)},
	{"EWM_CTRL_INTEN_MASK", EWM_CTRL_INTEN_MASK, MASK(3,1)},
	{"EWM_CTRL_INTEN_SHIFT", EWM_CTRL_INTEN_SHIFT, SHIFT(3)},
	{"EWM_SERV_SERVICE_MASK", EWM_SERV_SERVICE_MASK, MASK(0,8)},
	{"EWM_SERV_SERVICE_SHIFT", EWM_SERV_SERVICE_SHIFT, SHIFT(0)},
	{"EWM_SERV_SERVICE_VALUE", EWM_SERV_SERVICE(1), SHIFT_VALUE(0)},
	{"EWM_CMPL_COMPAREL_MASK", EWM_CMPL_COMPAREL_MASK, MASK(0,8)},
	{"EWM_CMPL_COMPAREL_SHIFT", EWM_CMPL_COMPAREL_SHIFT, SHIFT(0)},
	{"EWM_CMPL_COMPAREL_VALUE", EWM_CMPL_COMPAREL(1), SHIFT_VALUE(0)},
	{"EWM_CMPH_COMPAREH_MASK", EWM_CMPH_COMPAREH_MASK, MASK(0,8)},
	{"EWM_CMPH_COMPAREH_SHIFT", EWM_CMPH_COMPAREH_SHIFT, SHIFT(0)},
	{"EWM_CMPH_COMPAREH_VALUE", EWM_CMPH_COMPAREH(1), SHIFT_VALUE(0)},
	{"AFE_CFR_HW_TRG_MASK", AFE_CFR_HW_TRG_MASK, MASK(9,1)},
	{"AFE_CFR_HW_TRG_SHIFT", AFE_CFR_HW_TRG_SHIFT, SHIFT(9)},
	{"AFE_CFR_DEC_CLK_INP_SEL_MASK", AFE_CFR_DEC_CLK_INP_SEL_MASK, MASK(10,1)},
	{"AFE_CFR_DEC_CLK_INP_SEL_SHIFT", AFE_CFR_DEC_CLK_INP_SEL_SHIFT, SHIFT(10)},
	{"AFE_CFR_DEC_CLK_EDGE_SEL_MASK", AFE_CFR_DEC_CLK_EDGE_SEL_MASK, MASK(11,1)},
	{"AFE_CFR_DEC_CLK_EDGE_SEL_SHIFT", AFE_CFR_DEC_CLK_EDGE_SEL_SHIFT, SHIFT(11)},
	{"AFE_CFR_CC_MASK", AFE_CFR_CC_MASK, MASK(12,1)},
	{"AFE_CFR_CC_SHIFT", AFE_CFR_CC_SHIFT, SHIFT(12)},
	{"AFE_CFR_DEC_EN_MASK", AFE_CFR_DEC_EN_MASK, MASK(13,1)},
	{"AFE_CFR_DEC_EN_SHIFT", AFE_CFR_DEC_EN_SHIFT, SHIFT(13)},
	{"AFE_CFR_SD_MOD_EN_MASK", AFE_CFR_SD_MOD_EN_MASK, MASK(14,1)},
	{"AFE_CFR_SD_MOD_EN_SHIFT", AFE_CFR_SD_MOD_EN_SHIFT, SHIFT(14)},
	{"AFE_CFR_BYP_MODE_MASK", AFE_CFR_BYP_MODE_MASK, MASK(17,1)},
	{"AFE_CFR_BYP_MODE_SHIFT", AFE_CFR_BYP_MODE_SHIFT, SHIFT(17)},
	{"AFE_CFR_PGA_GAIN_SEL_MASK", AFE_CFR_PGA_GAIN_SEL_MASK, MASK(19,3)},
	{"AFE_CFR_PGA_GAIN_SEL_SHIFT", AFE_CFR_PGA_GAIN_SEL_SHIFT, SHIFT(19)},
	{"AFE_CFR_PGA_GAIN_SEL_VALUE", AFE_CFR_PGA_GAIN_SEL(1), SHIFT_VALUE(19)},
	{"AFE_CFR_PGA_EN_MASK", AFE_CFR_PGA_EN_MASK, MASK(24,1)},
	{"AFE_CFR_PGA_EN_SHIFT", AFE_CFR_PGA_EN_SHIFT, SHIFT(24)},
	{"AFE_CFR_DEC_OSR_MASK", AFE_CFR_DEC_OSR_MASK, MASK(29,3)},
	{"AFE_CFR_DEC_OSR_SHIFT", AFE_CFR_DEC_OSR_SHIFT, SHIFT(29)},
	{"AFE_CFR_DEC_OSR_VALUE", AFE_CFR_DEC_OSR(1), SHIFT_VALUE(29)},
	{"AFE_CR_STRTUP_CNT_MASK", AFE_CR_STRTUP_CNT_MASK, MASK(9,7)},
	{"AFE_CR_STRTUP_CNT_SHIFT", AFE_CR_STRTUP_CNT_SHIFT, SHIFT(9)},
	{"AFE_CR_STRTUP_CNT_VALUE", AFE_CR_STRTUP_CNT(1), SHIFT_VALUE(9)},
	{"AFE_CR_RESULT_FORMAT_MASK", AFE_CR_RESULT_FORMAT_MASK, MASK(18,1)},
	{"AFE_CR_RESULT_FORMAT_SHIFT", AFE_CR_RESULT_FORMAT_SHIFT, SHIFT(18)},
	{"AFE_CR_DLY_OK_MASK", AFE_CR_DLY_OK_MASK, MASK(21,1)},
	{"AFE_CR_DLY_OK_SHIFT", AFE_CR_DLY_OK_SHIFT, SHIFT(21)},
	{"AFE_CR_RST_B_MASK", AFE_CR_RST_B_MASK, MASK(22,1)},
	{"AFE_CR_RST_B_SHIFT", AFE_CR_RST_B_SHIFT, SHIFT(22)},
	{"AFE_CR_LPM_EN_MASK", AFE_CR_LPM_EN_MASK, MASK(25,1)},
	{"AFE_CR_LPM_EN_SHIFT", AFE_CR_LPM_EN_SHIFT, SHIFT(25)},
	{"AFE_CR_SOFT_TRG3_MASK", AFE_CR_SOFT_TRG3_MASK, MASK(27,1)},
	{"AFE_CR_SOFT_TRG3_SHIFT", AFE_CR_SOFT_TRG3_SHIFT, SHIFT(27)},
	{"AFE_CR_SOFT_TRG2_MASK", AFE_CR_SOFT_TRG2_MASK, MASK(28,1)},
	{"AFE_CR_SOFT_TRG2_SHIFT", AFE_CR_SOFT_TRG2_SHIFT, SHIFT(28)},
	{"AFE_CR_SOFT_TRG1_MASK", AFE_CR_SOFT_TRG1_MASK, MASK(29,1)},
	{"AFE_CR_SOFT_TRG1_SHIFT", AFE_CR_SOFT_TRG1_SHIFT, SHIFT(29)},
	{"AFE_CR_SOFT_TRG0_MASK", AFE_CR_SOFT_TRG0_MASK, MASK(30,1)},
	{"AFE_CR_SOFT_TRG0_SHIFT", AFE_CR_SOFT_TRG0_SHIFT, SHIFT(30)},
	{"AFE_CR_MSTR_EN_MASK", AFE_CR_MSTR_EN_MASK, MASK(31,1)},
	{"AFE_CR_MSTR_EN_SHIFT", AFE_CR_MSTR_EN_SHIFT, SHIFT(31)},
	{"AFE_CKR_CLS_MASK", AFE_CKR_CLS_MASK, MASK(21,2)},
	{"AFE_CKR_CLS_SHIFT", AFE_CKR_CLS_SHIFT, SHIFT(21)},
	{"AFE_CKR_CLS_VALUE", AFE_CKR_CLS(1), SHIFT_VALUE(21)},
	{"AFE_CKR_DIV_MASK", AFE_CKR_DIV_MASK, MASK(28,4)},
	{"AFE_CKR_DIV_SHIFT", AFE_CKR_DIV_SHIFT, SHIFT(28)},
	{"AFE_CKR_DIV_VALUE", AFE_CKR_DIV(1), SHIFT_VALUE(28)},
	{"AFE_DI_INTEN3_MASK", AFE_DI_INTEN3_MASK, MASK(23,1)},
	{"AFE_DI_INTEN3_SHIFT", AFE_DI_INTEN3_SHIFT, SHIFT(23)},
	{"AFE_DI_INTEN2_MASK", AFE_DI_INTEN2_MASK, MASK(24,1)},
	{"AFE_DI_INTEN2_SHIFT", AFE_DI_INTEN2_SHIFT, SHIFT(24)},
	{"AFE_DI_INTEN1_MASK", AFE_DI_INTEN1_MASK, MASK(25,1)},
	{"AFE_DI_INTEN1_SHIFT", AFE_DI_INTEN1_SHIFT, SHIFT(25)},
	{"AFE_DI_INTEN0_MASK", AFE_DI_INTEN0_MASK, MASK(26,1)},
	{"AFE_DI_INTEN0_SHIFT", AFE_DI_INTEN0_SHIFT, SHIFT(26)},
	{"AFE_DI_DMAEN3_MASK", AFE_DI_DMAEN3_MASK, MASK(28,1)},
	{"AFE_DI_DMAEN3_SHIFT", AFE_DI_DMAEN3_SHIFT, SHIFT(28)},
	{"AFE_DI_DMAEN2_MASK", AFE_DI_DMAEN2_MASK, MASK(29,1)},
	{"AFE_DI_DMAEN2_SHIFT", AFE_DI_DMAEN2_SHIFT, SHIFT(29)},
	{"AFE_DI_DMAEN1_MASK", AFE_DI_DMAEN1_MASK, MASK(30,1)},
	{"AFE_DI_DMAEN1_SHIFT", AFE_DI_DMAEN1_SHIFT, SHIFT(30)},
	{"AFE_DI_DMAEN0_MASK", AFE_DI_DMAEN0_MASK, MASK(31,1)},
	{"AFE_DI_DMAEN0_SHIFT", AFE_DI_DMAEN0_SHIFT, SHIFT(31)},
	{"AFE_DR_DLY_MASK", AFE_DR_DLY_MASK, MASK(0,11)},
	{"AFE_DR_DLY_SHIFT", AFE_DR_DLY_SHIFT, SHIFT(0)},
	{"AFE_DR_DLY_VALUE", AFE_DR_DLY(1), SHIFT_VALUE(0)},
	{"AFE_RR_SDR_MASK", AFE_RR_SDR_MASK, MASK(0,23)},
	{"AFE_RR_SDR_SHIFT", AFE_RR_SDR_SHIFT, SHIFT(0)},
	{"AFE_RR_SDR_VALUE", AFE_RR_SDR(1), SHIFT_VALUE(0)},
	{"AFE_RR_SIGN_BITS_MASK", AFE_RR_SIGN_BITS_MASK, MASK(23,9)},
	{"AFE_RR_SIGN_BITS_SHIFT", AFE_RR_SIGN_BITS_SHIFT, SHIFT(23)},
	{"AFE_RR_SIGN_BITS_VALUE", AFE_RR_SIGN_BITS(1), SHIFT_VALUE(23)},
	{"AFE_SR_RDY3_MASK", AFE_SR_RDY3_MASK, MASK(16,1)},
	{"AFE_SR_RDY3_SHIFT", AFE_SR_RDY3_SHIFT, SHIFT(16)},
	{"AFE_SR_RDY2_MASK", AFE_SR_RDY2_MASK, MASK(17,1)},
	{"AFE_SR_RDY2_SHIFT", AFE_SR_RDY2_SHIFT, SHIFT(17)},
	{"AFE_SR_RDY1_MASK", AFE_SR_RDY1_MASK, MASK(18,1)},
	{"AFE_SR_RDY1_SHIFT", AFE_SR_RDY1_SHIFT, SHIFT(18)},
	{"AFE_SR_RDY0_MASK", AFE_SR_RDY0_MASK, MASK(19,1)},
	{"AFE_SR_RDY0_SHIFT", AFE_SR_RDY0_SHIFT, SHIFT(19)},
	{"AFE_SR_OVR3_MASK", AFE_SR_OVR3_MASK, MASK(21,1)},
	{"AFE_SR_OVR3_SHIFT", AFE_SR_OVR3_SHIFT, SHIFT(21)},
	{"AFE_SR_OVR2_MASK", AFE_SR_OVR2_MASK, MASK(22,1)},
	{"AFE_SR_OVR2_SHIFT", AFE_SR_OVR2_SHIFT, SHIFT(22)},
	{"AFE_SR_OVR1_MASK", AFE_SR_OVR1_MASK, MASK(23,1)},
	{"AFE_SR_OVR1_SHIFT", AFE_SR_OVR1_SHIFT, SHIFT(23)},
	{"AFE_SR_OVR0_MASK", AFE_SR_OVR0_MASK, MASK(24,1)},
	{"AFE_SR_OVR0_SHIFT", AFE_SR_OVR0_SHIFT, SHIFT(24)},
	{"AFE_SR_COC3_MASK", AFE_SR_COC3_MASK, MASK(28,1)},
	{"AFE_SR_COC3_SHIFT", AFE_SR_COC3_SHIFT, SHIFT(28)},
	{"AFE_SR_COC2_MASK", AFE_SR_COC2_MASK, MASK(29,1)},
	{"AFE_SR_COC2_SHIFT", AFE_SR_COC2_SHIFT, SHIFT(29)},
	{"AFE_SR_COC1_MASK", AFE_SR_COC1_MASK, MASK(30,1)},
	{"AFE_SR_COC1_SHIFT", AFE_SR_COC1_SHIFT, SHIFT(30)},
	{"AFE_SR_COC0_MASK", AFE_SR_COC0_MASK, MASK(31,1)},
	{"AFE_SR_COC0_SHIFT", AFE_SR_COC0_SHIFT, SHIFT(31)},
	{"MCG_C1_IREFSTEN_MASK", MCG_C1_IREFSTEN_MASK, MASK(0,1)},
	{"MCG_C1_IREFSTEN_SHIFT", MCG_C1_IREFSTEN_SHIFT, SHIFT(0)},
	{"MCG_C1_IRCLKEN_MASK", MCG_C1_IRCLKEN_MASK, MASK(1,1)},
	{"MCG_C1_IRCLKEN_SHIFT", MCG_C1_IRCLKEN_SHIFT, SHIFT(1)},
	{"MCG_C1_IREFS_MASK", MCG_C1_IREFS_MASK, MASK(2,1)},
	{"MCG_C1_IREFS_SHIFT", MCG_C1_IREFS_SHIFT, SHIFT(2)},
	{"MCG_C1_CLKS_MASK", MCG_C1_CLKS_MASK, MASK(6,2)},
	{"MCG_C1_CLKS_SHIFT", MCG_C1_CLKS_SHIFT, SHIFT(6)},
	{"MCG_C1_CLKS_VALUE", MCG_C1_CLKS(1), SHIFT_VALUE(6)},
	{"MCG_C3_SCTRIM_MASK", MCG_C3_SCTRIM_MASK, MASK(0,8)},
	{"MCG_C3_SCTRIM_SHIFT", MCG_C3_SCTRIM_SHIFT, SHIFT(0)},
	{"MCG_C3_SCTRIM_VALUE", MCG_C3_SCTRIM(1), SHIFT_VALUE(0)},
	{"MCG_C4_SCFTRIM_MASK", MCG_C4_SCFTRIM_MASK, MASK(0,1)},
	{"MCG_C4_SCFTRIM_SHIFT", MCG_C4_SCFTRIM_SHIFT, SHIFT(0)},
	{"MCG_S_CLKST_MASK", MCG_S_CLKST_MASK, MASK(2,2)},
	{"MCG_S_CLKST_SHIFT", MCG_S_CLKST_SHIFT, SHIFT(2)},
	{"MCG_S_CLKST_VALUE", MCG_S_CLKST(1), SHIFT_VALUE(2)},
	{"MCG_S_IREFST_MASK", MCG_S_IREFST_MASK, MASK(4,1)},
	{"MCG_S_IREFST_SHIFT", MCG_S_IREFST_SHIFT, SHIFT(4)},
	{"MCG_C1_FRDIV_MASK", MCG_C1_FRDIV_MASK, MASK(3,3)},
	{"MCG_C1_FRDIV_SHIFT", MCG_C1_FRDIV_SHIFT, SHIFT(3)},
	{"MCG_C1_FRDIV_VALUE", MCG_C1_FRDIV(1), SHIFT_VALUE(3)},
	{"MCG_C2_IRCS_MASK", MCG_C2_IRCS_MASK, MASK(0,1)},
	{"MCG_C2_IRCS_SHIFT", MCG_C2_IRCS_SHIFT, SHIFT(0)},
	{"MCG_C2_LP_MASK", MCG_C2_LP_MASK, MASK(1,1)},
	{"MCG_C2_LP_SHIFT", MCG_C2_LP_SHIFT, SHIFT(1)},
	{"MCG_C2_EREFS0_MASK", MCG_C2_EREFS0_MASK, MASK(2,1)},
	{"MCG_C2_EREFS0_SHIFT", MCG_C2_EREFS0_SHIFT, SHIFT(2)},
	{"MCG_C2_HGO0_MASK", MCG_C2_HGO0_MASK, MASK(3,1)},
	{"MCG_C2_HGO0_SHIFT", MCG_C2_HGO0_SHIFT, SHIFT(3)},
	{"MCG_C2_RANGE0_MASK", MCG_C2_RANGE0_MASK, MASK(4,2)},
	{"MCG_C2_RANGE0_SHIFT", MCG_C2_RANGE0_SHIFT, SHIFT(4)},
	{"MCG_C2_RANGE0_VALUE", MCG_C2_RANGE0(1), SHIFT_VALUE(4)},
	{"MCG_C2_LOCRE0_MASK", MCG_C2_LOCRE0_MASK, MASK(7,1)},
	{"MCG_C2_LOCRE0_SHIFT", MCG_C2_LOCRE0_SHIFT, SHIFT(7)},
	{"MCG_C4_FCTRIM_MASK", MCG_C4_FCTRIM_MASK, MASK(1,4)},
	{"MCG_C4_FCTRIM_SHIFT", MCG_C4_FCTRIM_SHIFT, SHIFT(1)},
	{"MCG_C4_FCTRIM_VALUE", MCG_C4_FCTRIM(1), SHIFT_VALUE(1)},
	{"MCG_C4_DRST_DRS_MASK", MCG_C4_DRST_DRS_MASK, MASK(5,2)},
	{"MCG_C4_DRST_DRS_SHIFT", MCG_C4_DRST_DRS_SHIFT, SHIFT(5)},
	{"MCG_C4_DRST_DRS_VALUE", MCG_C4_DRST_DRS(1), SHIFT_VALUE(5)},
	{"MCG_C4_DMX32_MASK", MCG_C4_DMX32_MASK, MASK(7,1)},
	{"MCG_C4_DMX32_SHIFT", MCG_C4_DMX32_SHIFT, SHIFT(7)},
	{"MCG_C5_PLLSTEN0_MASK", MCG_C5_PLLSTEN0_MASK, MASK(5,1)},
	{"MCG_C5_PLLSTEN0_SHIFT", MCG_C5_PLLSTEN0_SHIFT, SHIFT(5)},
	{"MCG_C5_PLLCLKEN0_MASK", MCG_C5_PLLCLKEN0_MASK, MASK(6,1)},
	{"MCG_C5_PLLCLKEN0_SHIFT", MCG_C5_PLLCLKEN0_SHIFT, SHIFT(6)},
	{"MCG_C6_CHGPMP_BIAS_MASK", MCG_C6_CHGPMP_BIAS_MASK, MASK(0,5)},
	{"MCG_C6_CHGPMP_BIAS_SHIFT", MCG_C6_CHGPMP_BIAS_SHIFT, SHIFT(0)},
	{"MCG_C6_CHGPMP_BIAS_VALUE", MCG_C6_CHGPMP_BIAS(1), SHIFT_VALUE(0)},
	{"MCG_C6_CME0_MASK", MCG_C6_CME0_MASK, MASK(5,1)},
	{"MCG_C6_CME0_SHIFT", MCG_C6_CME0_SHIFT, SHIFT(5)},
	{"MCG_C6_PLLS_MASK", MCG_C6_PLLS_MASK, MASK(6,1)},
	{"MCG_C6_PLLS_SHIFT", MCG_C6_PLLS_SHIFT, SHIFT(6)},
	{"MCG_C6_LOLIE0_MASK", MCG_C6_LOLIE0_MASK, MASK(7,1)},
	{"MCG_C6_LOLIE0_SHIFT", MCG_C6_LOLIE0_SHIFT, SHIFT(7)},
	{"MCG_S_IRCST_MASK", MCG_S_IRCST_MASK, MASK(0,1)},
	{"MCG_S_IRCST_SHIFT", MCG_S_IRCST_SHIFT, SHIFT(0)},
	{"MCG_S_OSCINIT0_MASK", MCG_S_OSCINIT0_MASK, MASK(1,1)},
	{"MCG_S_OSCINIT0_SHIFT", MCG_S_OSCINIT0_SHIFT, SHIFT(1)},
	{"MCG_S_PLLST_MASK", MCG_S_PLLST_MASK, MASK(5,1)},
	{"MCG_S_PLLST_SHIFT", MCG_S_PLLST_SHIFT, SHIFT(5)},
	{"MCG_S_LOCK0_MASK", MCG_S_LOCK0_MASK, MASK(6,1)},
	{"MCG_S_LOCK0_SHIFT", MCG_S_LOCK0_SHIFT, SHIFT(6)},
	{"MCG_S_LOLS0_MASK", MCG_S_LOLS0_MASK, MASK(7,1)},
	{"MCG_S_LOLS0_SHIFT", MCG_S_LOLS0_SHIFT, SHIFT(7)},
	{"MCG_SC_LOCS0_MASK", MCG_SC_LOCS0_MASK, MASK(0,1)},
	{"MCG_SC_LOCS0_SHIFT", MCG_SC_LOCS0_SHIFT, SHIFT(0)},
	{"MCG_SC_FCRDIV_MASK", MCG_SC_FCRDIV_MASK, MASK(1,3)},
	{"MCG_SC_FCRDIV_SHIFT", MCG_SC_FCRDIV_SHIFT, SHIFT(1)},
	{"MCG_SC_FCRDIV_VALUE", MCG_SC_FCRDIV(1), SHIFT_VALUE(1)},
	{"MCG_SC_FLTPRSRV_MASK", MCG_SC_FLTPRSRV_MASK, MASK(4,1)},
	{"MCG_SC_FLTPRSRV_SHIFT", MCG_SC_FLTPRSRV_SHIFT, SHIFT(4)},
	{"MCG_SC_ATMF_MASK", MCG_SC_ATMF_MASK, MASK(5,1)},
	{"MCG_SC_ATMF_SHIFT", MCG_SC_ATMF_SHIFT, SHIFT(5)},
	{"MCG_SC_ATMS_MASK", MCG_SC_ATMS_MASK, MASK(6,1)},
	{"MCG_SC_ATMS_SHIFT", MCG_SC_ATMS_SHIFT, SHIFT(6)},
	{"MCG_SC_ATME_MASK", MCG_SC_ATME_MASK, MASK(7,1)},
	{"MCG_SC_ATME_SHIFT", MCG_SC_ATME_SHIFT, SHIFT(7)},
	{"MCG_ATCVH_ATCVH_MASK", MCG_ATCVH_ATCVH_MASK, MASK(0,8)},
	{"MCG_ATCVH_ATCVH_SHIFT", MCG_ATCVH_ATCVH_SHIFT, SHIFT(0)},
	{"MCG_ATCVH_ATCVH_VALUE", MCG_ATCVH_ATCVH(1), SHIFT_VALUE(0)},
	{"MCG_ATCVL_ATCVL_MASK", MCG_ATCVL_ATCVL_MASK, MASK(0,8)},
	{"MCG_ATCVL_ATCVL_SHIFT", MCG_ATCVL_ATCVL_SHIFT, SHIFT(0)},
	{"MCG_ATCVL_ATCVL_VALUE", MCG_ATCVL_ATCVL(1), SHIFT_VALUE(0)},
	{"MCG_C7_OSCSEL_MASK", MCG_C7_OSCSEL_MASK, MASK(0,1)},
	{"MCG_C7_OSCSEL_SHIFT", MCG_C7_OSCSEL_SHIFT, SHIFT(0)},
	{"MCG_C7_PLL32KREFSEL_MASK", MCG_C7_PLL32KREFSEL_MASK, MASK(6,2)},
	{"MCG_C7_PLL32KREFSEL_SHIFT", MCG_C7_PLL32KREFSEL_SHIFT, SHIFT(6)},
	{"MCG_C7_PLL32KREFSEL_VALUE", MCG_C7_PLL32KREFSEL(1), SHIFT_VALUE(6)},
	{"MCG_C8_LOCS1_MASK", MCG_C8_LOCS1_MASK, MASK(0,1)},
	{"MCG_C8_LOCS1_SHIFT", MCG_C8_LOCS1_SHIFT, SHIFT(0)},
	{"MCG_C8_COARSE_LOLIE_MASK", MCG_C8_COARSE_LOLIE_MASK, MASK(4,1)},
	{"MCG_C8_COARSE_LOLIE_SHIFT", MCG_C8_COARSE_LOLIE_SHIFT, SHIFT(4)},
	{"MCG_C8_CME1_MASK", MCG_C8_CME1_MASK, MASK(5,1)},
	{"MCG_C8_CME1_SHIFT", MCG_C8_CME1_SHIFT, SHIFT(5)},
	{"MCG_C8_LOLRE_MASK", MCG_C8_LOLRE_MASK, MASK(6,1)},
	{"MCG_C8_LOLRE_SHIFT", MCG_C8_LOLRE_SHIFT, SHIFT(6)},
	{"MCG_C8_LOCRE1_MASK", MCG_C8_LOCRE1_MASK, MASK(7,1)},
	{"MCG_C8_LOCRE1_SHIFT", MCG_C8_LOCRE1_SHIFT, SHIFT(7)},
	{"MCG_C9_COARSE_LOCK_MASK", MCG_C9_COARSE_LOCK_MASK, MASK(6,1)},
	{"MCG_C9_COARSE_LOCK_SHIFT", MCG_C9_COARSE_LOCK_SHIFT, SHIFT(6)},
	{"MCG_C9_COARSE_LOLS_MASK", MCG_C9_COARSE_LOLS_MASK, MASK(7,1)},
	{"MCG_C9_COARSE_LOLS_SHIFT", MCG_C9_COARSE_LOLS_SHIFT, SHIFT(7)},
	{"CRC_DATALL_DATALL_MASK", CRC_DATALL_DATALL_MASK, MASK(0,8)},
	{"CRC_DATALL_DATALL_SHIFT", CRC_DATALL_DATALL_SHIFT, SHIFT(0)},
	{"CRC_DATALL_DATALL_VALUE", CRC_DATALL_DATALL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LL_MASK", CRC_DATA_LL_MASK, MASK(0,8)},
	{"CRC_DATA_LL_SHIFT", CRC_DATA_LL_SHIFT, SHIFT(0)},
	{"CRC_DATA_LL_VALUE", CRC_DATA_LL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LU_MASK", CRC_DATA_LU_MASK, MASK(8,8)},
	{"CRC_DATA_LU_SHIFT", CRC_DATA_LU_SHIFT, SHIFT(8)},
	{"CRC_DATA_LU_VALUE", CRC_DATA_LU(1), SHIFT_VALUE(8)},
	{"CRC_DATA_HL_MASK", CRC_DATA_HL_MASK, MASK(16,8)},
	{"CRC_DATA_HL_SHIFT", CRC_DATA_HL_SHIFT, SHIFT(16)},
	{"CRC_DATA_HL_VALUE", CRC_DATA_HL(1), SHIFT_VALUE(16)},
	{"CRC_DATA_HU_MASK", CRC_DATA_HU_MASK, MASK(24,8)},
	{"CRC_DATA_HU_SHIFT", CRC_DATA_HU_SHIFT, SHIFT(24)},
	{"CRC_DATA_HU_VALUE", CRC_DATA_HU(1), SHIFT_VALUE(24)},
	{"CRC_DATAL_DATAL_MASK", CRC_DATAL_DATAL_MASK, MASK(0,16)},
	{"CRC_DATAL_DATAL_SHIFT", CRC_DATAL_DATAL_SHIFT, SHIFT(0)},
	{"CRC_DATAL_DATAL_VALUE", CRC_DATAL_DATAL(1), SHIFT_VALUE(0)},
	{"CRC_DATALU_DATALU_MASK", CRC_DATALU_DATALU_MASK, MASK(0,8)},
	{"CRC_DATALU_DATALU_SHIFT", CRC_DATALU_DATALU_SHIFT, SHIFT(0)},
	{"CRC_DATALU_DATALU_VALUE", CRC_DATALU_DATALU(1), SHIFT_VALUE(0)},
	{"CRC_DATAHL_DATAHL_MASK", CRC_DATAHL_DATAHL_MASK, MASK(0,8)},
	{"CRC_DATAHL_DATAHL_SHIFT", CRC_DATAHL_DATAHL_SHIFT, SHIFT(0)},
	{"CRC_DATAHL_DATAHL_VALUE", CRC_DATAHL_DATAHL(1), SHIFT_VALUE(0)},
	{"CRC_DATAH_DATAH_MASK", CRC_DATAH_DATAH_MASK, MASK(0,16)},
	{"CRC_DATAH_DATAH_SHIFT", CRC_DATAH_DATAH_SHIFT, SHIFT(0)},
	{"CRC_DATAH_DATAH_VALUE", CRC_DATAH_DATAH(1), SHIFT_VALUE(0)},
	{"CRC_DATAHU_DATAHU_MASK", CRC_DATAHU_DATAHU_MASK, MASK(0,8)},
	{"CRC_DATAHU_DATAHU_SHIFT", CRC_DATAHU_DATAHU_SHIFT, SHIFT(0)},
	{"CRC_DATAHU_DATAHU_VALUE", CRC_DATAHU_DATAHU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_LOW_MASK", CRC_GPOLY_LOW_MASK, MASK(0,16)},
	{"CRC_GPOLY_LOW_SHIFT", CRC_GPOLY_LOW_SHIFT, SHIFT(0)},
	{"CRC_GPOLY_LOW_VALUE", CRC_GPOLY_LOW(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_HIGH_MASK", CRC_GPOLY_HIGH_MASK, MASK(16,16)},
	{"CRC_GPOLY_HIGH_SHIFT", CRC_GPOLY_HIGH_SHIFT, SHIFT(16)},
	{"CRC_GPOLY_HIGH_VALUE", CRC_GPOLY_HIGH(1), SHIFT_VALUE(16)},
	{"CRC_GPOLYLL_GPOLYLL_MASK", CRC_GPOLYLL_GPOLYLL_MASK, MASK(0,8)},
	{"CRC_GPOLYLL_GPOLYLL_SHIFT", CRC_GPOLYLL_GPOLYLL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLL_GPOLYLL_VALUE", CRC_GPOLYLL_GPOLYLL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYL_GPOLYL_MASK", CRC_GPOLYL_GPOLYL_MASK, MASK(0,16)},
	{"CRC_GPOLYL_GPOLYL_SHIFT", CRC_GPOLYL_GPOLYL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYL_GPOLYL_VALUE", CRC_GPOLYL_GPOLYL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYLU_GPOLYLU_MASK", CRC_GPOLYLU_GPOLYLU_MASK, MASK(0,8)},
	{"CRC_GPOLYLU_GPOLYLU_SHIFT", CRC_GPOLYLU_GPOLYLU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLU_GPOLYLU_VALUE", CRC_GPOLYLU_GPOLYLU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYH_GPOLYH_MASK", CRC_GPOLYH_GPOLYH_MASK, MASK(0,16)},
	{"CRC_GPOLYH_GPOLYH_SHIFT", CRC_GPOLYH_GPOLYH_SHIFT, SHIFT(0)},
	{"CRC_GPOLYH_GPOLYH_VALUE", CRC_GPOLYH_GPOLYH(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHL_GPOLYHL_MASK", CRC_GPOLYHL_GPOLYHL_MASK, MASK(0,8)},
	{"CRC_GPOLYHL_GPOLYHL_SHIFT", CRC_GPOLYHL_GPOLYHL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHL_GPOLYHL_VALUE", CRC_GPOLYHL_GPOLYHL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHU_GPOLYHU_MASK", CRC_GPOLYHU_GPOLYHU_MASK, MASK(0,8)},
	{"CRC_GPOLYHU_GPOLYHU_SHIFT", CRC_GPOLYHU_GPOLYHU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHU_GPOLYHU_VALUE", CRC_GPOLYHU_GPOLYHU(1), SHIFT_VALUE(0)},
	{"CRC_CTRL_TCRC_MASK", CRC_CTRL_TCRC_MASK, MASK(24,1)},
	{"CRC_CTRL_TCRC_SHIFT", CRC_CTRL_TCRC_SHIFT, SHIFT(24)},
	{"CRC_CTRL_WAS_MASK", CRC_CTRL_WAS_MASK, MASK(25,1)},
	{"CRC_CTRL_WAS_SHIFT", CRC_CTRL_WAS_SHIFT, SHIFT(25)},
	{"CRC_CTRL_FXOR_MASK", CRC_CTRL_FXOR_MASK, MASK(26,1)},
	{"CRC_CTRL_FXOR_SHIFT", CRC_CTRL_FXOR_SHIFT, SHIFT(26)},
	{"CRC_CTRL_TOTR_MASK", CRC_CTRL_TOTR_MASK, MASK(28,2)},
	{"CRC_CTRL_TOTR_SHIFT", CRC_CTRL_TOTR_SHIFT, SHIFT(28)},
	{"CRC_CTRL_TOTR_VALUE", CRC_CTRL_TOTR(1), SHIFT_VALUE(28)},
	{"CRC_CTRL_TOT_MASK", CRC_CTRL_TOT_MASK, MASK(30,2)},
	{"CRC_CTRL_TOT_SHIFT", CRC_CTRL_TOT_SHIFT, SHIFT(30)},
	{"CRC_CTRL_TOT_VALUE", CRC_CTRL_TOT(1), SHIFT_VALUE(30)},
	{"CRC_CTRLHU_TCRC_MASK", CRC_CTRLHU_TCRC_MASK, MASK(0,1)},
	{"CRC_CTRLHU_TCRC_SHIFT", CRC_CTRLHU_TCRC_SHIFT, SHIFT(0)},
	{"CRC_CTRLHU_WAS_MASK", CRC_CTRLHU_WAS_MASK, MASK(1,1)},
	{"CRC_CTRLHU_WAS_SHIFT", CRC_CTRLHU_WAS_SHIFT, SHIFT(1)},
	{"CRC_CTRLHU_FXOR_MASK", CRC_CTRLHU_FXOR_MASK, MASK(2,1)},
	{"CRC_CTRLHU_FXOR_SHIFT", CRC_CTRLHU_FXOR_SHIFT, SHIFT(2)},
	{"CRC_CTRLHU_TOTR_MASK", CRC_CTRLHU_TOTR_MASK, MASK(4,2)},
	{"CRC_CTRLHU_TOTR_SHIFT", CRC_CTRLHU_TOTR_SHIFT, SHIFT(4)},
	{"CRC_CTRLHU_TOTR_VALUE", CRC_CTRLHU_TOTR(1), SHIFT_VALUE(4)},
	{"CRC_CTRLHU_TOT_MASK", CRC_CTRLHU_TOT_MASK, MASK(6,2)},
	{"CRC_CTRLHU_TOT_SHIFT", CRC_CTRLHU_TOT_SHIFT, SHIFT(6)},
	{"CRC_CTRLHU_TOT_VALUE", CRC_CTRLHU_TOT(1), SHIFT_VALUE(6)},
	{"OSC_CR_SC16P_MASK", OSC_CR_SC16P_MASK, MASK(0,1)},
	{"OSC_CR_SC16P_SHIFT", OSC_CR_SC16P_SHIFT, SHIFT(0)},
	{"OSC_CR_SC8P_MASK", OSC_CR_SC8P_MASK, MASK(1,1)},
	{"OSC_CR_SC8P_SHIFT", OSC_CR_SC8P_SHIFT, SHIFT(1)},
	{"OSC_CR_SC4P_MASK", OSC_CR_SC4P_MASK, MASK(2,1)},
	{"OSC_CR_SC4P_SHIFT", OSC_CR_SC4P_SHIFT, SHIFT(2)},
	{"OSC_CR_SC2P_MASK", OSC_CR_SC2P_MASK, MASK(3,1)},
	{"OSC_CR_SC2P_SHIFT", OSC_CR_SC2P_SHIFT, SHIFT(3)},
	{"OSC_CR_EREFSTEN_MASK", OSC_CR_EREFSTEN_MASK, MASK(5,1)},
	{"OSC_CR_EREFSTEN_SHIFT", OSC_CR_EREFSTEN_SHIFT, SHIFT(5)},
	{"OSC_CR_ERCLKEN_MASK", OSC_CR_ERCLKEN_MASK, MASK(7,1)},
	{"OSC_CR_ERCLKEN_SHIFT", OSC_CR_ERCLKEN_SHIFT, SHIFT(7)},
	{"LPTMR_CSR_TEN_MASK", LPTMR_CSR_TEN_MASK, MASK(0,1)},
	{"LPTMR_CSR_TEN_SHIFT", LPTMR_CSR_TEN_SHIFT, SHIFT(0)},
	{"LPTMR_CSR_TMS_MASK", LPTMR_CSR_TMS_MASK, MASK(1,1)},
	{"LPTMR_CSR_TMS_SHIFT", LPTMR_CSR_TMS_SHIFT, SHIFT(1)},
	{"LPTMR_CSR_TFC_MASK", LPTMR_CSR_TFC_MASK, MASK(2,1)},
	{"LPTMR_CSR_TFC_SHIFT", LPTMR_CSR_TFC_SHIFT, SHIFT(2)},
	{"LPTMR_CSR_TPP_MASK", LPTMR_CSR_TPP_MASK, MASK(3,1)},
	{"LPTMR_CSR_TPP_SHIFT", LPTMR_CSR_TPP_SHIFT, SHIFT(3)},
	{"LPTMR_CSR_TPS_MASK", LPTMR_CSR_TPS_MASK, MASK(4,2)},
	{"LPTMR_CSR_TPS_SHIFT", LPTMR_CSR_TPS_SHIFT, SHIFT(4)},
	{"LPTMR_CSR_TPS_VALUE", LPTMR_CSR_TPS(1), SHIFT_VALUE(4)},
	{"LPTMR_CSR_TIE_MASK", LPTMR_CSR_TIE_MASK, MASK(6,1)},
	{"LPTMR_CSR_TIE_SHIFT", LPTMR_CSR_TIE_SHIFT, SHIFT(6)},
	{"LPTMR_CSR_TCF_MASK", LPTMR_CSR_TCF_MASK, MASK(7,1)},
	{"LPTMR_CSR_TCF_SHIFT", LPTMR_CSR_TCF_SHIFT, SHIFT(7)},
	{"LPTMR_PSR_PCS_MASK", LPTMR_PSR_PCS_MASK, MASK(0,2)},
	{"LPTMR_PSR_PCS_SHIFT", LPTMR_PSR_PCS_SHIFT, SHIFT(0)},
	{"LPTMR_PSR_PCS_VALUE", LPTMR_PSR_PCS(1), SHIFT_VALUE(0)},
	{"LPTMR_PSR_PBYP_MASK", LPTMR_PSR_PBYP_MASK, MASK(2,1)},
	{"LPTMR_PSR_PBYP_SHIFT", LPTMR_PSR_PBYP_SHIFT, SHIFT(2)},
	{"LPTMR_PSR_PRESCALE_MASK", LPTMR_PSR_PRESCALE_MASK, MASK(3,4)},
	{"LPTMR_PSR_PRESCALE_SHIFT", LPTMR_PSR_PRESCALE_SHIFT, SHIFT(3)},
	{"LPTMR_PSR_PRESCALE_VALUE", LPTMR_PSR_PRESCALE(1), SHIFT_VALUE(3)},
	{"LPTMR_CMR_COMPARE_MASK", LPTMR_CMR_COMPARE_MASK, MASK(0,16)},
	{"LPTMR_CMR_COMPARE_SHIFT", LPTMR_CMR_COMPARE_SHIFT, SHIFT(0)},
	{"LPTMR_CMR_COMPARE_VALUE", LPTMR_CMR_COMPARE(1), SHIFT_VALUE(0)},
	{"LPTMR_CNR_COUNTER_MASK", LPTMR_CNR_COUNTER_MASK, MASK(0,16)},
	{"LPTMR_CNR_COUNTER_SHIFT", LPTMR_CNR_COUNTER_SHIFT, SHIFT(0)},
	{"LPTMR_CNR_COUNTER_VALUE", LPTMR_CNR_COUNTER(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY3_KEY_MASK", NV_BACKKEY3_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY3_KEY_SHIFT", NV_BACKKEY3_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY3_KEY_VALUE", NV_BACKKEY3_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY2_KEY_MASK", NV_BACKKEY2_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY2_KEY_SHIFT", NV_BACKKEY2_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY2_KEY_VALUE", NV_BACKKEY2_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY1_KEY_MASK", NV_BACKKEY1_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY1_KEY_SHIFT", NV_BACKKEY1_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY1_KEY_VALUE", NV_BACKKEY1_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY0_KEY_MASK", NV_BACKKEY0_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY0_KEY_SHIFT", NV_BACKKEY0_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY0_KEY_VALUE", NV_BACKKEY0_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY7_KEY_MASK", NV_BACKKEY7_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY7_KEY_SHIFT", NV_BACKKEY7_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY7_KEY_VALUE", NV_BACKKEY7_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY6_KEY_MASK", NV_BACKKEY6_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY6_KEY_SHIFT", NV_BACKKEY6_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY6_KEY_VALUE", NV_BACKKEY6_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY5_KEY_MASK", NV_BACKKEY5_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY5_KEY_SHIFT", NV_BACKKEY5_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY5_KEY_VALUE", NV_BACKKEY5_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY4_KEY_MASK", NV_BACKKEY4_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY4_KEY_SHIFT", NV_BACKKEY4_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY4_KEY_VALUE", NV_BACKKEY4_KEY(1), SHIFT_VALUE(0)},
	{"NV_FSEC_SEC_MASK", NV_FSEC_SEC_MASK, MASK(0,2)},
	{"NV_FSEC_SEC_SHIFT", NV_FSEC_SEC_SHIFT, SHIFT(0)},
	{"NV_FSEC_SEC_VALUE", NV_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"NV_FSEC_KEYEN_MASK", NV_FSEC_KEYEN_MASK, MASK(6,2)},
	{"NV_FSEC_KEYEN_SHIFT", NV_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"NV_FSEC_KEYEN_VALUE", NV_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"NV_FPROT3_PROT_MASK", NV_FPROT3_PROT_MASK, MASK(0,8)},
	{"NV_FPROT3_PROT_SHIFT", NV_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT3_PROT_VALUE", NV_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT2_PROT_MASK", NV_FPROT2_PROT_MASK, MASK(0,8)},
	{"NV_FPROT2_PROT_SHIFT", NV_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT2_PROT_VALUE", NV_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT1_PROT_MASK", NV_FPROT1_PROT_MASK, MASK(0,8)},
	{"NV_FPROT1_PROT_SHIFT", NV_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT1_PROT_VALUE", NV_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT0_PROT_MASK", NV_FPROT0_PROT_MASK, MASK(0,8)},
	{"NV_FPROT0_PROT_SHIFT", NV_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT0_PROT_VALUE", NV_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"NV_FSEC_FSLACC_MASK", NV_FSEC_FSLACC_MASK, MASK(2,2)},
	{"NV_FSEC_FSLACC_SHIFT", NV_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"NV_FSEC_FSLACC_VALUE", NV_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"NV_FSEC_MEEN_MASK", NV_FSEC_MEEN_MASK, MASK(4,2)},
	{"NV_FSEC_MEEN_SHIFT", NV_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"NV_FSEC_MEEN_VALUE", NV_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"NV_FOPT_LPBOOT_MASK", NV_FOPT_LPBOOT_MASK, MASK(0,1)},
	{"NV_FOPT_LPBOOT_SHIFT", NV_FOPT_LPBOOT_SHIFT, SHIFT(0)},
	{"NV_FOPT_NMI_EN_MASK", NV_FOPT_NMI_EN_MASK, MASK(2,1)},
	{"NV_FOPT_NMI_EN_SHIFT", NV_FOPT_NMI_EN_SHIFT, SHIFT(2)},
	{"NV_FOPT_EXE_MODE_MASK", NV_FOPT_EXE_MODE_MASK, MASK(3,1)},
	{"NV_FOPT_EXE_MODE_SHIFT", NV_FOPT_EXE_MODE_SHIFT, SHIFT(3)},
	{"NV_FOPT_CLK_SRC_MASK", NV_FOPT_CLK_SRC_MASK, MASK(5,1)},
	{"NV_FOPT_CLK_SRC_SHIFT", NV_FOPT_CLK_SRC_SHIFT, SHIFT(5)},
	{"MCM_PLASC_ASC_MASK", MCM_PLASC_ASC_MASK, MASK(0,8)},
	{"MCM_PLASC_ASC_SHIFT", MCM_PLASC_ASC_SHIFT, SHIFT(0)},
	{"MCM_PLASC_ASC_VALUE", MCM_PLASC_ASC(1), SHIFT_VALUE(0)},
	{"MCM_PLAMC_AMC_MASK", MCM_PLAMC_AMC_MASK, MASK(0,8)},
	{"MCM_PLAMC_AMC_SHIFT", MCM_PLAMC_AMC_SHIFT, SHIFT(0)},
	{"MCM_PLAMC_AMC_VALUE", MCM_PLAMC_AMC(1), SHIFT_VALUE(0)},
	{"MCM_PLACR_ARB_MASK", MCM_PLACR_ARB_MASK, MASK(9,1)},
	{"MCM_PLACR_ARB_SHIFT", MCM_PLACR_ARB_SHIFT, SHIFT(9)},
	{"MCM_PLACR_EFDS_MASK", MCM_PLACR_EFDS_MASK, MASK(14,1)},
	{"MCM_PLACR_EFDS_SHIFT", MCM_PLACR_EFDS_SHIFT, SHIFT(14)},
	{"MCM_PLACR_DFCS_MASK", MCM_PLACR_DFCS_MASK, MASK(15,1)},
	{"MCM_PLACR_DFCS_SHIFT", MCM_PLACR_DFCS_SHIFT, SHIFT(15)},
	{"MCM_PLACR_ESFC_MASK", MCM_PLACR_ESFC_MASK, MASK(16,1)},
	{"MCM_PLACR_ESFC_SHIFT", MCM_PLACR_ESFC_SHIFT, SHIFT(16)},
	{"MCM_PLACR_CFCC_MASK", MCM_PLACR_CFCC_MASK, MASK(10,1)},
	{"MCM_PLACR_CFCC_SHIFT", MCM_PLACR_CFCC_SHIFT, SHIFT(10)},
	{"MCM_PLACR_DFCDA_MASK", MCM_PLACR_DFCDA_MASK, MASK(11,1)},
	{"MCM_PLACR_DFCDA_SHIFT", MCM_PLACR_DFCDA_SHIFT, SHIFT(11)},
	{"MCM_PLACR_DFCIC_MASK", MCM_PLACR_DFCIC_MASK, MASK(12,1)},
	{"MCM_PLACR_DFCIC_SHIFT", MCM_PLACR_DFCIC_SHIFT, SHIFT(12)},
	{"MCM_PLACR_DFCC_MASK", MCM_PLACR_DFCC_MASK, MASK(13,1)},
	{"MCM_PLACR_DFCC_SHIFT", MCM_PLACR_DFCC_SHIFT, SHIFT(13)},
	{"MCM_CPO_CPOREQ_MASK", MCM_CPO_CPOREQ_MASK, MASK(0,1)},
	{"MCM_CPO_CPOREQ_SHIFT", MCM_CPO_CPOREQ_SHIFT, SHIFT(0)},
	{"MCM_CPO_CPOACK_MASK", MCM_CPO_CPOACK_MASK, MASK(1,1)},
	{"MCM_CPO_CPOACK_SHIFT", MCM_CPO_CPOACK_SHIFT, SHIFT(1)},
	{"MCM_CPO_CPOWOI_MASK", MCM_CPO_CPOWOI_MASK, MASK(2,1)},
	{"MCM_CPO_CPOWOI_SHIFT", MCM_CPO_CPOWOI_SHIFT, SHIFT(2)},
	{"MCM_PID_PID_MASK", MCM_PID_PID_MASK, MASK(0,8)},
	{"MCM_PID_PID_SHIFT", MCM_PID_PID_SHIFT, SHIFT(0)},
	{"MCM_PID_PID_VALUE", MCM_PID_PID(1), SHIFT_VALUE(0)},
	{"MCM_MATCR_ATC0_MASK", MCM_MATCR_ATC0_MASK, MASK(0,3)},
	{"MCM_MATCR_ATC0_SHIFT", MCM_MATCR_ATC0_SHIFT, SHIFT(0)},
	{"MCM_MATCR_ATC0_VALUE", MCM_MATCR_ATC0(1), SHIFT_VALUE(0)},
	{"MCM_MATCR_RO0_MASK", MCM_MATCR_RO0_MASK, MASK(7,1)},
	{"MCM_MATCR_RO0_SHIFT", MCM_MATCR_RO0_SHIFT, SHIFT(7)},
	{"MCM_MATCR_ATC2_MASK", MCM_MATCR_ATC2_MASK, MASK(16,3)},
	{"MCM_MATCR_ATC2_SHIFT", MCM_MATCR_ATC2_SHIFT, SHIFT(16)},
	{"MCM_MATCR_ATC2_VALUE", MCM_MATCR_ATC2(1), SHIFT_VALUE(16)},
	{"MCM_MATCR_RO2_MASK", MCM_MATCR_RO2_MASK, MASK(23,1)},
	{"MCM_MATCR_RO2_SHIFT", MCM_MATCR_RO2_SHIFT, SHIFT(23)},
	{"SIM_SOPT1_OSC32KSEL_MASK", SIM_SOPT1_OSC32KSEL_MASK, MASK(18,2)},
	{"SIM_SOPT1_OSC32KSEL_SHIFT", SIM_SOPT1_OSC32KSEL_SHIFT, SHIFT(18)},
	{"SIM_SOPT1_OSC32KSEL_VALUE", SIM_SOPT1_OSC32KSEL(1), SHIFT_VALUE(18)},
	{"SIM_SDID_PINID_MASK", SIM_SDID_PINID_MASK, MASK(0,4)},
	{"SIM_SDID_PINID_SHIFT", SIM_SDID_PINID_SHIFT, SHIFT(0)},
	{"SIM_SDID_PINID_VALUE", SIM_SDID_PINID(1), SHIFT_VALUE(0)},
	{"SIM_SCGC4_UART2_MASK", SIM_SCGC4_UART2_MASK, MASK(12,1)},
	{"SIM_SCGC4_UART2_SHIFT", SIM_SCGC4_UART2_SHIFT, SHIFT(12)},
	{"SIM_FCFG1_FLASHDIS_MASK", SIM_FCFG1_FLASHDIS_MASK, MASK(0,1)},
	{"SIM_FCFG1_FLASHDIS_SHIFT", SIM_FCFG1_FLASHDIS_SHIFT, SHIFT(0)},
	{"SIM_FCFG1_FLASHDOZE_MASK", SIM_FCFG1_FLASHDOZE_MASK, MASK(1,1)},
	{"SIM_FCFG1_FLASHDOZE_SHIFT", SIM_FCFG1_FLASHDOZE_SHIFT, SHIFT(1)},
	{"SIM_FCFG1_PFSIZE_MASK", SIM_FCFG1_PFSIZE_MASK, MASK(24,4)},
	{"SIM_FCFG1_PFSIZE_SHIFT", SIM_FCFG1_PFSIZE_SHIFT, SHIFT(24)},
	{"SIM_FCFG1_PFSIZE_VALUE", SIM_FCFG1_PFSIZE(1), SHIFT_VALUE(24)},
	{"SIM_UID0_UID_MASK", SIM_UID0_UID_MASK, MASK(0,32)},
	{"SIM_UID0_UID_SHIFT", SIM_UID0_UID_SHIFT, SHIFT(0)},
	{"SIM_UID0_UID_VALUE", SIM_UID0_UID(1), SHIFT_VALUE(0)},
	{"SIM_UID1_UID_MASK", SIM_UID1_UID_MASK, MASK(0,32)},
	{"SIM_UID1_UID_SHIFT", SIM_UID1_UID_SHIFT, SHIFT(0)},
	{"SIM_UID1_UID_VALUE", SIM_UID1_UID(1), SHIFT_VALUE(0)},
	{"SIM_UID2_UID_MASK", SIM_UID2_UID_MASK, MASK(0,32)},
	{"SIM_UID2_UID_SHIFT", SIM_UID2_UID_SHIFT, SHIFT(0)},
	{"SIM_UID2_UID_VALUE", SIM_UID2_UID(1), SHIFT_VALUE(0)},
	{"SIM_UID3_UID_MASK", SIM_UID3_UID_MASK, MASK(0,32)},
	{"SIM_UID3_UID_SHIFT", SIM_UID3_UID_SHIFT, SHIFT(0)},
	{"SIM_UID3_UID_VALUE", SIM_UID3_UID(1), SHIFT_VALUE(0)},
	{"SIM_SOPT1_SRAMSIZE_MASK", SIM_SOPT1_SRAMSIZE_MASK, MASK(12,4)},
	{"SIM_SOPT1_SRAMSIZE_SHIFT", SIM_SOPT1_SRAMSIZE_SHIFT, SHIFT(12)},
	{"SIM_SOPT1_SRAMSIZE_VALUE", SIM_SOPT1_SRAMSIZE(1), SHIFT_VALUE(12)},
	{"SIM_SOPT1_CFG_LPTMR1SEL_MASK", SIM_SOPT1_CFG_LPTMR1SEL_MASK, MASK(0,2)},
	{"SIM_SOPT1_CFG_LPTMR1SEL_SHIFT", SIM_SOPT1_CFG_LPTMR1SEL_SHIFT, SHIFT(0)},
	{"SIM_SOPT1_CFG_LPTMR1SEL_VALUE", SIM_SOPT1_CFG_LPTMR1SEL(1), SHIFT_VALUE(0)},
	{"SIM_SOPT1_CFG_LPTMR2SEL_MASK", SIM_SOPT1_CFG_LPTMR2SEL_MASK, MASK(2,2)},
	{"SIM_SOPT1_CFG_LPTMR2SEL_SHIFT", SIM_SOPT1_CFG_LPTMR2SEL_SHIFT, SHIFT(2)},
	{"SIM_SOPT1_CFG_LPTMR2SEL_VALUE", SIM_SOPT1_CFG_LPTMR2SEL(1), SHIFT_VALUE(2)},
	{"SIM_SOPT1_CFG_LPTMR3SEL_MASK", SIM_SOPT1_CFG_LPTMR3SEL_MASK, MASK(4,2)},
	{"SIM_SOPT1_CFG_LPTMR3SEL_SHIFT", SIM_SOPT1_CFG_LPTMR3SEL_SHIFT, SHIFT(4)},
	{"SIM_SOPT1_CFG_LPTMR3SEL_VALUE", SIM_SOPT1_CFG_LPTMR3SEL(1), SHIFT_VALUE(4)},
	{"SIM_SOPT1_CFG_CMPOLPTMR0SEL_MASK", SIM_SOPT1_CFG_CMPOLPTMR0SEL_MASK, MASK(6,1)},
	{"SIM_SOPT1_CFG_CMPOLPTMR0SEL_SHIFT", SIM_SOPT1_CFG_CMPOLPTMR0SEL_SHIFT, SHIFT(6)},
	{"SIM_SOPT1_CFG_RAMSBDIS_MASK", SIM_SOPT1_CFG_RAMSBDIS_MASK, MASK(8,1)},
	{"SIM_SOPT1_CFG_RAMSBDIS_SHIFT", SIM_SOPT1_CFG_RAMSBDIS_SHIFT, SHIFT(8)},
	{"SIM_SOPT1_CFG_RAMBPEN_MASK", SIM_SOPT1_CFG_RAMBPEN_MASK, MASK(9,1)},
	{"SIM_SOPT1_CFG_RAMBPEN_SHIFT", SIM_SOPT1_CFG_RAMBPEN_SHIFT, SHIFT(9)},
	{"SIM_CTRL_REG_NMIDIS_MASK", SIM_CTRL_REG_NMIDIS_MASK, MASK(0,1)},
	{"SIM_CTRL_REG_NMIDIS_SHIFT", SIM_CTRL_REG_NMIDIS_SHIFT, SHIFT(0)},
	{"SIM_CTRL_REG_PLL_VLP_EN_MASK", SIM_CTRL_REG_PLL_VLP_EN_MASK, MASK(1,1)},
	{"SIM_CTRL_REG_PLL_VLP_EN_SHIFT", SIM_CTRL_REG_PLL_VLP_EN_SHIFT, SHIFT(1)},
	{"SIM_CTRL_REG_PTC2_HD_EN_MASK", SIM_CTRL_REG_PTC2_HD_EN_MASK, MASK(2,1)},
	{"SIM_CTRL_REG_PTC2_HD_EN_SHIFT", SIM_CTRL_REG_PTC2_HD_EN_SHIFT, SHIFT(2)},
	{"SIM_CTRL_REG_SAR_TRG_CLK_SEL_MASK", SIM_CTRL_REG_SAR_TRG_CLK_SEL_MASK, MASK(3,2)},
	{"SIM_CTRL_REG_SAR_TRG_CLK_SEL_SHIFT", SIM_CTRL_REG_SAR_TRG_CLK_SEL_SHIFT, SHIFT(3)},
	{"SIM_CTRL_REG_SAR_TRG_CLK_SEL_VALUE", SIM_CTRL_REG_SAR_TRG_CLK_SEL(1), SHIFT_VALUE(3)},
	{"SIM_CTRL_REG_CLKOUTSEL_MASK", SIM_CTRL_REG_CLKOUTSEL_MASK, MASK(5,3)},
	{"SIM_CTRL_REG_CLKOUTSEL_SHIFT", SIM_CTRL_REG_CLKOUTSEL_SHIFT, SHIFT(5)},
	{"SIM_CTRL_REG_CLKOUTSEL_VALUE", SIM_CTRL_REG_CLKOUTSEL(1), SHIFT_VALUE(5)},
	{"SIM_SDID_DIEID_MASK", SIM_SDID_DIEID_MASK, MASK(4,4)},
	{"SIM_SDID_DIEID_SHIFT", SIM_SDID_DIEID_SHIFT, SHIFT(4)},
	{"SIM_SDID_DIEID_VALUE", SIM_SDID_DIEID(1), SHIFT_VALUE(4)},
	{"SIM_SDID_REVID_MASK", SIM_SDID_REVID_MASK, MASK(8,4)},
	{"SIM_SDID_REVID_SHIFT", SIM_SDID_REVID_SHIFT, SHIFT(8)},
	{"SIM_SDID_REVID_VALUE", SIM_SDID_REVID(1), SHIFT_VALUE(8)},
	{"SIM_SDID_SRAMSIZE_MASK", SIM_SDID_SRAMSIZE_MASK, MASK(12,4)},
	{"SIM_SDID_SRAMSIZE_SHIFT", SIM_SDID_SRAMSIZE_SHIFT, SHIFT(12)},
	{"SIM_SDID_SRAMSIZE_VALUE", SIM_SDID_SRAMSIZE(1), SHIFT_VALUE(12)},
	{"SIM_SDID_ATTR_MASK", SIM_SDID_ATTR_MASK, MASK(16,4)},
	{"SIM_SDID_ATTR_SHIFT", SIM_SDID_ATTR_SHIFT, SHIFT(16)},
	{"SIM_SDID_ATTR_VALUE", SIM_SDID_ATTR(1), SHIFT_VALUE(16)},
	{"SIM_SDID_SERIESID_MASK", SIM_SDID_SERIESID_MASK, MASK(20,4)},
	{"SIM_SDID_SERIESID_SHIFT", SIM_SDID_SERIESID_SHIFT, SHIFT(20)},
	{"SIM_SDID_SERIESID_VALUE", SIM_SDID_SERIESID(1), SHIFT_VALUE(20)},
	{"SIM_SDID_SUBFAMID_MASK", SIM_SDID_SUBFAMID_MASK, MASK(24,4)},
	{"SIM_SDID_SUBFAMID_SHIFT", SIM_SDID_SUBFAMID_SHIFT, SHIFT(24)},
	{"SIM_SDID_SUBFAMID_VALUE", SIM_SDID_SUBFAMID(1), SHIFT_VALUE(24)},
	{"SIM_SDID_FAMID_MASK", SIM_SDID_FAMID_MASK, MASK(28,4)},
	{"SIM_SDID_FAMID_SHIFT", SIM_SDID_FAMID_SHIFT, SHIFT(28)},
	{"SIM_SDID_FAMID_VALUE", SIM_SDID_FAMID(1), SHIFT_VALUE(28)},
	{"SIM_SCGC4_EWM_MASK", SIM_SCGC4_EWM_MASK, MASK(1,1)},
	{"SIM_SCGC4_EWM_SHIFT", SIM_SCGC4_EWM_SHIFT, SHIFT(1)},
	{"SIM_SCGC4_MCG_MASK", SIM_SCGC4_MCG_MASK, MASK(4,1)},
	{"SIM_SCGC4_MCG_SHIFT", SIM_SCGC4_MCG_SHIFT, SHIFT(4)},
	{"SIM_SCGC4_OSC_MASK", SIM_SCGC4_OSC_MASK, MASK(6,1)},
	{"SIM_SCGC4_OSC_SHIFT", SIM_SCGC4_OSC_SHIFT, SHIFT(6)},
	{"SIM_SCGC4_I2C0_MASK", SIM_SCGC4_I2C0_MASK, MASK(7,1)},
	{"SIM_SCGC4_I2C0_SHIFT", SIM_SCGC4_I2C0_SHIFT, SHIFT(7)},
	{"SIM_SCGC4_I2C1_MASK", SIM_SCGC4_I2C1_MASK, MASK(8,1)},
	{"SIM_SCGC4_I2C1_SHIFT", SIM_SCGC4_I2C1_SHIFT, SHIFT(8)},
	{"SIM_SCGC4_UART0_MASK", SIM_SCGC4_UART0_MASK, MASK(10,1)},
	{"SIM_SCGC4_UART0_SHIFT", SIM_SCGC4_UART0_SHIFT, SHIFT(10)},
	{"SIM_SCGC4_UART1_MASK", SIM_SCGC4_UART1_MASK, MASK(11,1)},
	{"SIM_SCGC4_UART1_SHIFT", SIM_SCGC4_UART1_SHIFT, SHIFT(11)},
	{"SIM_SCGC4_UART3_MASK", SIM_SCGC4_UART3_MASK, MASK(13,1)},
	{"SIM_SCGC4_UART3_SHIFT", SIM_SCGC4_UART3_SHIFT, SHIFT(13)},
	{"SIM_SCGC4_VREF_MASK", SIM_SCGC4_VREF_MASK, MASK(15,1)},
	{"SIM_SCGC4_VREF_SHIFT", SIM_SCGC4_VREF_SHIFT, SHIFT(15)},
	{"SIM_SCGC4_CMP0_MASK", SIM_SCGC4_CMP0_MASK, MASK(18,1)},
	{"SIM_SCGC4_CMP0_SHIFT", SIM_SCGC4_CMP0_SHIFT, SHIFT(18)},
	{"SIM_SCGC4_CMP1_MASK", SIM_SCGC4_CMP1_MASK, MASK(19,1)},
	{"SIM_SCGC4_CMP1_SHIFT", SIM_SCGC4_CMP1_SHIFT, SHIFT(19)},
	{"SIM_SCGC4_SPI0_MASK", SIM_SCGC4_SPI0_MASK, MASK(21,1)},
	{"SIM_SCGC4_SPI0_SHIFT", SIM_SCGC4_SPI0_SHIFT, SHIFT(21)},
	{"SIM_SCGC4_SPI1_MASK", SIM_SCGC4_SPI1_MASK, MASK(22,1)},
	{"SIM_SCGC4_SPI1_SHIFT", SIM_SCGC4_SPI1_SHIFT, SHIFT(22)},
	{"SIM_SCGC5_SLCD_MASK", SIM_SCGC5_SLCD_MASK, MASK(3,1)},
	{"SIM_SCGC5_SLCD_SHIFT", SIM_SCGC5_SLCD_SHIFT, SHIFT(3)},
	{"SIM_SCGC5_PORTA_MASK", SIM_SCGC5_PORTA_MASK, MASK(6,1)},
	{"SIM_SCGC5_PORTA_SHIFT", SIM_SCGC5_PORTA_SHIFT, SHIFT(6)},
	{"SIM_SCGC5_PORTB_MASK", SIM_SCGC5_PORTB_MASK, MASK(7,1)},
	{"SIM_SCGC5_PORTB_SHIFT", SIM_SCGC5_PORTB_SHIFT, SHIFT(7)},
	{"SIM_SCGC5_PORTC_MASK", SIM_SCGC5_PORTC_MASK, MASK(8,1)},
	{"SIM_SCGC5_PORTC_SHIFT", SIM_SCGC5_PORTC_SHIFT, SHIFT(8)},
	{"SIM_SCGC5_PORTD_MASK", SIM_SCGC5_PORTD_MASK, MASK(9,1)},
	{"SIM_SCGC5_PORTD_SHIFT", SIM_SCGC5_PORTD_SHIFT, SHIFT(9)},
	{"SIM_SCGC5_PORTE_MASK", SIM_SCGC5_PORTE_MASK, MASK(10,1)},
	{"SIM_SCGC5_PORTE_SHIFT", SIM_SCGC5_PORTE_SHIFT, SHIFT(10)},
	{"SIM_SCGC5_PORTF_MASK", SIM_SCGC5_PORTF_MASK, MASK(11,1)},
	{"SIM_SCGC5_PORTF_SHIFT", SIM_SCGC5_PORTF_SHIFT, SHIFT(11)},
	{"SIM_SCGC5_PORTG_MASK", SIM_SCGC5_PORTG_MASK, MASK(12,1)},
	{"SIM_SCGC5_PORTG_SHIFT", SIM_SCGC5_PORTG_SHIFT, SHIFT(12)},
	{"SIM_SCGC5_PORTH_MASK", SIM_SCGC5_PORTH_MASK, MASK(13,1)},
	{"SIM_SCGC5_PORTH_SHIFT", SIM_SCGC5_PORTH_SHIFT, SHIFT(13)},
	{"SIM_SCGC5_PORTI_MASK", SIM_SCGC5_PORTI_MASK, MASK(14,1)},
	{"SIM_SCGC5_PORTI_SHIFT", SIM_SCGC5_PORTI_SHIFT, SHIFT(14)},
	{"SIM_SCGC5_IRTC_MASK", SIM_SCGC5_IRTC_MASK, MASK(16,1)},
	{"SIM_SCGC5_IRTC_SHIFT", SIM_SCGC5_IRTC_SHIFT, SHIFT(16)},
	{"SIM_SCGC5_IRTCREGFILE_MASK", SIM_SCGC5_IRTCREGFILE_MASK, MASK(17,1)},
	{"SIM_SCGC5_IRTCREGFILE_SHIFT", SIM_SCGC5_IRTCREGFILE_SHIFT, SHIFT(17)},
	{"SIM_SCGC5_WDOG_MASK", SIM_SCGC5_WDOG_MASK, MASK(19,1)},
	{"SIM_SCGC5_WDOG_SHIFT", SIM_SCGC5_WDOG_SHIFT, SHIFT(19)},
	{"SIM_SCGC5_XBAR_MASK", SIM_SCGC5_XBAR_MASK, MASK(21,1)},
	{"SIM_SCGC5_XBAR_SHIFT", SIM_SCGC5_XBAR_SHIFT, SHIFT(21)},
	{"SIM_SCGC5_TMR0_MASK", SIM_SCGC5_TMR0_MASK, MASK(23,1)},
	{"SIM_SCGC5_TMR0_SHIFT", SIM_SCGC5_TMR0_SHIFT, SHIFT(23)},
	{"SIM_SCGC5_TMR1_MASK", SIM_SCGC5_TMR1_MASK, MASK(24,1)},
	{"SIM_SCGC5_TMR1_SHIFT", SIM_SCGC5_TMR1_SHIFT, SHIFT(24)},
	{"SIM_SCGC5_TMR2_MASK", SIM_SCGC5_TMR2_MASK, MASK(25,1)},
	{"SIM_SCGC5_TMR2_SHIFT", SIM_SCGC5_TMR2_SHIFT, SHIFT(25)},
	{"SIM_SCGC5_TMR3_MASK", SIM_SCGC5_TMR3_MASK, MASK(26,1)},
	{"SIM_SCGC5_TMR3_SHIFT", SIM_SCGC5_TMR3_SHIFT, SHIFT(26)},
	{"SIM_SCGC6_FTFA_MASK", SIM_SCGC6_FTFA_MASK, MASK(0,1)},
	{"SIM_SCGC6_FTFA_SHIFT", SIM_SCGC6_FTFA_SHIFT, SHIFT(0)},
	{"SIM_SCGC6_DMAMUX0_MASK", SIM_SCGC6_DMAMUX0_MASK, MASK(1,1)},
	{"SIM_SCGC6_DMAMUX0_SHIFT", SIM_SCGC6_DMAMUX0_SHIFT, SHIFT(1)},
	{"SIM_SCGC6_DMAMUX1_MASK", SIM_SCGC6_DMAMUX1_MASK, MASK(2,1)},
	{"SIM_SCGC6_DMAMUX1_SHIFT", SIM_SCGC6_DMAMUX1_SHIFT, SHIFT(2)},
	{"SIM_SCGC6_DMAMUX2_MASK", SIM_SCGC6_DMAMUX2_MASK, MASK(3,1)},
	{"SIM_SCGC6_DMAMUX2_SHIFT", SIM_SCGC6_DMAMUX2_SHIFT, SHIFT(3)},
	{"SIM_SCGC6_DMAMUX3_MASK", SIM_SCGC6_DMAMUX3_MASK, MASK(4,1)},
	{"SIM_SCGC6_DMAMUX3_SHIFT", SIM_SCGC6_DMAMUX3_SHIFT, SHIFT(4)},
	{"SIM_SCGC6_RNGA_MASK", SIM_SCGC6_RNGA_MASK, MASK(9,1)},
	{"SIM_SCGC6_RNGA_SHIFT", SIM_SCGC6_RNGA_SHIFT, SHIFT(9)},
	{"SIM_SCGC6_ADC_MASK", SIM_SCGC6_ADC_MASK, MASK(11,1)},
	{"SIM_SCGC6_ADC_SHIFT", SIM_SCGC6_ADC_SHIFT, SHIFT(11)},
	{"SIM_SCGC6_PIT0_MASK", SIM_SCGC6_PIT0_MASK, MASK(13,1)},
	{"SIM_SCGC6_PIT0_SHIFT", SIM_SCGC6_PIT0_SHIFT, SHIFT(13)},
	{"SIM_SCGC6_PIT1_MASK", SIM_SCGC6_PIT1_MASK, MASK(14,1)},
	{"SIM_SCGC6_PIT1_SHIFT", SIM_SCGC6_PIT1_SHIFT, SHIFT(14)},
	{"SIM_SCGC6_AFE_MASK", SIM_SCGC6_AFE_MASK, MASK(16,1)},
	{"SIM_SCGC6_AFE_SHIFT", SIM_SCGC6_AFE_SHIFT, SHIFT(16)},
	{"SIM_SCGC6_CRC_MASK", SIM_SCGC6_CRC_MASK, MASK(20,1)},
	{"SIM_SCGC6_CRC_SHIFT", SIM_SCGC6_CRC_SHIFT, SHIFT(20)},
	{"SIM_SCGC6_LPTMR_MASK", SIM_SCGC6_LPTMR_MASK, MASK(28,1)},
	{"SIM_SCGC6_LPTMR_SHIFT", SIM_SCGC6_LPTMR_SHIFT, SHIFT(28)},
	{"SIM_SCGC6_SIM_LP_MASK", SIM_SCGC6_SIM_LP_MASK, MASK(30,1)},
	{"SIM_SCGC6_SIM_LP_SHIFT", SIM_SCGC6_SIM_LP_SHIFT, SHIFT(30)},
	{"SIM_SCGC6_SIM_HP_MASK", SIM_SCGC6_SIM_HP_MASK, MASK(31,1)},
	{"SIM_SCGC6_SIM_HP_SHIFT", SIM_SCGC6_SIM_HP_SHIFT, SHIFT(31)},
	{"SIM_SCGC7_MPU_MASK", SIM_SCGC7_MPU_MASK, MASK(0,1)},
	{"SIM_SCGC7_MPU_SHIFT", SIM_SCGC7_MPU_SHIFT, SHIFT(0)},
	{"SIM_SCGC7_DMA_MASK", SIM_SCGC7_DMA_MASK, MASK(1,1)},
	{"SIM_SCGC7_DMA_SHIFT", SIM_SCGC7_DMA_SHIFT, SHIFT(1)},
	{"SIM_CLKDIV1_SYSCLKMODE_MASK", SIM_CLKDIV1_SYSCLKMODE_MASK, MASK(27,1)},
	{"SIM_CLKDIV1_SYSCLKMODE_SHIFT", SIM_CLKDIV1_SYSCLKMODE_SHIFT, SHIFT(27)},
	{"SIM_CLKDIV1_SYSDIV_MASK", SIM_CLKDIV1_SYSDIV_MASK, MASK(28,4)},
	{"SIM_CLKDIV1_SYSDIV_SHIFT", SIM_CLKDIV1_SYSDIV_SHIFT, SHIFT(28)},
	{"SIM_CLKDIV1_SYSDIV_VALUE", SIM_CLKDIV1_SYSDIV(1), SHIFT_VALUE(28)},
	{"SIM_FCFG2_MAXADDR_MASK", SIM_FCFG2_MAXADDR_MASK, MASK(24,7)},
	{"SIM_FCFG2_MAXADDR_SHIFT", SIM_FCFG2_MAXADDR_SHIFT, SHIFT(24)},
	{"SIM_FCFG2_MAXADDR_VALUE", SIM_FCFG2_MAXADDR(1), SHIFT_VALUE(24)},
	{"SIM_MISC_CTL_XBARAFEMODOUTSEL_MASK", SIM_MISC_CTL_XBARAFEMODOUTSEL_MASK, MASK(0,2)},
	{"SIM_MISC_CTL_XBARAFEMODOUTSEL_SHIFT", SIM_MISC_CTL_XBARAFEMODOUTSEL_SHIFT, SHIFT(0)},
	{"SIM_MISC_CTL_XBARAFEMODOUTSEL_VALUE", SIM_MISC_CTL_XBARAFEMODOUTSEL(1), SHIFT_VALUE(0)},
	{"SIM_MISC_CTL_DMADONESEL_MASK", SIM_MISC_CTL_DMADONESEL_MASK, MASK(2,2)},
	{"SIM_MISC_CTL_DMADONESEL_SHIFT", SIM_MISC_CTL_DMADONESEL_SHIFT, SHIFT(2)},
	{"SIM_MISC_CTL_DMADONESEL_VALUE", SIM_MISC_CTL_DMADONESEL(1), SHIFT_VALUE(2)},
	{"SIM_MISC_CTL_AFECLKSEL_MASK", SIM_MISC_CTL_AFECLKSEL_MASK, MASK(4,2)},
	{"SIM_MISC_CTL_AFECLKSEL_SHIFT", SIM_MISC_CTL_AFECLKSEL_SHIFT, SHIFT(4)},
	{"SIM_MISC_CTL_AFECLKSEL_VALUE", SIM_MISC_CTL_AFECLKSEL(1), SHIFT_VALUE(4)},
	{"SIM_MISC_CTL_AFECLKPADDIR_MASK", SIM_MISC_CTL_AFECLKPADDIR_MASK, MASK(6,1)},
	{"SIM_MISC_CTL_AFECLKPADDIR_SHIFT", SIM_MISC_CTL_AFECLKPADDIR_SHIFT, SHIFT(6)},
	{"SIM_MISC_CTL_UARTMODTYPE_MASK", SIM_MISC_CTL_UARTMODTYPE_MASK, MASK(7,1)},
	{"SIM_MISC_CTL_UARTMODTYPE_SHIFT", SIM_MISC_CTL_UARTMODTYPE_SHIFT, SHIFT(7)},
	{"SIM_MISC_CTL_UART0IRSEL_MASK", SIM_MISC_CTL_UART0IRSEL_MASK, MASK(8,1)},
	{"SIM_MISC_CTL_UART0IRSEL_SHIFT", SIM_MISC_CTL_UART0IRSEL_SHIFT, SHIFT(8)},
	{"SIM_MISC_CTL_UART1IRSEL_MASK", SIM_MISC_CTL_UART1IRSEL_MASK, MASK(9,1)},
	{"SIM_MISC_CTL_UART1IRSEL_SHIFT", SIM_MISC_CTL_UART1IRSEL_SHIFT, SHIFT(9)},
	{"SIM_MISC_CTL_UART2IRSEL_MASK", SIM_MISC_CTL_UART2IRSEL_MASK, MASK(10,1)},
	{"SIM_MISC_CTL_UART2IRSEL_SHIFT", SIM_MISC_CTL_UART2IRSEL_SHIFT, SHIFT(10)},
	{"SIM_MISC_CTL_UART3IRSEL_MASK", SIM_MISC_CTL_UART3IRSEL_MASK, MASK(11,1)},
	{"SIM_MISC_CTL_UART3IRSEL_SHIFT", SIM_MISC_CTL_UART3IRSEL_SHIFT, SHIFT(11)},
	{"SIM_MISC_CTL_XBARPITOUTSEL_MASK", SIM_MISC_CTL_XBARPITOUTSEL_MASK, MASK(12,2)},
	{"SIM_MISC_CTL_XBARPITOUTSEL_SHIFT", SIM_MISC_CTL_XBARPITOUTSEL_SHIFT, SHIFT(12)},
	{"SIM_MISC_CTL_XBARPITOUTSEL_VALUE", SIM_MISC_CTL_XBARPITOUTSEL(1), SHIFT_VALUE(12)},
	{"SIM_MISC_CTL_EWMINSEL_MASK", SIM_MISC_CTL_EWMINSEL_MASK, MASK(14,1)},
	{"SIM_MISC_CTL_EWMINSEL_SHIFT", SIM_MISC_CTL_EWMINSEL_SHIFT, SHIFT(14)},
	{"SIM_MISC_CTL_TMR0PLLCLKSEL_MASK", SIM_MISC_CTL_TMR0PLLCLKSEL_MASK, MASK(15,1)},
	{"SIM_MISC_CTL_TMR0PLLCLKSEL_SHIFT", SIM_MISC_CTL_TMR0PLLCLKSEL_SHIFT, SHIFT(15)},
	{"SIM_MISC_CTL_TMR0SCSSEL_MASK", SIM_MISC_CTL_TMR0SCSSEL_MASK, MASK(16,1)},
	{"SIM_MISC_CTL_TMR0SCSSEL_SHIFT", SIM_MISC_CTL_TMR0SCSSEL_SHIFT, SHIFT(16)},
	{"SIM_MISC_CTL_TMR1SCSSEL_MASK", SIM_MISC_CTL_TMR1SCSSEL_MASK, MASK(17,1)},
	{"SIM_MISC_CTL_TMR1SCSSEL_SHIFT", SIM_MISC_CTL_TMR1SCSSEL_SHIFT, SHIFT(17)},
	{"SIM_MISC_CTL_TMR2SCSSEL_MASK", SIM_MISC_CTL_TMR2SCSSEL_MASK, MASK(18,1)},
	{"SIM_MISC_CTL_TMR2SCSSEL_SHIFT", SIM_MISC_CTL_TMR2SCSSEL_SHIFT, SHIFT(18)},
	{"SIM_MISC_CTL_TMR3SCSSEL_MASK", SIM_MISC_CTL_TMR3SCSSEL_MASK, MASK(19,1)},
	{"SIM_MISC_CTL_TMR3SCSSEL_SHIFT", SIM_MISC_CTL_TMR3SCSSEL_SHIFT, SHIFT(19)},
	{"SIM_MISC_CTL_TMR0PCSSEL_MASK", SIM_MISC_CTL_TMR0PCSSEL_MASK, MASK(20,2)},
	{"SIM_MISC_CTL_TMR0PCSSEL_SHIFT", SIM_MISC_CTL_TMR0PCSSEL_SHIFT, SHIFT(20)},
	{"SIM_MISC_CTL_TMR0PCSSEL_VALUE", SIM_MISC_CTL_TMR0PCSSEL(1), SHIFT_VALUE(20)},
	{"SIM_MISC_CTL_TMR1PCSSEL_MASK", SIM_MISC_CTL_TMR1PCSSEL_MASK, MASK(22,2)},
	{"SIM_MISC_CTL_TMR1PCSSEL_SHIFT", SIM_MISC_CTL_TMR1PCSSEL_SHIFT, SHIFT(22)},
	{"SIM_MISC_CTL_TMR1PCSSEL_VALUE", SIM_MISC_CTL_TMR1PCSSEL(1), SHIFT_VALUE(22)},
	{"SIM_MISC_CTL_TMR2PCSSEL_MASK", SIM_MISC_CTL_TMR2PCSSEL_MASK, MASK(24,2)},
	{"SIM_MISC_CTL_TMR2PCSSEL_SHIFT", SIM_MISC_CTL_TMR2PCSSEL_SHIFT, SHIFT(24)},
	{"SIM_MISC_CTL_TMR2PCSSEL_VALUE", SIM_MISC_CTL_TMR2PCSSEL(1), SHIFT_VALUE(24)},
	{"SIM_MISC_CTL_TMR3PCSSEL_MASK", SIM_MISC_CTL_TMR3PCSSEL_MASK, MASK(26,2)},
	{"SIM_MISC_CTL_TMR3PCSSEL_SHIFT", SIM_MISC_CTL_TMR3PCSSEL_SHIFT, SHIFT(26)},
	{"SIM_MISC_CTL_TMR3PCSSEL_VALUE", SIM_MISC_CTL_TMR3PCSSEL(1), SHIFT_VALUE(26)},
	{"SIM_MISC_CTL_RTCCLKSEL_MASK", SIM_MISC_CTL_RTCCLKSEL_MASK, MASK(28,1)},
	{"SIM_MISC_CTL_RTCCLKSEL_SHIFT", SIM_MISC_CTL_RTCCLKSEL_SHIFT, SHIFT(28)},
	{"SIM_MISC_CTL_VREFBUFOUTEN_MASK", SIM_MISC_CTL_VREFBUFOUTEN_MASK, MASK(29,1)},
	{"SIM_MISC_CTL_VREFBUFOUTEN_SHIFT", SIM_MISC_CTL_VREFBUFOUTEN_SHIFT, SHIFT(29)},
	{"SIM_MISC_CTL_VREFBUFINSEL_MASK", SIM_MISC_CTL_VREFBUFINSEL_MASK, MASK(30,1)},
	{"SIM_MISC_CTL_VREFBUFINSEL_SHIFT", SIM_MISC_CTL_VREFBUFINSEL_SHIFT, SHIFT(30)},
	{"SIM_MISC_CTL_VREFBUFPD_MASK", SIM_MISC_CTL_VREFBUFPD_MASK, MASK(31,1)},
	{"SIM_MISC_CTL_VREFBUFPD_SHIFT", SIM_MISC_CTL_VREFBUFPD_SHIFT, SHIFT(31)},
	{"DMA_SAR_SAR_MASK", DMA_SAR_SAR_MASK, MASK(0,32)},
	{"DMA_SAR_SAR_SHIFT", DMA_SAR_SAR_SHIFT, SHIFT(0)},
	{"DMA_SAR_SAR_VALUE", DMA_SAR_SAR(1), SHIFT_VALUE(0)},
	{"DMA_DAR_DAR_MASK", DMA_DAR_DAR_MASK, MASK(0,32)},
	{"DMA_DAR_DAR_SHIFT", DMA_DAR_DAR_SHIFT, SHIFT(0)},
	{"DMA_DAR_DAR_VALUE", DMA_DAR_DAR(1), SHIFT_VALUE(0)},
	{"DMA_DSR_BCR_BCR_MASK", DMA_DSR_BCR_BCR_MASK, MASK(0,24)},
	{"DMA_DSR_BCR_BCR_SHIFT", DMA_DSR_BCR_BCR_SHIFT, SHIFT(0)},
	{"DMA_DSR_BCR_BCR_VALUE", DMA_DSR_BCR_BCR(1), SHIFT_VALUE(0)},
	{"DMA_DSR_BCR_DONE_MASK", DMA_DSR_BCR_DONE_MASK, MASK(24,1)},
	{"DMA_DSR_BCR_DONE_SHIFT", DMA_DSR_BCR_DONE_SHIFT, SHIFT(24)},
	{"DMA_DSR_BCR_BSY_MASK", DMA_DSR_BCR_BSY_MASK, MASK(25,1)},
	{"DMA_DSR_BCR_BSY_SHIFT", DMA_DSR_BCR_BSY_SHIFT, SHIFT(25)},
	{"DMA_DSR_BCR_REQ_MASK", DMA_DSR_BCR_REQ_MASK, MASK(26,1)},
	{"DMA_DSR_BCR_REQ_SHIFT", DMA_DSR_BCR_REQ_SHIFT, SHIFT(26)},
	{"DMA_DSR_BCR_BED_MASK", DMA_DSR_BCR_BED_MASK, MASK(28,1)},
	{"DMA_DSR_BCR_BED_SHIFT", DMA_DSR_BCR_BED_SHIFT, SHIFT(28)},
	{"DMA_DSR_BCR_BES_MASK", DMA_DSR_BCR_BES_MASK, MASK(29,1)},
	{"DMA_DSR_BCR_BES_SHIFT", DMA_DSR_BCR_BES_SHIFT, SHIFT(29)},
	{"DMA_DSR_BCR_CE_MASK", DMA_DSR_BCR_CE_MASK, MASK(30,1)},
	{"DMA_DSR_BCR_CE_SHIFT", DMA_DSR_BCR_CE_SHIFT, SHIFT(30)},
	{"DMA_DCR_LCH2_MASK", DMA_DCR_LCH2_MASK, MASK(0,2)},
	{"DMA_DCR_LCH2_SHIFT", DMA_DCR_LCH2_SHIFT, SHIFT(0)},
	{"DMA_DCR_LCH2_VALUE", DMA_DCR_LCH2(1), SHIFT_VALUE(0)},
	{"DMA_DCR_LCH1_MASK", DMA_DCR_LCH1_MASK, MASK(2,2)},
	{"DMA_DCR_LCH1_SHIFT", DMA_DCR_LCH1_SHIFT, SHIFT(2)},
	{"DMA_DCR_LCH1_VALUE", DMA_DCR_LCH1(1), SHIFT_VALUE(2)},
	{"DMA_DCR_LINKCC_MASK", DMA_DCR_LINKCC_MASK, MASK(4,2)},
	{"DMA_DCR_LINKCC_SHIFT", DMA_DCR_LINKCC_SHIFT, SHIFT(4)},
	{"DMA_DCR_LINKCC_VALUE", DMA_DCR_LINKCC(1), SHIFT_VALUE(4)},
	{"DMA_DCR_D_REQ_MASK", DMA_DCR_D_REQ_MASK, MASK(7,1)},
	{"DMA_DCR_D_REQ_SHIFT", DMA_DCR_D_REQ_SHIFT, SHIFT(7)},
	{"DMA_DCR_DMOD_MASK", DMA_DCR_DMOD_MASK, MASK(8,4)},
	{"DMA_DCR_DMOD_SHIFT", DMA_DCR_DMOD_SHIFT, SHIFT(8)},
	{"DMA_DCR_DMOD_VALUE", DMA_DCR_DMOD(1), SHIFT_VALUE(8)},
	{"DMA_DCR_SMOD_MASK", DMA_DCR_SMOD_MASK, MASK(12,4)},
	{"DMA_DCR_SMOD_SHIFT", DMA_DCR_SMOD_SHIFT, SHIFT(12)},
	{"DMA_DCR_SMOD_VALUE", DMA_DCR_SMOD(1), SHIFT_VALUE(12)},
	{"DMA_DCR_START_MASK", DMA_DCR_START_MASK, MASK(16,1)},
	{"DMA_DCR_START_SHIFT", DMA_DCR_START_SHIFT, SHIFT(16)},
	{"DMA_DCR_DSIZE_MASK", DMA_DCR_DSIZE_MASK, MASK(17,2)},
	{"DMA_DCR_DSIZE_SHIFT", DMA_DCR_DSIZE_SHIFT, SHIFT(17)},
	{"DMA_DCR_DSIZE_VALUE", DMA_DCR_DSIZE(1), SHIFT_VALUE(17)},
	{"DMA_DCR_DINC_MASK", DMA_DCR_DINC_MASK, MASK(19,1)},
	{"DMA_DCR_DINC_SHIFT", DMA_DCR_DINC_SHIFT, SHIFT(19)},
	{"DMA_DCR_SSIZE_MASK", DMA_DCR_SSIZE_MASK, MASK(20,2)},
	{"DMA_DCR_SSIZE_SHIFT", DMA_DCR_SSIZE_SHIFT, SHIFT(20)},
	{"DMA_DCR_SSIZE_VALUE", DMA_DCR_SSIZE(1), SHIFT_VALUE(20)},
	{"DMA_DCR_SINC_MASK", DMA_DCR_SINC_MASK, MASK(22,1)},
	{"DMA_DCR_SINC_SHIFT", DMA_DCR_SINC_SHIFT, SHIFT(22)},
	{"DMA_DCR_EADREQ_MASK", DMA_DCR_EADREQ_MASK, MASK(23,1)},
	{"DMA_DCR_EADREQ_SHIFT", DMA_DCR_EADREQ_SHIFT, SHIFT(23)},
	{"DMA_DCR_AA_MASK", DMA_DCR_AA_MASK, MASK(28,1)},
	{"DMA_DCR_AA_SHIFT", DMA_DCR_AA_SHIFT, SHIFT(28)},
	{"DMA_DCR_CS_MASK", DMA_DCR_CS_MASK, MASK(29,1)},
	{"DMA_DCR_CS_SHIFT", DMA_DCR_CS_SHIFT, SHIFT(29)},
	{"DMA_DCR_ERQ_MASK", DMA_DCR_ERQ_MASK, MASK(30,1)},
	{"DMA_DCR_ERQ_SHIFT", DMA_DCR_ERQ_SHIFT, SHIFT(30)},
	{"DMA_DCR_EINT_MASK", DMA_DCR_EINT_MASK, MASK(31,1)},
	{"DMA_DCR_EINT_SHIFT", DMA_DCR_EINT_SHIFT, SHIFT(31)},
	{"DMA_DCR_UMNSM_MASK", DMA_DCR_UMNSM_MASK, MASK(24,2)},
	{"DMA_DCR_UMNSM_SHIFT", DMA_DCR_UMNSM_SHIFT, SHIFT(24)},
	{"DMA_DCR_UMNSM_VALUE", DMA_DCR_UMNSM(1), SHIFT_VALUE(24)},
	{"DMA_DCR_CHACR_MASK", DMA_DCR_CHACR_MASK, MASK(26,2)},
	{"DMA_DCR_CHACR_SHIFT", DMA_DCR_CHACR_SHIFT, SHIFT(26)},
	{"DMA_DCR_CHACR_VALUE", DMA_DCR_CHACR(1), SHIFT_VALUE(26)},
	{"LCD_GCR_DUTY_MASK", LCD_GCR_DUTY_MASK, MASK(0,3)},
	{"LCD_GCR_DUTY_SHIFT", LCD_GCR_DUTY_SHIFT, SHIFT(0)},
	{"LCD_GCR_DUTY_VALUE", LCD_GCR_DUTY(1), SHIFT_VALUE(0)},
	{"LCD_GCR_LCLK_MASK", LCD_GCR_LCLK_MASK, MASK(3,3)},
	{"LCD_GCR_LCLK_SHIFT", LCD_GCR_LCLK_SHIFT, SHIFT(3)},
	{"LCD_GCR_LCLK_VALUE", LCD_GCR_LCLK(1), SHIFT_VALUE(3)},
	{"LCD_GCR_SOURCE_MASK", LCD_GCR_SOURCE_MASK, MASK(6,1)},
	{"LCD_GCR_SOURCE_SHIFT", LCD_GCR_SOURCE_SHIFT, SHIFT(6)},
	{"LCD_GCR_LCDEN_MASK", LCD_GCR_LCDEN_MASK, MASK(7,1)},
	{"LCD_GCR_LCDEN_SHIFT", LCD_GCR_LCDEN_SHIFT, SHIFT(7)},
	{"LCD_GCR_LCDSTP_MASK", LCD_GCR_LCDSTP_MASK, MASK(8,1)},
	{"LCD_GCR_LCDSTP_SHIFT", LCD_GCR_LCDSTP_SHIFT, SHIFT(8)},
	{"LCD_GCR_LCDDOZE_MASK", LCD_GCR_LCDDOZE_MASK, MASK(9,1)},
	{"LCD_GCR_LCDDOZE_SHIFT", LCD_GCR_LCDDOZE_SHIFT, SHIFT(9)},
	{"LCD_GCR_ALTDIV_MASK", LCD_GCR_ALTDIV_MASK, MASK(12,2)},
	{"LCD_GCR_ALTDIV_SHIFT", LCD_GCR_ALTDIV_SHIFT, SHIFT(12)},
	{"LCD_GCR_ALTDIV_VALUE", LCD_GCR_ALTDIV(1), SHIFT_VALUE(12)},
	{"LCD_GCR_FDCIEN_MASK", LCD_GCR_FDCIEN_MASK, MASK(14,1)},
	{"LCD_GCR_FDCIEN_SHIFT", LCD_GCR_FDCIEN_SHIFT, SHIFT(14)},
	{"LCD_GCR_LCDIEN_MASK", LCD_GCR_LCDIEN_MASK, MASK(15,1)},
	{"LCD_GCR_LCDIEN_SHIFT", LCD_GCR_LCDIEN_SHIFT, SHIFT(15)},
	{"LCD_GCR_VSUPPLY_MASK", LCD_GCR_VSUPPLY_MASK, MASK(17,1)},
	{"LCD_GCR_VSUPPLY_SHIFT", LCD_GCR_VSUPPLY_SHIFT, SHIFT(17)},
	{"LCD_GCR_LADJ_MASK", LCD_GCR_LADJ_MASK, MASK(20,2)},
	{"LCD_GCR_LADJ_SHIFT", LCD_GCR_LADJ_SHIFT, SHIFT(20)},
	{"LCD_GCR_LADJ_VALUE", LCD_GCR_LADJ(1), SHIFT_VALUE(20)},
	{"LCD_GCR_CPSEL_MASK", LCD_GCR_CPSEL_MASK, MASK(23,1)},
	{"LCD_GCR_CPSEL_SHIFT", LCD_GCR_CPSEL_SHIFT, SHIFT(23)},
	{"LCD_GCR_RVTRIM_MASK", LCD_GCR_RVTRIM_MASK, MASK(24,4)},
	{"LCD_GCR_RVTRIM_SHIFT", LCD_GCR_RVTRIM_SHIFT, SHIFT(24)},
	{"LCD_GCR_RVTRIM_VALUE", LCD_GCR_RVTRIM(1), SHIFT_VALUE(24)},
	{"LCD_GCR_RVEN_MASK", LCD_GCR_RVEN_MASK, MASK(31,1)},
	{"LCD_GCR_RVEN_SHIFT", LCD_GCR_RVEN_SHIFT, SHIFT(31)},
	{"LCD_AR_BRATE_MASK", LCD_AR_BRATE_MASK, MASK(0,3)},
	{"LCD_AR_BRATE_SHIFT", LCD_AR_BRATE_SHIFT, SHIFT(0)},
	{"LCD_AR_BRATE_VALUE", LCD_AR_BRATE(1), SHIFT_VALUE(0)},
	{"LCD_AR_BMODE_MASK", LCD_AR_BMODE_MASK, MASK(3,1)},
	{"LCD_AR_BMODE_SHIFT", LCD_AR_BMODE_SHIFT, SHIFT(3)},
	{"LCD_AR_BLANK_MASK", LCD_AR_BLANK_MASK, MASK(5,1)},
	{"LCD_AR_BLANK_SHIFT", LCD_AR_BLANK_SHIFT, SHIFT(5)},
	{"LCD_AR_ALT_MASK", LCD_AR_ALT_MASK, MASK(6,1)},
	{"LCD_AR_ALT_SHIFT", LCD_AR_ALT_SHIFT, SHIFT(6)},
	{"LCD_AR_BLINK_MASK", LCD_AR_BLINK_MASK, MASK(7,1)},
	{"LCD_AR_BLINK_SHIFT", LCD_AR_BLINK_SHIFT, SHIFT(7)},
	{"LCD_AR_LCDIF_MASK", LCD_AR_LCDIF_MASK, MASK(15,1)},
	{"LCD_AR_LCDIF_SHIFT", LCD_AR_LCDIF_SHIFT, SHIFT(15)},
	{"LCD_FDCR_FDPINID_MASK", LCD_FDCR_FDPINID_MASK, MASK(0,6)},
	{"LCD_FDCR_FDPINID_SHIFT", LCD_FDCR_FDPINID_SHIFT, SHIFT(0)},
	{"LCD_FDCR_FDPINID_VALUE", LCD_FDCR_FDPINID(1), SHIFT_VALUE(0)},
	{"LCD_FDCR_FDBPEN_MASK", LCD_FDCR_FDBPEN_MASK, MASK(6,1)},
	{"LCD_FDCR_FDBPEN_SHIFT", LCD_FDCR_FDBPEN_SHIFT, SHIFT(6)},
	{"LCD_FDCR_FDEN_MASK", LCD_FDCR_FDEN_MASK, MASK(7,1)},
	{"LCD_FDCR_FDEN_SHIFT", LCD_FDCR_FDEN_SHIFT, SHIFT(7)},
	{"LCD_FDCR_FDSWW_MASK", LCD_FDCR_FDSWW_MASK, MASK(9,3)},
	{"LCD_FDCR_FDSWW_SHIFT", LCD_FDCR_FDSWW_SHIFT, SHIFT(9)},
	{"LCD_FDCR_FDSWW_VALUE", LCD_FDCR_FDSWW(1), SHIFT_VALUE(9)},
	{"LCD_FDCR_FDPRS_MASK", LCD_FDCR_FDPRS_MASK, MASK(12,3)},
	{"LCD_FDCR_FDPRS_SHIFT", LCD_FDCR_FDPRS_SHIFT, SHIFT(12)},
	{"LCD_FDCR_FDPRS_VALUE", LCD_FDCR_FDPRS(1), SHIFT_VALUE(12)},
	{"LCD_FDSR_FDCNT_MASK", LCD_FDSR_FDCNT_MASK, MASK(0,8)},
	{"LCD_FDSR_FDCNT_SHIFT", LCD_FDSR_FDCNT_SHIFT, SHIFT(0)},
	{"LCD_FDSR_FDCNT_VALUE", LCD_FDSR_FDCNT(1), SHIFT_VALUE(0)},
	{"LCD_FDSR_FDCF_MASK", LCD_FDSR_FDCF_MASK, MASK(15,1)},
	{"LCD_FDSR_FDCF_SHIFT", LCD_FDSR_FDCF_SHIFT, SHIFT(15)},
	{"LCD_PEN_PEN_MASK", LCD_PEN_PEN_MASK, MASK(0,32)},
	{"LCD_PEN_PEN_SHIFT", LCD_PEN_PEN_SHIFT, SHIFT(0)},
	{"LCD_PEN_PEN_VALUE", LCD_PEN_PEN(1), SHIFT_VALUE(0)},
	{"LCD_BPEN_BPEN_MASK", LCD_BPEN_BPEN_MASK, MASK(0,32)},
	{"LCD_BPEN_BPEN_SHIFT", LCD_BPEN_BPEN_SHIFT, SHIFT(0)},
	{"LCD_BPEN_BPEN_VALUE", LCD_BPEN_BPEN(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF0_MASK", LCD_WF_WF0_MASK, MASK(0,8)},
	{"LCD_WF_WF0_SHIFT", LCD_WF_WF0_SHIFT, SHIFT(0)},
	{"LCD_WF_WF0_VALUE", LCD_WF_WF0(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF1_MASK", LCD_WF_WF1_MASK, MASK(8,8)},
	{"LCD_WF_WF1_SHIFT", LCD_WF_WF1_SHIFT, SHIFT(8)},
	{"LCD_WF_WF1_VALUE", LCD_WF_WF1(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF2_MASK", LCD_WF_WF2_MASK, MASK(16,8)},
	{"LCD_WF_WF2_SHIFT", LCD_WF_WF2_SHIFT, SHIFT(16)},
	{"LCD_WF_WF2_VALUE", LCD_WF_WF2(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF3_MASK", LCD_WF_WF3_MASK, MASK(24,8)},
	{"LCD_WF_WF3_SHIFT", LCD_WF_WF3_SHIFT, SHIFT(24)},
	{"LCD_WF_WF3_VALUE", LCD_WF_WF3(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD0_MASK", LCD_WF8B_BPALCD0_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD0_SHIFT", LCD_WF8B_BPALCD0_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD0_MASK", LCD_WF8B_BPBLCD0_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD0_SHIFT", LCD_WF8B_BPBLCD0_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD0_MASK", LCD_WF8B_BPCLCD0_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD0_SHIFT", LCD_WF8B_BPCLCD0_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD0_MASK", LCD_WF8B_BPDLCD0_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD0_SHIFT", LCD_WF8B_BPDLCD0_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD0_MASK", LCD_WF8B_BPELCD0_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD0_SHIFT", LCD_WF8B_BPELCD0_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD0_MASK", LCD_WF8B_BPFLCD0_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD0_SHIFT", LCD_WF8B_BPFLCD0_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD0_MASK", LCD_WF8B_BPGLCD0_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD0_SHIFT", LCD_WF8B_BPGLCD0_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD0_MASK", LCD_WF8B_BPHLCD0_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD0_SHIFT", LCD_WF8B_BPHLCD0_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD1_MASK", LCD_WF8B_BPALCD1_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD1_SHIFT", LCD_WF8B_BPALCD1_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD1_MASK", LCD_WF8B_BPBLCD1_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD1_SHIFT", LCD_WF8B_BPBLCD1_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD1_MASK", LCD_WF8B_BPCLCD1_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD1_SHIFT", LCD_WF8B_BPCLCD1_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD1_MASK", LCD_WF8B_BPDLCD1_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD1_SHIFT", LCD_WF8B_BPDLCD1_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD1_MASK", LCD_WF8B_BPELCD1_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD1_SHIFT", LCD_WF8B_BPELCD1_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD1_MASK", LCD_WF8B_BPFLCD1_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD1_SHIFT", LCD_WF8B_BPFLCD1_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD1_MASK", LCD_WF8B_BPGLCD1_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD1_SHIFT", LCD_WF8B_BPGLCD1_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD1_MASK", LCD_WF8B_BPHLCD1_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD1_SHIFT", LCD_WF8B_BPHLCD1_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD2_MASK", LCD_WF8B_BPALCD2_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD2_SHIFT", LCD_WF8B_BPALCD2_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD2_MASK", LCD_WF8B_BPBLCD2_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD2_SHIFT", LCD_WF8B_BPBLCD2_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD2_MASK", LCD_WF8B_BPCLCD2_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD2_SHIFT", LCD_WF8B_BPCLCD2_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD2_MASK", LCD_WF8B_BPDLCD2_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD2_SHIFT", LCD_WF8B_BPDLCD2_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD2_MASK", LCD_WF8B_BPELCD2_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD2_SHIFT", LCD_WF8B_BPELCD2_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD2_MASK", LCD_WF8B_BPFLCD2_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD2_SHIFT", LCD_WF8B_BPFLCD2_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD2_MASK", LCD_WF8B_BPGLCD2_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD2_SHIFT", LCD_WF8B_BPGLCD2_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD2_MASK", LCD_WF8B_BPHLCD2_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD2_SHIFT", LCD_WF8B_BPHLCD2_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD3_MASK", LCD_WF8B_BPALCD3_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD3_SHIFT", LCD_WF8B_BPALCD3_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD3_MASK", LCD_WF8B_BPBLCD3_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD3_SHIFT", LCD_WF8B_BPBLCD3_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD3_MASK", LCD_WF8B_BPCLCD3_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD3_SHIFT", LCD_WF8B_BPCLCD3_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD3_MASK", LCD_WF8B_BPDLCD3_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD3_SHIFT", LCD_WF8B_BPDLCD3_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD3_MASK", LCD_WF8B_BPELCD3_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD3_SHIFT", LCD_WF8B_BPELCD3_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD3_MASK", LCD_WF8B_BPFLCD3_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD3_SHIFT", LCD_WF8B_BPFLCD3_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD3_MASK", LCD_WF8B_BPGLCD3_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD3_SHIFT", LCD_WF8B_BPGLCD3_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD3_MASK", LCD_WF8B_BPHLCD3_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD3_SHIFT", LCD_WF8B_BPHLCD3_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD4_MASK", LCD_WF8B_BPALCD4_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD4_SHIFT", LCD_WF8B_BPALCD4_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD4_MASK", LCD_WF8B_BPBLCD4_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD4_SHIFT", LCD_WF8B_BPBLCD4_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD4_MASK", LCD_WF8B_BPCLCD4_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD4_SHIFT", LCD_WF8B_BPCLCD4_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD4_MASK", LCD_WF8B_BPDLCD4_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD4_SHIFT", LCD_WF8B_BPDLCD4_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD4_MASK", LCD_WF8B_BPELCD4_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD4_SHIFT", LCD_WF8B_BPELCD4_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD4_MASK", LCD_WF8B_BPFLCD4_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD4_SHIFT", LCD_WF8B_BPFLCD4_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD4_MASK", LCD_WF8B_BPGLCD4_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD4_SHIFT", LCD_WF8B_BPGLCD4_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD4_MASK", LCD_WF8B_BPHLCD4_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD4_SHIFT", LCD_WF8B_BPHLCD4_SHIFT, SHIFT(7)},
	{"LCD_WF_WF4_MASK", LCD_WF_WF4_MASK, MASK(0,8)},
	{"LCD_WF_WF4_SHIFT", LCD_WF_WF4_SHIFT, SHIFT(0)},
	{"LCD_WF_WF4_VALUE", LCD_WF_WF4(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF5_MASK", LCD_WF_WF5_MASK, MASK(8,8)},
	{"LCD_WF_WF5_SHIFT", LCD_WF_WF5_SHIFT, SHIFT(8)},
	{"LCD_WF_WF5_VALUE", LCD_WF_WF5(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF6_MASK", LCD_WF_WF6_MASK, MASK(16,8)},
	{"LCD_WF_WF6_SHIFT", LCD_WF_WF6_SHIFT, SHIFT(16)},
	{"LCD_WF_WF6_VALUE", LCD_WF_WF6(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF7_MASK", LCD_WF_WF7_MASK, MASK(24,8)},
	{"LCD_WF_WF7_SHIFT", LCD_WF_WF7_SHIFT, SHIFT(24)},
	{"LCD_WF_WF7_VALUE", LCD_WF_WF7(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD5_MASK", LCD_WF8B_BPALCD5_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD5_SHIFT", LCD_WF8B_BPALCD5_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD5_MASK", LCD_WF8B_BPBLCD5_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD5_SHIFT", LCD_WF8B_BPBLCD5_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD5_MASK", LCD_WF8B_BPCLCD5_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD5_SHIFT", LCD_WF8B_BPCLCD5_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD5_MASK", LCD_WF8B_BPDLCD5_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD5_SHIFT", LCD_WF8B_BPDLCD5_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD5_MASK", LCD_WF8B_BPELCD5_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD5_SHIFT", LCD_WF8B_BPELCD5_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD5_MASK", LCD_WF8B_BPFLCD5_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD5_SHIFT", LCD_WF8B_BPFLCD5_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD5_MASK", LCD_WF8B_BPGLCD5_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD5_SHIFT", LCD_WF8B_BPGLCD5_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD5_MASK", LCD_WF8B_BPHLCD5_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD5_SHIFT", LCD_WF8B_BPHLCD5_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD6_MASK", LCD_WF8B_BPALCD6_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD6_SHIFT", LCD_WF8B_BPALCD6_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD6_MASK", LCD_WF8B_BPBLCD6_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD6_SHIFT", LCD_WF8B_BPBLCD6_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD6_MASK", LCD_WF8B_BPCLCD6_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD6_SHIFT", LCD_WF8B_BPCLCD6_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD6_MASK", LCD_WF8B_BPDLCD6_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD6_SHIFT", LCD_WF8B_BPDLCD6_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD6_MASK", LCD_WF8B_BPELCD6_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD6_SHIFT", LCD_WF8B_BPELCD6_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD6_MASK", LCD_WF8B_BPFLCD6_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD6_SHIFT", LCD_WF8B_BPFLCD6_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD6_MASK", LCD_WF8B_BPGLCD6_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD6_SHIFT", LCD_WF8B_BPGLCD6_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD6_MASK", LCD_WF8B_BPHLCD6_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD6_SHIFT", LCD_WF8B_BPHLCD6_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD7_MASK", LCD_WF8B_BPALCD7_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD7_SHIFT", LCD_WF8B_BPALCD7_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD7_MASK", LCD_WF8B_BPBLCD7_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD7_SHIFT", LCD_WF8B_BPBLCD7_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD7_MASK", LCD_WF8B_BPCLCD7_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD7_SHIFT", LCD_WF8B_BPCLCD7_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD7_MASK", LCD_WF8B_BPDLCD7_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD7_SHIFT", LCD_WF8B_BPDLCD7_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD7_MASK", LCD_WF8B_BPELCD7_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD7_SHIFT", LCD_WF8B_BPELCD7_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD7_MASK", LCD_WF8B_BPFLCD7_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD7_SHIFT", LCD_WF8B_BPFLCD7_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD7_MASK", LCD_WF8B_BPGLCD7_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD7_SHIFT", LCD_WF8B_BPGLCD7_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD7_MASK", LCD_WF8B_BPHLCD7_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD7_SHIFT", LCD_WF8B_BPHLCD7_SHIFT, SHIFT(7)},
	{"LCD_WF_WF8_MASK", LCD_WF_WF8_MASK, MASK(0,8)},
	{"LCD_WF_WF8_SHIFT", LCD_WF_WF8_SHIFT, SHIFT(0)},
	{"LCD_WF_WF8_VALUE", LCD_WF_WF8(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF9_MASK", LCD_WF_WF9_MASK, MASK(8,8)},
	{"LCD_WF_WF9_SHIFT", LCD_WF_WF9_SHIFT, SHIFT(8)},
	{"LCD_WF_WF9_VALUE", LCD_WF_WF9(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF10_MASK", LCD_WF_WF10_MASK, MASK(16,8)},
	{"LCD_WF_WF10_SHIFT", LCD_WF_WF10_SHIFT, SHIFT(16)},
	{"LCD_WF_WF10_VALUE", LCD_WF_WF10(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF11_MASK", LCD_WF_WF11_MASK, MASK(24,8)},
	{"LCD_WF_WF11_SHIFT", LCD_WF_WF11_SHIFT, SHIFT(24)},
	{"LCD_WF_WF11_VALUE", LCD_WF_WF11(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD8_MASK", LCD_WF8B_BPALCD8_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD8_SHIFT", LCD_WF8B_BPALCD8_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD8_MASK", LCD_WF8B_BPBLCD8_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD8_SHIFT", LCD_WF8B_BPBLCD8_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD8_MASK", LCD_WF8B_BPCLCD8_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD8_SHIFT", LCD_WF8B_BPCLCD8_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD8_MASK", LCD_WF8B_BPDLCD8_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD8_SHIFT", LCD_WF8B_BPDLCD8_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD8_MASK", LCD_WF8B_BPELCD8_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD8_SHIFT", LCD_WF8B_BPELCD8_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD8_MASK", LCD_WF8B_BPFLCD8_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD8_SHIFT", LCD_WF8B_BPFLCD8_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD8_MASK", LCD_WF8B_BPGLCD8_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD8_SHIFT", LCD_WF8B_BPGLCD8_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD8_MASK", LCD_WF8B_BPHLCD8_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD8_SHIFT", LCD_WF8B_BPHLCD8_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD9_MASK", LCD_WF8B_BPALCD9_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD9_SHIFT", LCD_WF8B_BPALCD9_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD9_MASK", LCD_WF8B_BPBLCD9_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD9_SHIFT", LCD_WF8B_BPBLCD9_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD9_MASK", LCD_WF8B_BPCLCD9_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD9_SHIFT", LCD_WF8B_BPCLCD9_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD9_MASK", LCD_WF8B_BPDLCD9_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD9_SHIFT", LCD_WF8B_BPDLCD9_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD9_MASK", LCD_WF8B_BPELCD9_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD9_SHIFT", LCD_WF8B_BPELCD9_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD9_MASK", LCD_WF8B_BPFLCD9_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD9_SHIFT", LCD_WF8B_BPFLCD9_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD9_MASK", LCD_WF8B_BPGLCD9_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD9_SHIFT", LCD_WF8B_BPGLCD9_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD9_MASK", LCD_WF8B_BPHLCD9_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD9_SHIFT", LCD_WF8B_BPHLCD9_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD10_MASK", LCD_WF8B_BPALCD10_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD10_SHIFT", LCD_WF8B_BPALCD10_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD10_MASK", LCD_WF8B_BPBLCD10_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD10_SHIFT", LCD_WF8B_BPBLCD10_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD10_MASK", LCD_WF8B_BPCLCD10_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD10_SHIFT", LCD_WF8B_BPCLCD10_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD10_MASK", LCD_WF8B_BPDLCD10_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD10_SHIFT", LCD_WF8B_BPDLCD10_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD10_MASK", LCD_WF8B_BPELCD10_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD10_SHIFT", LCD_WF8B_BPELCD10_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD10_MASK", LCD_WF8B_BPFLCD10_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD10_SHIFT", LCD_WF8B_BPFLCD10_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD10_MASK", LCD_WF8B_BPGLCD10_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD10_SHIFT", LCD_WF8B_BPGLCD10_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD10_MASK", LCD_WF8B_BPHLCD10_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD10_SHIFT", LCD_WF8B_BPHLCD10_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD11_MASK", LCD_WF8B_BPALCD11_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD11_SHIFT", LCD_WF8B_BPALCD11_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD11_MASK", LCD_WF8B_BPBLCD11_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD11_SHIFT", LCD_WF8B_BPBLCD11_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD11_MASK", LCD_WF8B_BPCLCD11_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD11_SHIFT", LCD_WF8B_BPCLCD11_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD11_MASK", LCD_WF8B_BPDLCD11_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD11_SHIFT", LCD_WF8B_BPDLCD11_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD11_MASK", LCD_WF8B_BPELCD11_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD11_SHIFT", LCD_WF8B_BPELCD11_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD11_MASK", LCD_WF8B_BPFLCD11_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD11_SHIFT", LCD_WF8B_BPFLCD11_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD11_MASK", LCD_WF8B_BPGLCD11_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD11_SHIFT", LCD_WF8B_BPGLCD11_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD11_MASK", LCD_WF8B_BPHLCD11_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD11_SHIFT", LCD_WF8B_BPHLCD11_SHIFT, SHIFT(7)},
	{"LCD_WF_WF12_MASK", LCD_WF_WF12_MASK, MASK(0,8)},
	{"LCD_WF_WF12_SHIFT", LCD_WF_WF12_SHIFT, SHIFT(0)},
	{"LCD_WF_WF12_VALUE", LCD_WF_WF12(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF13_MASK", LCD_WF_WF13_MASK, MASK(8,8)},
	{"LCD_WF_WF13_SHIFT", LCD_WF_WF13_SHIFT, SHIFT(8)},
	{"LCD_WF_WF13_VALUE", LCD_WF_WF13(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF14_MASK", LCD_WF_WF14_MASK, MASK(16,8)},
	{"LCD_WF_WF14_SHIFT", LCD_WF_WF14_SHIFT, SHIFT(16)},
	{"LCD_WF_WF14_VALUE", LCD_WF_WF14(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF15_MASK", LCD_WF_WF15_MASK, MASK(24,8)},
	{"LCD_WF_WF15_SHIFT", LCD_WF_WF15_SHIFT, SHIFT(24)},
	{"LCD_WF_WF15_VALUE", LCD_WF_WF15(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD12_MASK", LCD_WF8B_BPALCD12_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD12_SHIFT", LCD_WF8B_BPALCD12_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD12_MASK", LCD_WF8B_BPBLCD12_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD12_SHIFT", LCD_WF8B_BPBLCD12_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD12_MASK", LCD_WF8B_BPCLCD12_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD12_SHIFT", LCD_WF8B_BPCLCD12_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD12_MASK", LCD_WF8B_BPDLCD12_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD12_SHIFT", LCD_WF8B_BPDLCD12_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD12_MASK", LCD_WF8B_BPELCD12_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD12_SHIFT", LCD_WF8B_BPELCD12_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD12_MASK", LCD_WF8B_BPFLCD12_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD12_SHIFT", LCD_WF8B_BPFLCD12_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD12_MASK", LCD_WF8B_BPGLCD12_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD12_SHIFT", LCD_WF8B_BPGLCD12_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD12_MASK", LCD_WF8B_BPHLCD12_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD12_SHIFT", LCD_WF8B_BPHLCD12_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD13_MASK", LCD_WF8B_BPALCD13_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD13_SHIFT", LCD_WF8B_BPALCD13_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD13_MASK", LCD_WF8B_BPBLCD13_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD13_SHIFT", LCD_WF8B_BPBLCD13_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD13_MASK", LCD_WF8B_BPCLCD13_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD13_SHIFT", LCD_WF8B_BPCLCD13_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD13_MASK", LCD_WF8B_BPDLCD13_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD13_SHIFT", LCD_WF8B_BPDLCD13_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD13_MASK", LCD_WF8B_BPELCD13_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD13_SHIFT", LCD_WF8B_BPELCD13_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD13_MASK", LCD_WF8B_BPFLCD13_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD13_SHIFT", LCD_WF8B_BPFLCD13_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD13_MASK", LCD_WF8B_BPGLCD13_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD13_SHIFT", LCD_WF8B_BPGLCD13_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD13_MASK", LCD_WF8B_BPHLCD13_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD13_SHIFT", LCD_WF8B_BPHLCD13_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD14_MASK", LCD_WF8B_BPALCD14_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD14_SHIFT", LCD_WF8B_BPALCD14_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD14_MASK", LCD_WF8B_BPBLCD14_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD14_SHIFT", LCD_WF8B_BPBLCD14_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD14_MASK", LCD_WF8B_BPCLCD14_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD14_SHIFT", LCD_WF8B_BPCLCD14_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD14_MASK", LCD_WF8B_BPDLCD14_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD14_SHIFT", LCD_WF8B_BPDLCD14_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD14_MASK", LCD_WF8B_BPELCD14_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD14_SHIFT", LCD_WF8B_BPELCD14_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD14_MASK", LCD_WF8B_BPFLCD14_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD14_SHIFT", LCD_WF8B_BPFLCD14_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD14_MASK", LCD_WF8B_BPGLCD14_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD14_SHIFT", LCD_WF8B_BPGLCD14_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD14_MASK", LCD_WF8B_BPHLCD14_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD14_SHIFT", LCD_WF8B_BPHLCD14_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD15_MASK", LCD_WF8B_BPALCD15_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD15_SHIFT", LCD_WF8B_BPALCD15_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD15_MASK", LCD_WF8B_BPBLCD15_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD15_SHIFT", LCD_WF8B_BPBLCD15_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD15_MASK", LCD_WF8B_BPCLCD15_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD15_SHIFT", LCD_WF8B_BPCLCD15_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD15_MASK", LCD_WF8B_BPDLCD15_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD15_SHIFT", LCD_WF8B_BPDLCD15_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD15_MASK", LCD_WF8B_BPELCD15_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD15_SHIFT", LCD_WF8B_BPELCD15_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD15_MASK", LCD_WF8B_BPFLCD15_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD15_SHIFT", LCD_WF8B_BPFLCD15_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD15_MASK", LCD_WF8B_BPGLCD15_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD15_SHIFT", LCD_WF8B_BPGLCD15_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD15_MASK", LCD_WF8B_BPHLCD15_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD15_SHIFT", LCD_WF8B_BPHLCD15_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD16_MASK", LCD_WF8B_BPALCD16_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD16_SHIFT", LCD_WF8B_BPALCD16_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD16_MASK", LCD_WF8B_BPBLCD16_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD16_SHIFT", LCD_WF8B_BPBLCD16_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD16_MASK", LCD_WF8B_BPCLCD16_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD16_SHIFT", LCD_WF8B_BPCLCD16_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD16_MASK", LCD_WF8B_BPDLCD16_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD16_SHIFT", LCD_WF8B_BPDLCD16_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD16_MASK", LCD_WF8B_BPELCD16_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD16_SHIFT", LCD_WF8B_BPELCD16_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD16_MASK", LCD_WF8B_BPFLCD16_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD16_SHIFT", LCD_WF8B_BPFLCD16_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD16_MASK", LCD_WF8B_BPGLCD16_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD16_SHIFT", LCD_WF8B_BPGLCD16_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD16_MASK", LCD_WF8B_BPHLCD16_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD16_SHIFT", LCD_WF8B_BPHLCD16_SHIFT, SHIFT(7)},
	{"LCD_WF_WF16_MASK", LCD_WF_WF16_MASK, MASK(0,8)},
	{"LCD_WF_WF16_SHIFT", LCD_WF_WF16_SHIFT, SHIFT(0)},
	{"LCD_WF_WF16_VALUE", LCD_WF_WF16(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF17_MASK", LCD_WF_WF17_MASK, MASK(8,8)},
	{"LCD_WF_WF17_SHIFT", LCD_WF_WF17_SHIFT, SHIFT(8)},
	{"LCD_WF_WF17_VALUE", LCD_WF_WF17(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF18_MASK", LCD_WF_WF18_MASK, MASK(16,8)},
	{"LCD_WF_WF18_SHIFT", LCD_WF_WF18_SHIFT, SHIFT(16)},
	{"LCD_WF_WF18_VALUE", LCD_WF_WF18(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF19_MASK", LCD_WF_WF19_MASK, MASK(24,8)},
	{"LCD_WF_WF19_SHIFT", LCD_WF_WF19_SHIFT, SHIFT(24)},
	{"LCD_WF_WF19_VALUE", LCD_WF_WF19(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD17_MASK", LCD_WF8B_BPALCD17_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD17_SHIFT", LCD_WF8B_BPALCD17_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD17_MASK", LCD_WF8B_BPBLCD17_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD17_SHIFT", LCD_WF8B_BPBLCD17_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD17_MASK", LCD_WF8B_BPCLCD17_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD17_SHIFT", LCD_WF8B_BPCLCD17_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD17_MASK", LCD_WF8B_BPDLCD17_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD17_SHIFT", LCD_WF8B_BPDLCD17_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD17_MASK", LCD_WF8B_BPELCD17_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD17_SHIFT", LCD_WF8B_BPELCD17_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD17_MASK", LCD_WF8B_BPFLCD17_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD17_SHIFT", LCD_WF8B_BPFLCD17_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD17_MASK", LCD_WF8B_BPGLCD17_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD17_SHIFT", LCD_WF8B_BPGLCD17_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD17_MASK", LCD_WF8B_BPHLCD17_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD17_SHIFT", LCD_WF8B_BPHLCD17_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD18_MASK", LCD_WF8B_BPALCD18_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD18_SHIFT", LCD_WF8B_BPALCD18_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD18_MASK", LCD_WF8B_BPBLCD18_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD18_SHIFT", LCD_WF8B_BPBLCD18_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD18_MASK", LCD_WF8B_BPCLCD18_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD18_SHIFT", LCD_WF8B_BPCLCD18_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD18_MASK", LCD_WF8B_BPDLCD18_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD18_SHIFT", LCD_WF8B_BPDLCD18_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD18_MASK", LCD_WF8B_BPELCD18_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD18_SHIFT", LCD_WF8B_BPELCD18_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD18_MASK", LCD_WF8B_BPFLCD18_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD18_SHIFT", LCD_WF8B_BPFLCD18_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD18_MASK", LCD_WF8B_BPGLCD18_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD18_SHIFT", LCD_WF8B_BPGLCD18_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD18_MASK", LCD_WF8B_BPHLCD18_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD18_SHIFT", LCD_WF8B_BPHLCD18_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD19_MASK", LCD_WF8B_BPALCD19_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD19_SHIFT", LCD_WF8B_BPALCD19_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD19_MASK", LCD_WF8B_BPBLCD19_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD19_SHIFT", LCD_WF8B_BPBLCD19_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD19_MASK", LCD_WF8B_BPCLCD19_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD19_SHIFT", LCD_WF8B_BPCLCD19_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD19_MASK", LCD_WF8B_BPDLCD19_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD19_SHIFT", LCD_WF8B_BPDLCD19_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD19_MASK", LCD_WF8B_BPELCD19_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD19_SHIFT", LCD_WF8B_BPELCD19_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD19_MASK", LCD_WF8B_BPFLCD19_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD19_SHIFT", LCD_WF8B_BPFLCD19_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD19_MASK", LCD_WF8B_BPGLCD19_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD19_SHIFT", LCD_WF8B_BPGLCD19_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD19_MASK", LCD_WF8B_BPHLCD19_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD19_SHIFT", LCD_WF8B_BPHLCD19_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD20_MASK", LCD_WF8B_BPALCD20_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD20_SHIFT", LCD_WF8B_BPALCD20_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD20_MASK", LCD_WF8B_BPBLCD20_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD20_SHIFT", LCD_WF8B_BPBLCD20_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD20_MASK", LCD_WF8B_BPCLCD20_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD20_SHIFT", LCD_WF8B_BPCLCD20_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD20_MASK", LCD_WF8B_BPDLCD20_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD20_SHIFT", LCD_WF8B_BPDLCD20_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD20_MASK", LCD_WF8B_BPELCD20_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD20_SHIFT", LCD_WF8B_BPELCD20_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD20_MASK", LCD_WF8B_BPFLCD20_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD20_SHIFT", LCD_WF8B_BPFLCD20_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD20_MASK", LCD_WF8B_BPGLCD20_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD20_SHIFT", LCD_WF8B_BPGLCD20_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD20_MASK", LCD_WF8B_BPHLCD20_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD20_SHIFT", LCD_WF8B_BPHLCD20_SHIFT, SHIFT(7)},
	{"LCD_WF_WF20_MASK", LCD_WF_WF20_MASK, MASK(0,8)},
	{"LCD_WF_WF20_SHIFT", LCD_WF_WF20_SHIFT, SHIFT(0)},
	{"LCD_WF_WF20_VALUE", LCD_WF_WF20(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF21_MASK", LCD_WF_WF21_MASK, MASK(8,8)},
	{"LCD_WF_WF21_SHIFT", LCD_WF_WF21_SHIFT, SHIFT(8)},
	{"LCD_WF_WF21_VALUE", LCD_WF_WF21(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF22_MASK", LCD_WF_WF22_MASK, MASK(16,8)},
	{"LCD_WF_WF22_SHIFT", LCD_WF_WF22_SHIFT, SHIFT(16)},
	{"LCD_WF_WF22_VALUE", LCD_WF_WF22(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF23_MASK", LCD_WF_WF23_MASK, MASK(24,8)},
	{"LCD_WF_WF23_SHIFT", LCD_WF_WF23_SHIFT, SHIFT(24)},
	{"LCD_WF_WF23_VALUE", LCD_WF_WF23(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD21_MASK", LCD_WF8B_BPALCD21_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD21_SHIFT", LCD_WF8B_BPALCD21_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD21_MASK", LCD_WF8B_BPBLCD21_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD21_SHIFT", LCD_WF8B_BPBLCD21_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD21_MASK", LCD_WF8B_BPCLCD21_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD21_SHIFT", LCD_WF8B_BPCLCD21_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD21_MASK", LCD_WF8B_BPDLCD21_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD21_SHIFT", LCD_WF8B_BPDLCD21_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD21_MASK", LCD_WF8B_BPELCD21_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD21_SHIFT", LCD_WF8B_BPELCD21_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD21_MASK", LCD_WF8B_BPFLCD21_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD21_SHIFT", LCD_WF8B_BPFLCD21_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD21_MASK", LCD_WF8B_BPGLCD21_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD21_SHIFT", LCD_WF8B_BPGLCD21_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD21_MASK", LCD_WF8B_BPHLCD21_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD21_SHIFT", LCD_WF8B_BPHLCD21_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD22_MASK", LCD_WF8B_BPALCD22_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD22_SHIFT", LCD_WF8B_BPALCD22_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD22_MASK", LCD_WF8B_BPBLCD22_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD22_SHIFT", LCD_WF8B_BPBLCD22_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD22_MASK", LCD_WF8B_BPCLCD22_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD22_SHIFT", LCD_WF8B_BPCLCD22_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD22_MASK", LCD_WF8B_BPDLCD22_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD22_SHIFT", LCD_WF8B_BPDLCD22_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD22_MASK", LCD_WF8B_BPELCD22_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD22_SHIFT", LCD_WF8B_BPELCD22_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD22_MASK", LCD_WF8B_BPFLCD22_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD22_SHIFT", LCD_WF8B_BPFLCD22_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD22_MASK", LCD_WF8B_BPGLCD22_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD22_SHIFT", LCD_WF8B_BPGLCD22_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD22_MASK", LCD_WF8B_BPHLCD22_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD22_SHIFT", LCD_WF8B_BPHLCD22_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD23_MASK", LCD_WF8B_BPALCD23_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD23_SHIFT", LCD_WF8B_BPALCD23_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD23_MASK", LCD_WF8B_BPBLCD23_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD23_SHIFT", LCD_WF8B_BPBLCD23_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD23_MASK", LCD_WF8B_BPCLCD23_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD23_SHIFT", LCD_WF8B_BPCLCD23_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD23_MASK", LCD_WF8B_BPDLCD23_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD23_SHIFT", LCD_WF8B_BPDLCD23_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD23_MASK", LCD_WF8B_BPELCD23_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD23_SHIFT", LCD_WF8B_BPELCD23_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD23_MASK", LCD_WF8B_BPFLCD23_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD23_SHIFT", LCD_WF8B_BPFLCD23_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD23_MASK", LCD_WF8B_BPGLCD23_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD23_SHIFT", LCD_WF8B_BPGLCD23_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD23_MASK", LCD_WF8B_BPHLCD23_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD23_SHIFT", LCD_WF8B_BPHLCD23_SHIFT, SHIFT(7)},
	{"LCD_WF_WF24_MASK", LCD_WF_WF24_MASK, MASK(0,8)},
	{"LCD_WF_WF24_SHIFT", LCD_WF_WF24_SHIFT, SHIFT(0)},
	{"LCD_WF_WF24_VALUE", LCD_WF_WF24(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF25_MASK", LCD_WF_WF25_MASK, MASK(8,8)},
	{"LCD_WF_WF25_SHIFT", LCD_WF_WF25_SHIFT, SHIFT(8)},
	{"LCD_WF_WF25_VALUE", LCD_WF_WF25(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF26_MASK", LCD_WF_WF26_MASK, MASK(16,8)},
	{"LCD_WF_WF26_SHIFT", LCD_WF_WF26_SHIFT, SHIFT(16)},
	{"LCD_WF_WF26_VALUE", LCD_WF_WF26(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF27_MASK", LCD_WF_WF27_MASK, MASK(24,8)},
	{"LCD_WF_WF27_SHIFT", LCD_WF_WF27_SHIFT, SHIFT(24)},
	{"LCD_WF_WF27_VALUE", LCD_WF_WF27(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD24_MASK", LCD_WF8B_BPALCD24_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD24_SHIFT", LCD_WF8B_BPALCD24_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD24_MASK", LCD_WF8B_BPBLCD24_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD24_SHIFT", LCD_WF8B_BPBLCD24_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD24_MASK", LCD_WF8B_BPCLCD24_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD24_SHIFT", LCD_WF8B_BPCLCD24_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD24_MASK", LCD_WF8B_BPDLCD24_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD24_SHIFT", LCD_WF8B_BPDLCD24_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD24_MASK", LCD_WF8B_BPELCD24_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD24_SHIFT", LCD_WF8B_BPELCD24_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD24_MASK", LCD_WF8B_BPFLCD24_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD24_SHIFT", LCD_WF8B_BPFLCD24_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD24_MASK", LCD_WF8B_BPGLCD24_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD24_SHIFT", LCD_WF8B_BPGLCD24_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD24_MASK", LCD_WF8B_BPHLCD24_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD24_SHIFT", LCD_WF8B_BPHLCD24_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD25_MASK", LCD_WF8B_BPALCD25_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD25_SHIFT", LCD_WF8B_BPALCD25_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD25_MASK", LCD_WF8B_BPBLCD25_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD25_SHIFT", LCD_WF8B_BPBLCD25_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD25_MASK", LCD_WF8B_BPCLCD25_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD25_SHIFT", LCD_WF8B_BPCLCD25_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD25_MASK", LCD_WF8B_BPDLCD25_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD25_SHIFT", LCD_WF8B_BPDLCD25_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD25_MASK", LCD_WF8B_BPELCD25_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD25_SHIFT", LCD_WF8B_BPELCD25_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD25_MASK", LCD_WF8B_BPFLCD25_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD25_SHIFT", LCD_WF8B_BPFLCD25_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD25_MASK", LCD_WF8B_BPGLCD25_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD25_SHIFT", LCD_WF8B_BPGLCD25_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD25_MASK", LCD_WF8B_BPHLCD25_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD25_SHIFT", LCD_WF8B_BPHLCD25_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD26_MASK", LCD_WF8B_BPALCD26_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD26_SHIFT", LCD_WF8B_BPALCD26_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD26_MASK", LCD_WF8B_BPBLCD26_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD26_SHIFT", LCD_WF8B_BPBLCD26_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD26_MASK", LCD_WF8B_BPCLCD26_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD26_SHIFT", LCD_WF8B_BPCLCD26_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD26_MASK", LCD_WF8B_BPDLCD26_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD26_SHIFT", LCD_WF8B_BPDLCD26_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD26_MASK", LCD_WF8B_BPELCD26_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD26_SHIFT", LCD_WF8B_BPELCD26_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD26_MASK", LCD_WF8B_BPFLCD26_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD26_SHIFT", LCD_WF8B_BPFLCD26_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD26_MASK", LCD_WF8B_BPGLCD26_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD26_SHIFT", LCD_WF8B_BPGLCD26_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD26_MASK", LCD_WF8B_BPHLCD26_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD26_SHIFT", LCD_WF8B_BPHLCD26_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD27_MASK", LCD_WF8B_BPALCD27_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD27_SHIFT", LCD_WF8B_BPALCD27_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD27_MASK", LCD_WF8B_BPBLCD27_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD27_SHIFT", LCD_WF8B_BPBLCD27_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD27_MASK", LCD_WF8B_BPCLCD27_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD27_SHIFT", LCD_WF8B_BPCLCD27_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD27_MASK", LCD_WF8B_BPDLCD27_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD27_SHIFT", LCD_WF8B_BPDLCD27_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD27_MASK", LCD_WF8B_BPELCD27_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD27_SHIFT", LCD_WF8B_BPELCD27_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD27_MASK", LCD_WF8B_BPFLCD27_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD27_SHIFT", LCD_WF8B_BPFLCD27_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD27_MASK", LCD_WF8B_BPGLCD27_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD27_SHIFT", LCD_WF8B_BPGLCD27_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD27_MASK", LCD_WF8B_BPHLCD27_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD27_SHIFT", LCD_WF8B_BPHLCD27_SHIFT, SHIFT(7)},
	{"LCD_WF_WF28_MASK", LCD_WF_WF28_MASK, MASK(0,8)},
	{"LCD_WF_WF28_SHIFT", LCD_WF_WF28_SHIFT, SHIFT(0)},
	{"LCD_WF_WF28_VALUE", LCD_WF_WF28(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF29_MASK", LCD_WF_WF29_MASK, MASK(8,8)},
	{"LCD_WF_WF29_SHIFT", LCD_WF_WF29_SHIFT, SHIFT(8)},
	{"LCD_WF_WF29_VALUE", LCD_WF_WF29(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF30_MASK", LCD_WF_WF30_MASK, MASK(16,8)},
	{"LCD_WF_WF30_SHIFT", LCD_WF_WF30_SHIFT, SHIFT(16)},
	{"LCD_WF_WF30_VALUE", LCD_WF_WF30(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF31_MASK", LCD_WF_WF31_MASK, MASK(24,8)},
	{"LCD_WF_WF31_SHIFT", LCD_WF_WF31_SHIFT, SHIFT(24)},
	{"LCD_WF_WF31_VALUE", LCD_WF_WF31(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD28_MASK", LCD_WF8B_BPALCD28_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD28_SHIFT", LCD_WF8B_BPALCD28_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD28_MASK", LCD_WF8B_BPBLCD28_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD28_SHIFT", LCD_WF8B_BPBLCD28_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD28_MASK", LCD_WF8B_BPCLCD28_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD28_SHIFT", LCD_WF8B_BPCLCD28_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD28_MASK", LCD_WF8B_BPDLCD28_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD28_SHIFT", LCD_WF8B_BPDLCD28_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD28_MASK", LCD_WF8B_BPELCD28_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD28_SHIFT", LCD_WF8B_BPELCD28_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD28_MASK", LCD_WF8B_BPFLCD28_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD28_SHIFT", LCD_WF8B_BPFLCD28_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD28_MASK", LCD_WF8B_BPGLCD28_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD28_SHIFT", LCD_WF8B_BPGLCD28_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD28_MASK", LCD_WF8B_BPHLCD28_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD28_SHIFT", LCD_WF8B_BPHLCD28_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD29_MASK", LCD_WF8B_BPALCD29_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD29_SHIFT", LCD_WF8B_BPALCD29_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD29_MASK", LCD_WF8B_BPBLCD29_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD29_SHIFT", LCD_WF8B_BPBLCD29_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD29_MASK", LCD_WF8B_BPCLCD29_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD29_SHIFT", LCD_WF8B_BPCLCD29_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD29_MASK", LCD_WF8B_BPDLCD29_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD29_SHIFT", LCD_WF8B_BPDLCD29_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD29_MASK", LCD_WF8B_BPELCD29_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD29_SHIFT", LCD_WF8B_BPELCD29_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD29_MASK", LCD_WF8B_BPFLCD29_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD29_SHIFT", LCD_WF8B_BPFLCD29_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD29_MASK", LCD_WF8B_BPGLCD29_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD29_SHIFT", LCD_WF8B_BPGLCD29_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD29_MASK", LCD_WF8B_BPHLCD29_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD29_SHIFT", LCD_WF8B_BPHLCD29_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD30_MASK", LCD_WF8B_BPALCD30_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD30_SHIFT", LCD_WF8B_BPALCD30_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD30_MASK", LCD_WF8B_BPBLCD30_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD30_SHIFT", LCD_WF8B_BPBLCD30_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD30_MASK", LCD_WF8B_BPCLCD30_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD30_SHIFT", LCD_WF8B_BPCLCD30_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD30_MASK", LCD_WF8B_BPDLCD30_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD30_SHIFT", LCD_WF8B_BPDLCD30_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD30_MASK", LCD_WF8B_BPELCD30_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD30_SHIFT", LCD_WF8B_BPELCD30_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD30_MASK", LCD_WF8B_BPFLCD30_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD30_SHIFT", LCD_WF8B_BPFLCD30_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD30_MASK", LCD_WF8B_BPGLCD30_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD30_SHIFT", LCD_WF8B_BPGLCD30_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD30_MASK", LCD_WF8B_BPHLCD30_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD30_SHIFT", LCD_WF8B_BPHLCD30_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD31_MASK", LCD_WF8B_BPALCD31_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD31_SHIFT", LCD_WF8B_BPALCD31_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD31_MASK", LCD_WF8B_BPBLCD31_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD31_SHIFT", LCD_WF8B_BPBLCD31_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD31_MASK", LCD_WF8B_BPCLCD31_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD31_SHIFT", LCD_WF8B_BPCLCD31_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD31_MASK", LCD_WF8B_BPDLCD31_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD31_SHIFT", LCD_WF8B_BPDLCD31_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD31_MASK", LCD_WF8B_BPELCD31_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD31_SHIFT", LCD_WF8B_BPELCD31_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD31_MASK", LCD_WF8B_BPFLCD31_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD31_SHIFT", LCD_WF8B_BPFLCD31_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD31_MASK", LCD_WF8B_BPGLCD31_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD31_SHIFT", LCD_WF8B_BPGLCD31_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD31_MASK", LCD_WF8B_BPHLCD31_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD31_SHIFT", LCD_WF8B_BPHLCD31_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD32_MASK", LCD_WF8B_BPALCD32_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD32_SHIFT", LCD_WF8B_BPALCD32_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD32_MASK", LCD_WF8B_BPBLCD32_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD32_SHIFT", LCD_WF8B_BPBLCD32_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD32_MASK", LCD_WF8B_BPCLCD32_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD32_SHIFT", LCD_WF8B_BPCLCD32_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD32_MASK", LCD_WF8B_BPDLCD32_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD32_SHIFT", LCD_WF8B_BPDLCD32_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD32_MASK", LCD_WF8B_BPELCD32_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD32_SHIFT", LCD_WF8B_BPELCD32_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD32_MASK", LCD_WF8B_BPFLCD32_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD32_SHIFT", LCD_WF8B_BPFLCD32_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD32_MASK", LCD_WF8B_BPGLCD32_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD32_SHIFT", LCD_WF8B_BPGLCD32_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD32_MASK", LCD_WF8B_BPHLCD32_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD32_SHIFT", LCD_WF8B_BPHLCD32_SHIFT, SHIFT(7)},
	{"LCD_WF_WF32_MASK", LCD_WF_WF32_MASK, MASK(0,8)},
	{"LCD_WF_WF32_SHIFT", LCD_WF_WF32_SHIFT, SHIFT(0)},
	{"LCD_WF_WF32_VALUE", LCD_WF_WF32(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF33_MASK", LCD_WF_WF33_MASK, MASK(8,8)},
	{"LCD_WF_WF33_SHIFT", LCD_WF_WF33_SHIFT, SHIFT(8)},
	{"LCD_WF_WF33_VALUE", LCD_WF_WF33(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF34_MASK", LCD_WF_WF34_MASK, MASK(16,8)},
	{"LCD_WF_WF34_SHIFT", LCD_WF_WF34_SHIFT, SHIFT(16)},
	{"LCD_WF_WF34_VALUE", LCD_WF_WF34(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF35_MASK", LCD_WF_WF35_MASK, MASK(24,8)},
	{"LCD_WF_WF35_SHIFT", LCD_WF_WF35_SHIFT, SHIFT(24)},
	{"LCD_WF_WF35_VALUE", LCD_WF_WF35(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD33_MASK", LCD_WF8B_BPALCD33_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD33_SHIFT", LCD_WF8B_BPALCD33_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD33_MASK", LCD_WF8B_BPBLCD33_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD33_SHIFT", LCD_WF8B_BPBLCD33_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD33_MASK", LCD_WF8B_BPCLCD33_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD33_SHIFT", LCD_WF8B_BPCLCD33_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD33_MASK", LCD_WF8B_BPDLCD33_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD33_SHIFT", LCD_WF8B_BPDLCD33_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD33_MASK", LCD_WF8B_BPELCD33_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD33_SHIFT", LCD_WF8B_BPELCD33_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD33_MASK", LCD_WF8B_BPFLCD33_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD33_SHIFT", LCD_WF8B_BPFLCD33_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD33_MASK", LCD_WF8B_BPGLCD33_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD33_SHIFT", LCD_WF8B_BPGLCD33_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD33_MASK", LCD_WF8B_BPHLCD33_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD33_SHIFT", LCD_WF8B_BPHLCD33_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD34_MASK", LCD_WF8B_BPALCD34_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD34_SHIFT", LCD_WF8B_BPALCD34_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD34_MASK", LCD_WF8B_BPBLCD34_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD34_SHIFT", LCD_WF8B_BPBLCD34_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD34_MASK", LCD_WF8B_BPCLCD34_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD34_SHIFT", LCD_WF8B_BPCLCD34_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD34_MASK", LCD_WF8B_BPDLCD34_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD34_SHIFT", LCD_WF8B_BPDLCD34_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD34_MASK", LCD_WF8B_BPELCD34_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD34_SHIFT", LCD_WF8B_BPELCD34_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD34_MASK", LCD_WF8B_BPFLCD34_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD34_SHIFT", LCD_WF8B_BPFLCD34_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD34_MASK", LCD_WF8B_BPGLCD34_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD34_SHIFT", LCD_WF8B_BPGLCD34_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD34_MASK", LCD_WF8B_BPHLCD34_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD34_SHIFT", LCD_WF8B_BPHLCD34_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD35_MASK", LCD_WF8B_BPALCD35_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD35_SHIFT", LCD_WF8B_BPALCD35_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD35_MASK", LCD_WF8B_BPBLCD35_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD35_SHIFT", LCD_WF8B_BPBLCD35_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD35_MASK", LCD_WF8B_BPCLCD35_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD35_SHIFT", LCD_WF8B_BPCLCD35_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD35_MASK", LCD_WF8B_BPDLCD35_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD35_SHIFT", LCD_WF8B_BPDLCD35_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD35_MASK", LCD_WF8B_BPELCD35_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD35_SHIFT", LCD_WF8B_BPELCD35_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD35_MASK", LCD_WF8B_BPFLCD35_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD35_SHIFT", LCD_WF8B_BPFLCD35_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD35_MASK", LCD_WF8B_BPGLCD35_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD35_SHIFT", LCD_WF8B_BPGLCD35_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD35_MASK", LCD_WF8B_BPHLCD35_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD35_SHIFT", LCD_WF8B_BPHLCD35_SHIFT, SHIFT(7)},
	{"LCD_WF_WF36_MASK", LCD_WF_WF36_MASK, MASK(0,8)},
	{"LCD_WF_WF36_SHIFT", LCD_WF_WF36_SHIFT, SHIFT(0)},
	{"LCD_WF_WF36_VALUE", LCD_WF_WF36(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF37_MASK", LCD_WF_WF37_MASK, MASK(8,8)},
	{"LCD_WF_WF37_SHIFT", LCD_WF_WF37_SHIFT, SHIFT(8)},
	{"LCD_WF_WF37_VALUE", LCD_WF_WF37(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF38_MASK", LCD_WF_WF38_MASK, MASK(16,8)},
	{"LCD_WF_WF38_SHIFT", LCD_WF_WF38_SHIFT, SHIFT(16)},
	{"LCD_WF_WF38_VALUE", LCD_WF_WF38(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF39_MASK", LCD_WF_WF39_MASK, MASK(24,8)},
	{"LCD_WF_WF39_SHIFT", LCD_WF_WF39_SHIFT, SHIFT(24)},
	{"LCD_WF_WF39_VALUE", LCD_WF_WF39(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD36_MASK", LCD_WF8B_BPALCD36_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD36_SHIFT", LCD_WF8B_BPALCD36_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD36_MASK", LCD_WF8B_BPBLCD36_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD36_SHIFT", LCD_WF8B_BPBLCD36_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD36_MASK", LCD_WF8B_BPCLCD36_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD36_SHIFT", LCD_WF8B_BPCLCD36_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD36_MASK", LCD_WF8B_BPDLCD36_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD36_SHIFT", LCD_WF8B_BPDLCD36_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD36_MASK", LCD_WF8B_BPELCD36_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD36_SHIFT", LCD_WF8B_BPELCD36_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD36_MASK", LCD_WF8B_BPFLCD36_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD36_SHIFT", LCD_WF8B_BPFLCD36_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD36_MASK", LCD_WF8B_BPGLCD36_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD36_SHIFT", LCD_WF8B_BPGLCD36_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD36_MASK", LCD_WF8B_BPHLCD36_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD36_SHIFT", LCD_WF8B_BPHLCD36_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD37_MASK", LCD_WF8B_BPALCD37_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD37_SHIFT", LCD_WF8B_BPALCD37_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD37_MASK", LCD_WF8B_BPBLCD37_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD37_SHIFT", LCD_WF8B_BPBLCD37_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD37_MASK", LCD_WF8B_BPCLCD37_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD37_SHIFT", LCD_WF8B_BPCLCD37_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD37_MASK", LCD_WF8B_BPDLCD37_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD37_SHIFT", LCD_WF8B_BPDLCD37_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD37_MASK", LCD_WF8B_BPELCD37_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD37_SHIFT", LCD_WF8B_BPELCD37_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD37_MASK", LCD_WF8B_BPFLCD37_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD37_SHIFT", LCD_WF8B_BPFLCD37_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD37_MASK", LCD_WF8B_BPGLCD37_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD37_SHIFT", LCD_WF8B_BPGLCD37_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD37_MASK", LCD_WF8B_BPHLCD37_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD37_SHIFT", LCD_WF8B_BPHLCD37_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD38_MASK", LCD_WF8B_BPALCD38_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD38_SHIFT", LCD_WF8B_BPALCD38_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD38_MASK", LCD_WF8B_BPBLCD38_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD38_SHIFT", LCD_WF8B_BPBLCD38_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD38_MASK", LCD_WF8B_BPCLCD38_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD38_SHIFT", LCD_WF8B_BPCLCD38_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD38_MASK", LCD_WF8B_BPDLCD38_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD38_SHIFT", LCD_WF8B_BPDLCD38_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD38_MASK", LCD_WF8B_BPELCD38_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD38_SHIFT", LCD_WF8B_BPELCD38_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD38_MASK", LCD_WF8B_BPFLCD38_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD38_SHIFT", LCD_WF8B_BPFLCD38_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD38_MASK", LCD_WF8B_BPGLCD38_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD38_SHIFT", LCD_WF8B_BPGLCD38_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD38_MASK", LCD_WF8B_BPHLCD38_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD38_SHIFT", LCD_WF8B_BPHLCD38_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD39_MASK", LCD_WF8B_BPALCD39_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD39_SHIFT", LCD_WF8B_BPALCD39_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD39_MASK", LCD_WF8B_BPBLCD39_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD39_SHIFT", LCD_WF8B_BPBLCD39_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD39_MASK", LCD_WF8B_BPCLCD39_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD39_SHIFT", LCD_WF8B_BPCLCD39_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD39_MASK", LCD_WF8B_BPDLCD39_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD39_SHIFT", LCD_WF8B_BPDLCD39_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD39_MASK", LCD_WF8B_BPELCD39_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD39_SHIFT", LCD_WF8B_BPELCD39_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD39_MASK", LCD_WF8B_BPFLCD39_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD39_SHIFT", LCD_WF8B_BPFLCD39_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD39_MASK", LCD_WF8B_BPGLCD39_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD39_SHIFT", LCD_WF8B_BPGLCD39_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD39_MASK", LCD_WF8B_BPHLCD39_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD39_SHIFT", LCD_WF8B_BPHLCD39_SHIFT, SHIFT(7)},
	{"LCD_WF_WF40_MASK", LCD_WF_WF40_MASK, MASK(0,8)},
	{"LCD_WF_WF40_SHIFT", LCD_WF_WF40_SHIFT, SHIFT(0)},
	{"LCD_WF_WF40_VALUE", LCD_WF_WF40(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF41_MASK", LCD_WF_WF41_MASK, MASK(8,8)},
	{"LCD_WF_WF41_SHIFT", LCD_WF_WF41_SHIFT, SHIFT(8)},
	{"LCD_WF_WF41_VALUE", LCD_WF_WF41(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF42_MASK", LCD_WF_WF42_MASK, MASK(16,8)},
	{"LCD_WF_WF42_SHIFT", LCD_WF_WF42_SHIFT, SHIFT(16)},
	{"LCD_WF_WF42_VALUE", LCD_WF_WF42(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF43_MASK", LCD_WF_WF43_MASK, MASK(24,8)},
	{"LCD_WF_WF43_SHIFT", LCD_WF_WF43_SHIFT, SHIFT(24)},
	{"LCD_WF_WF43_VALUE", LCD_WF_WF43(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD40_MASK", LCD_WF8B_BPALCD40_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD40_SHIFT", LCD_WF8B_BPALCD40_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD40_MASK", LCD_WF8B_BPBLCD40_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD40_SHIFT", LCD_WF8B_BPBLCD40_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD40_MASK", LCD_WF8B_BPCLCD40_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD40_SHIFT", LCD_WF8B_BPCLCD40_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD40_MASK", LCD_WF8B_BPDLCD40_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD40_SHIFT", LCD_WF8B_BPDLCD40_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD40_MASK", LCD_WF8B_BPELCD40_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD40_SHIFT", LCD_WF8B_BPELCD40_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD40_MASK", LCD_WF8B_BPFLCD40_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD40_SHIFT", LCD_WF8B_BPFLCD40_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD40_MASK", LCD_WF8B_BPGLCD40_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD40_SHIFT", LCD_WF8B_BPGLCD40_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD40_MASK", LCD_WF8B_BPHLCD40_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD40_SHIFT", LCD_WF8B_BPHLCD40_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD41_MASK", LCD_WF8B_BPALCD41_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD41_SHIFT", LCD_WF8B_BPALCD41_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD41_MASK", LCD_WF8B_BPBLCD41_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD41_SHIFT", LCD_WF8B_BPBLCD41_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD41_MASK", LCD_WF8B_BPCLCD41_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD41_SHIFT", LCD_WF8B_BPCLCD41_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD41_MASK", LCD_WF8B_BPDLCD41_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD41_SHIFT", LCD_WF8B_BPDLCD41_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD41_MASK", LCD_WF8B_BPELCD41_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD41_SHIFT", LCD_WF8B_BPELCD41_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD41_MASK", LCD_WF8B_BPFLCD41_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD41_SHIFT", LCD_WF8B_BPFLCD41_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD41_MASK", LCD_WF8B_BPGLCD41_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD41_SHIFT", LCD_WF8B_BPGLCD41_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD41_MASK", LCD_WF8B_BPHLCD41_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD41_SHIFT", LCD_WF8B_BPHLCD41_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD42_MASK", LCD_WF8B_BPALCD42_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD42_SHIFT", LCD_WF8B_BPALCD42_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD42_MASK", LCD_WF8B_BPBLCD42_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD42_SHIFT", LCD_WF8B_BPBLCD42_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD42_MASK", LCD_WF8B_BPCLCD42_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD42_SHIFT", LCD_WF8B_BPCLCD42_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD42_MASK", LCD_WF8B_BPDLCD42_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD42_SHIFT", LCD_WF8B_BPDLCD42_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD42_MASK", LCD_WF8B_BPELCD42_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD42_SHIFT", LCD_WF8B_BPELCD42_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD42_MASK", LCD_WF8B_BPFLCD42_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD42_SHIFT", LCD_WF8B_BPFLCD42_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD42_MASK", LCD_WF8B_BPGLCD42_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD42_SHIFT", LCD_WF8B_BPGLCD42_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD42_MASK", LCD_WF8B_BPHLCD42_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD42_SHIFT", LCD_WF8B_BPHLCD42_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD43_MASK", LCD_WF8B_BPALCD43_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD43_SHIFT", LCD_WF8B_BPALCD43_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD43_MASK", LCD_WF8B_BPBLCD43_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD43_SHIFT", LCD_WF8B_BPBLCD43_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD43_MASK", LCD_WF8B_BPCLCD43_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD43_SHIFT", LCD_WF8B_BPCLCD43_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD43_MASK", LCD_WF8B_BPDLCD43_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD43_SHIFT", LCD_WF8B_BPDLCD43_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD43_MASK", LCD_WF8B_BPELCD43_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD43_SHIFT", LCD_WF8B_BPELCD43_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD43_MASK", LCD_WF8B_BPFLCD43_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD43_SHIFT", LCD_WF8B_BPFLCD43_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD43_MASK", LCD_WF8B_BPGLCD43_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD43_SHIFT", LCD_WF8B_BPGLCD43_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD43_MASK", LCD_WF8B_BPHLCD43_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD43_SHIFT", LCD_WF8B_BPHLCD43_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD44_MASK", LCD_WF8B_BPALCD44_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD44_SHIFT", LCD_WF8B_BPALCD44_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD44_MASK", LCD_WF8B_BPBLCD44_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD44_SHIFT", LCD_WF8B_BPBLCD44_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD44_MASK", LCD_WF8B_BPCLCD44_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD44_SHIFT", LCD_WF8B_BPCLCD44_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD44_MASK", LCD_WF8B_BPDLCD44_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD44_SHIFT", LCD_WF8B_BPDLCD44_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD44_MASK", LCD_WF8B_BPELCD44_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD44_SHIFT", LCD_WF8B_BPELCD44_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD44_MASK", LCD_WF8B_BPFLCD44_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD44_SHIFT", LCD_WF8B_BPFLCD44_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD44_MASK", LCD_WF8B_BPGLCD44_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD44_SHIFT", LCD_WF8B_BPGLCD44_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD44_MASK", LCD_WF8B_BPHLCD44_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD44_SHIFT", LCD_WF8B_BPHLCD44_SHIFT, SHIFT(7)},
	{"LCD_WF_WF44_MASK", LCD_WF_WF44_MASK, MASK(0,8)},
	{"LCD_WF_WF44_SHIFT", LCD_WF_WF44_SHIFT, SHIFT(0)},
	{"LCD_WF_WF44_VALUE", LCD_WF_WF44(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF45_MASK", LCD_WF_WF45_MASK, MASK(8,8)},
	{"LCD_WF_WF45_SHIFT", LCD_WF_WF45_SHIFT, SHIFT(8)},
	{"LCD_WF_WF45_VALUE", LCD_WF_WF45(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF46_MASK", LCD_WF_WF46_MASK, MASK(16,8)},
	{"LCD_WF_WF46_SHIFT", LCD_WF_WF46_SHIFT, SHIFT(16)},
	{"LCD_WF_WF46_VALUE", LCD_WF_WF46(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF47_MASK", LCD_WF_WF47_MASK, MASK(24,8)},
	{"LCD_WF_WF47_SHIFT", LCD_WF_WF47_SHIFT, SHIFT(24)},
	{"LCD_WF_WF47_VALUE", LCD_WF_WF47(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD45_MASK", LCD_WF8B_BPALCD45_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD45_SHIFT", LCD_WF8B_BPALCD45_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD45_MASK", LCD_WF8B_BPBLCD45_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD45_SHIFT", LCD_WF8B_BPBLCD45_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD45_MASK", LCD_WF8B_BPCLCD45_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD45_SHIFT", LCD_WF8B_BPCLCD45_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD45_MASK", LCD_WF8B_BPDLCD45_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD45_SHIFT", LCD_WF8B_BPDLCD45_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD45_MASK", LCD_WF8B_BPELCD45_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD45_SHIFT", LCD_WF8B_BPELCD45_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD45_MASK", LCD_WF8B_BPFLCD45_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD45_SHIFT", LCD_WF8B_BPFLCD45_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD45_MASK", LCD_WF8B_BPGLCD45_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD45_SHIFT", LCD_WF8B_BPGLCD45_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD45_MASK", LCD_WF8B_BPHLCD45_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD45_SHIFT", LCD_WF8B_BPHLCD45_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD46_MASK", LCD_WF8B_BPALCD46_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD46_SHIFT", LCD_WF8B_BPALCD46_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD46_MASK", LCD_WF8B_BPBLCD46_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD46_SHIFT", LCD_WF8B_BPBLCD46_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD46_MASK", LCD_WF8B_BPCLCD46_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD46_SHIFT", LCD_WF8B_BPCLCD46_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD46_MASK", LCD_WF8B_BPDLCD46_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD46_SHIFT", LCD_WF8B_BPDLCD46_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD46_MASK", LCD_WF8B_BPELCD46_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD46_SHIFT", LCD_WF8B_BPELCD46_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD46_MASK", LCD_WF8B_BPFLCD46_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD46_SHIFT", LCD_WF8B_BPFLCD46_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD46_MASK", LCD_WF8B_BPGLCD46_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD46_SHIFT", LCD_WF8B_BPGLCD46_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD46_MASK", LCD_WF8B_BPHLCD46_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD46_SHIFT", LCD_WF8B_BPHLCD46_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD47_MASK", LCD_WF8B_BPALCD47_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD47_SHIFT", LCD_WF8B_BPALCD47_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD47_MASK", LCD_WF8B_BPBLCD47_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD47_SHIFT", LCD_WF8B_BPBLCD47_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD47_MASK", LCD_WF8B_BPCLCD47_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD47_SHIFT", LCD_WF8B_BPCLCD47_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD47_MASK", LCD_WF8B_BPDLCD47_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD47_SHIFT", LCD_WF8B_BPDLCD47_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD47_MASK", LCD_WF8B_BPELCD47_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD47_SHIFT", LCD_WF8B_BPELCD47_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD47_MASK", LCD_WF8B_BPFLCD47_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD47_SHIFT", LCD_WF8B_BPFLCD47_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD47_MASK", LCD_WF8B_BPGLCD47_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD47_SHIFT", LCD_WF8B_BPGLCD47_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD47_MASK", LCD_WF8B_BPHLCD47_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD47_SHIFT", LCD_WF8B_BPHLCD47_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD48_MASK", LCD_WF8B_BPALCD48_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD48_SHIFT", LCD_WF8B_BPALCD48_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD48_MASK", LCD_WF8B_BPBLCD48_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD48_SHIFT", LCD_WF8B_BPBLCD48_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD48_MASK", LCD_WF8B_BPCLCD48_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD48_SHIFT", LCD_WF8B_BPCLCD48_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD48_MASK", LCD_WF8B_BPDLCD48_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD48_SHIFT", LCD_WF8B_BPDLCD48_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD48_MASK", LCD_WF8B_BPELCD48_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD48_SHIFT", LCD_WF8B_BPELCD48_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD48_MASK", LCD_WF8B_BPFLCD48_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD48_SHIFT", LCD_WF8B_BPFLCD48_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD48_MASK", LCD_WF8B_BPGLCD48_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD48_SHIFT", LCD_WF8B_BPGLCD48_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD48_MASK", LCD_WF8B_BPHLCD48_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD48_SHIFT", LCD_WF8B_BPHLCD48_SHIFT, SHIFT(7)},
	{"LCD_WF_WF48_MASK", LCD_WF_WF48_MASK, MASK(0,8)},
	{"LCD_WF_WF48_SHIFT", LCD_WF_WF48_SHIFT, SHIFT(0)},
	{"LCD_WF_WF48_VALUE", LCD_WF_WF48(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF49_MASK", LCD_WF_WF49_MASK, MASK(8,8)},
	{"LCD_WF_WF49_SHIFT", LCD_WF_WF49_SHIFT, SHIFT(8)},
	{"LCD_WF_WF49_VALUE", LCD_WF_WF49(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF50_MASK", LCD_WF_WF50_MASK, MASK(16,8)},
	{"LCD_WF_WF50_SHIFT", LCD_WF_WF50_SHIFT, SHIFT(16)},
	{"LCD_WF_WF50_VALUE", LCD_WF_WF50(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF51_MASK", LCD_WF_WF51_MASK, MASK(24,8)},
	{"LCD_WF_WF51_SHIFT", LCD_WF_WF51_SHIFT, SHIFT(24)},
	{"LCD_WF_WF51_VALUE", LCD_WF_WF51(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD49_MASK", LCD_WF8B_BPALCD49_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD49_SHIFT", LCD_WF8B_BPALCD49_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD49_MASK", LCD_WF8B_BPBLCD49_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD49_SHIFT", LCD_WF8B_BPBLCD49_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD49_MASK", LCD_WF8B_BPCLCD49_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD49_SHIFT", LCD_WF8B_BPCLCD49_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD49_MASK", LCD_WF8B_BPDLCD49_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD49_SHIFT", LCD_WF8B_BPDLCD49_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD49_MASK", LCD_WF8B_BPELCD49_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD49_SHIFT", LCD_WF8B_BPELCD49_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD49_MASK", LCD_WF8B_BPFLCD49_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD49_SHIFT", LCD_WF8B_BPFLCD49_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD49_MASK", LCD_WF8B_BPGLCD49_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD49_SHIFT", LCD_WF8B_BPGLCD49_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD49_MASK", LCD_WF8B_BPHLCD49_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD49_SHIFT", LCD_WF8B_BPHLCD49_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD50_MASK", LCD_WF8B_BPALCD50_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD50_SHIFT", LCD_WF8B_BPALCD50_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD50_MASK", LCD_WF8B_BPBLCD50_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD50_SHIFT", LCD_WF8B_BPBLCD50_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD50_MASK", LCD_WF8B_BPCLCD50_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD50_SHIFT", LCD_WF8B_BPCLCD50_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD50_MASK", LCD_WF8B_BPDLCD50_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD50_SHIFT", LCD_WF8B_BPDLCD50_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD50_MASK", LCD_WF8B_BPELCD50_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD50_SHIFT", LCD_WF8B_BPELCD50_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD50_MASK", LCD_WF8B_BPFLCD50_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD50_SHIFT", LCD_WF8B_BPFLCD50_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD50_MASK", LCD_WF8B_BPGLCD50_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD50_SHIFT", LCD_WF8B_BPGLCD50_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD50_MASK", LCD_WF8B_BPHLCD50_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD50_SHIFT", LCD_WF8B_BPHLCD50_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD51_MASK", LCD_WF8B_BPALCD51_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD51_SHIFT", LCD_WF8B_BPALCD51_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD51_MASK", LCD_WF8B_BPBLCD51_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD51_SHIFT", LCD_WF8B_BPBLCD51_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD51_MASK", LCD_WF8B_BPCLCD51_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD51_SHIFT", LCD_WF8B_BPCLCD51_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD51_MASK", LCD_WF8B_BPDLCD51_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD51_SHIFT", LCD_WF8B_BPDLCD51_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD51_MASK", LCD_WF8B_BPELCD51_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD51_SHIFT", LCD_WF8B_BPELCD51_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD51_MASK", LCD_WF8B_BPFLCD51_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD51_SHIFT", LCD_WF8B_BPFLCD51_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD51_MASK", LCD_WF8B_BPGLCD51_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD51_SHIFT", LCD_WF8B_BPGLCD51_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD51_MASK", LCD_WF8B_BPHLCD51_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD51_SHIFT", LCD_WF8B_BPHLCD51_SHIFT, SHIFT(7)},
	{"LCD_WF_WF52_MASK", LCD_WF_WF52_MASK, MASK(0,8)},
	{"LCD_WF_WF52_SHIFT", LCD_WF_WF52_SHIFT, SHIFT(0)},
	{"LCD_WF_WF52_VALUE", LCD_WF_WF52(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF53_MASK", LCD_WF_WF53_MASK, MASK(8,8)},
	{"LCD_WF_WF53_SHIFT", LCD_WF_WF53_SHIFT, SHIFT(8)},
	{"LCD_WF_WF53_VALUE", LCD_WF_WF53(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF54_MASK", LCD_WF_WF54_MASK, MASK(16,8)},
	{"LCD_WF_WF54_SHIFT", LCD_WF_WF54_SHIFT, SHIFT(16)},
	{"LCD_WF_WF54_VALUE", LCD_WF_WF54(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF55_MASK", LCD_WF_WF55_MASK, MASK(24,8)},
	{"LCD_WF_WF55_SHIFT", LCD_WF_WF55_SHIFT, SHIFT(24)},
	{"LCD_WF_WF55_VALUE", LCD_WF_WF55(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD52_MASK", LCD_WF8B_BPALCD52_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD52_SHIFT", LCD_WF8B_BPALCD52_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD52_MASK", LCD_WF8B_BPBLCD52_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD52_SHIFT", LCD_WF8B_BPBLCD52_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD52_MASK", LCD_WF8B_BPCLCD52_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD52_SHIFT", LCD_WF8B_BPCLCD52_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD52_MASK", LCD_WF8B_BPDLCD52_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD52_SHIFT", LCD_WF8B_BPDLCD52_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD52_MASK", LCD_WF8B_BPELCD52_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD52_SHIFT", LCD_WF8B_BPELCD52_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD52_MASK", LCD_WF8B_BPFLCD52_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD52_SHIFT", LCD_WF8B_BPFLCD52_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD52_MASK", LCD_WF8B_BPGLCD52_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD52_SHIFT", LCD_WF8B_BPGLCD52_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD52_MASK", LCD_WF8B_BPHLCD52_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD52_SHIFT", LCD_WF8B_BPHLCD52_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD53_MASK", LCD_WF8B_BPALCD53_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD53_SHIFT", LCD_WF8B_BPALCD53_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD53_MASK", LCD_WF8B_BPBLCD53_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD53_SHIFT", LCD_WF8B_BPBLCD53_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD53_MASK", LCD_WF8B_BPCLCD53_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD53_SHIFT", LCD_WF8B_BPCLCD53_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD53_MASK", LCD_WF8B_BPDLCD53_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD53_SHIFT", LCD_WF8B_BPDLCD53_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD53_MASK", LCD_WF8B_BPELCD53_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD53_SHIFT", LCD_WF8B_BPELCD53_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD53_MASK", LCD_WF8B_BPFLCD53_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD53_SHIFT", LCD_WF8B_BPFLCD53_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD53_MASK", LCD_WF8B_BPGLCD53_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD53_SHIFT", LCD_WF8B_BPGLCD53_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD53_MASK", LCD_WF8B_BPHLCD53_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD53_SHIFT", LCD_WF8B_BPHLCD53_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD54_MASK", LCD_WF8B_BPALCD54_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD54_SHIFT", LCD_WF8B_BPALCD54_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD54_MASK", LCD_WF8B_BPBLCD54_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD54_SHIFT", LCD_WF8B_BPBLCD54_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD54_MASK", LCD_WF8B_BPCLCD54_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD54_SHIFT", LCD_WF8B_BPCLCD54_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD54_MASK", LCD_WF8B_BPDLCD54_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD54_SHIFT", LCD_WF8B_BPDLCD54_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD54_MASK", LCD_WF8B_BPELCD54_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD54_SHIFT", LCD_WF8B_BPELCD54_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD54_MASK", LCD_WF8B_BPFLCD54_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD54_SHIFT", LCD_WF8B_BPFLCD54_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD54_MASK", LCD_WF8B_BPGLCD54_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD54_SHIFT", LCD_WF8B_BPGLCD54_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD54_MASK", LCD_WF8B_BPHLCD54_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD54_SHIFT", LCD_WF8B_BPHLCD54_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD55_MASK", LCD_WF8B_BPALCD55_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD55_SHIFT", LCD_WF8B_BPALCD55_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD55_MASK", LCD_WF8B_BPBLCD55_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD55_SHIFT", LCD_WF8B_BPBLCD55_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD55_MASK", LCD_WF8B_BPCLCD55_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD55_SHIFT", LCD_WF8B_BPCLCD55_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD55_MASK", LCD_WF8B_BPDLCD55_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD55_SHIFT", LCD_WF8B_BPDLCD55_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD55_MASK", LCD_WF8B_BPELCD55_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD55_SHIFT", LCD_WF8B_BPELCD55_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD55_MASK", LCD_WF8B_BPFLCD55_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD55_SHIFT", LCD_WF8B_BPFLCD55_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD55_MASK", LCD_WF8B_BPGLCD55_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD55_SHIFT", LCD_WF8B_BPGLCD55_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD55_MASK", LCD_WF8B_BPHLCD55_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD55_SHIFT", LCD_WF8B_BPHLCD55_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD56_MASK", LCD_WF8B_BPALCD56_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD56_SHIFT", LCD_WF8B_BPALCD56_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD56_MASK", LCD_WF8B_BPBLCD56_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD56_SHIFT", LCD_WF8B_BPBLCD56_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD56_MASK", LCD_WF8B_BPCLCD56_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD56_SHIFT", LCD_WF8B_BPCLCD56_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD56_MASK", LCD_WF8B_BPDLCD56_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD56_SHIFT", LCD_WF8B_BPDLCD56_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD56_MASK", LCD_WF8B_BPELCD56_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD56_SHIFT", LCD_WF8B_BPELCD56_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD56_MASK", LCD_WF8B_BPFLCD56_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD56_SHIFT", LCD_WF8B_BPFLCD56_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD56_MASK", LCD_WF8B_BPGLCD56_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD56_SHIFT", LCD_WF8B_BPGLCD56_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD56_MASK", LCD_WF8B_BPHLCD56_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD56_SHIFT", LCD_WF8B_BPHLCD56_SHIFT, SHIFT(7)},
	{"LCD_WF_WF56_MASK", LCD_WF_WF56_MASK, MASK(0,8)},
	{"LCD_WF_WF56_SHIFT", LCD_WF_WF56_SHIFT, SHIFT(0)},
	{"LCD_WF_WF56_VALUE", LCD_WF_WF56(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF57_MASK", LCD_WF_WF57_MASK, MASK(8,8)},
	{"LCD_WF_WF57_SHIFT", LCD_WF_WF57_SHIFT, SHIFT(8)},
	{"LCD_WF_WF57_VALUE", LCD_WF_WF57(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF58_MASK", LCD_WF_WF58_MASK, MASK(16,8)},
	{"LCD_WF_WF58_SHIFT", LCD_WF_WF58_SHIFT, SHIFT(16)},
	{"LCD_WF_WF58_VALUE", LCD_WF_WF58(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF59_MASK", LCD_WF_WF59_MASK, MASK(24,8)},
	{"LCD_WF_WF59_SHIFT", LCD_WF_WF59_SHIFT, SHIFT(24)},
	{"LCD_WF_WF59_VALUE", LCD_WF_WF59(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD57_MASK", LCD_WF8B_BPALCD57_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD57_SHIFT", LCD_WF8B_BPALCD57_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD57_MASK", LCD_WF8B_BPBLCD57_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD57_SHIFT", LCD_WF8B_BPBLCD57_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD57_MASK", LCD_WF8B_BPCLCD57_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD57_SHIFT", LCD_WF8B_BPCLCD57_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD57_MASK", LCD_WF8B_BPDLCD57_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD57_SHIFT", LCD_WF8B_BPDLCD57_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD57_MASK", LCD_WF8B_BPELCD57_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD57_SHIFT", LCD_WF8B_BPELCD57_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD57_MASK", LCD_WF8B_BPFLCD57_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD57_SHIFT", LCD_WF8B_BPFLCD57_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD57_MASK", LCD_WF8B_BPGLCD57_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD57_SHIFT", LCD_WF8B_BPGLCD57_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD57_MASK", LCD_WF8B_BPHLCD57_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD57_SHIFT", LCD_WF8B_BPHLCD57_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD58_MASK", LCD_WF8B_BPALCD58_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD58_SHIFT", LCD_WF8B_BPALCD58_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD58_MASK", LCD_WF8B_BPBLCD58_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD58_SHIFT", LCD_WF8B_BPBLCD58_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD58_MASK", LCD_WF8B_BPCLCD58_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD58_SHIFT", LCD_WF8B_BPCLCD58_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD58_MASK", LCD_WF8B_BPDLCD58_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD58_SHIFT", LCD_WF8B_BPDLCD58_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD58_MASK", LCD_WF8B_BPELCD58_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD58_SHIFT", LCD_WF8B_BPELCD58_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD58_MASK", LCD_WF8B_BPFLCD58_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD58_SHIFT", LCD_WF8B_BPFLCD58_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD58_MASK", LCD_WF8B_BPGLCD58_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD58_SHIFT", LCD_WF8B_BPGLCD58_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD58_MASK", LCD_WF8B_BPHLCD58_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD58_SHIFT", LCD_WF8B_BPHLCD58_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD59_MASK", LCD_WF8B_BPALCD59_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD59_SHIFT", LCD_WF8B_BPALCD59_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD59_MASK", LCD_WF8B_BPBLCD59_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD59_SHIFT", LCD_WF8B_BPBLCD59_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD59_MASK", LCD_WF8B_BPCLCD59_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD59_SHIFT", LCD_WF8B_BPCLCD59_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD59_MASK", LCD_WF8B_BPDLCD59_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD59_SHIFT", LCD_WF8B_BPDLCD59_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD59_MASK", LCD_WF8B_BPELCD59_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD59_SHIFT", LCD_WF8B_BPELCD59_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD59_MASK", LCD_WF8B_BPFLCD59_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD59_SHIFT", LCD_WF8B_BPFLCD59_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD59_MASK", LCD_WF8B_BPGLCD59_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD59_SHIFT", LCD_WF8B_BPGLCD59_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD59_MASK", LCD_WF8B_BPHLCD59_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD59_SHIFT", LCD_WF8B_BPHLCD59_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD60_MASK", LCD_WF8B_BPALCD60_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD60_SHIFT", LCD_WF8B_BPALCD60_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD60_MASK", LCD_WF8B_BPBLCD60_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD60_SHIFT", LCD_WF8B_BPBLCD60_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD60_MASK", LCD_WF8B_BPCLCD60_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD60_SHIFT", LCD_WF8B_BPCLCD60_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD60_MASK", LCD_WF8B_BPDLCD60_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD60_SHIFT", LCD_WF8B_BPDLCD60_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD60_MASK", LCD_WF8B_BPELCD60_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD60_SHIFT", LCD_WF8B_BPELCD60_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD60_MASK", LCD_WF8B_BPFLCD60_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD60_SHIFT", LCD_WF8B_BPFLCD60_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD60_MASK", LCD_WF8B_BPGLCD60_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD60_SHIFT", LCD_WF8B_BPGLCD60_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD60_MASK", LCD_WF8B_BPHLCD60_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD60_SHIFT", LCD_WF8B_BPHLCD60_SHIFT, SHIFT(7)},
	{"LCD_WF_WF60_MASK", LCD_WF_WF60_MASK, MASK(0,8)},
	{"LCD_WF_WF60_SHIFT", LCD_WF_WF60_SHIFT, SHIFT(0)},
	{"LCD_WF_WF60_VALUE", LCD_WF_WF60(1), SHIFT_VALUE(0)},
	{"LCD_WF_WF61_MASK", LCD_WF_WF61_MASK, MASK(8,8)},
	{"LCD_WF_WF61_SHIFT", LCD_WF_WF61_SHIFT, SHIFT(8)},
	{"LCD_WF_WF61_VALUE", LCD_WF_WF61(1), SHIFT_VALUE(8)},
	{"LCD_WF_WF62_MASK", LCD_WF_WF62_MASK, MASK(16,8)},
	{"LCD_WF_WF62_SHIFT", LCD_WF_WF62_SHIFT, SHIFT(16)},
	{"LCD_WF_WF62_VALUE", LCD_WF_WF62(1), SHIFT_VALUE(16)},
	{"LCD_WF_WF63_MASK", LCD_WF_WF63_MASK, MASK(24,8)},
	{"LCD_WF_WF63_SHIFT", LCD_WF_WF63_SHIFT, SHIFT(24)},
	{"LCD_WF_WF63_VALUE", LCD_WF_WF63(1), SHIFT_VALUE(24)},
	{"LCD_WF8B_BPALCD61_MASK", LCD_WF8B_BPALCD61_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD61_SHIFT", LCD_WF8B_BPALCD61_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD61_MASK", LCD_WF8B_BPBLCD61_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD61_SHIFT", LCD_WF8B_BPBLCD61_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD61_MASK", LCD_WF8B_BPCLCD61_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD61_SHIFT", LCD_WF8B_BPCLCD61_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD61_MASK", LCD_WF8B_BPDLCD61_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD61_SHIFT", LCD_WF8B_BPDLCD61_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD61_MASK", LCD_WF8B_BPELCD61_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD61_SHIFT", LCD_WF8B_BPELCD61_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD61_MASK", LCD_WF8B_BPFLCD61_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD61_SHIFT", LCD_WF8B_BPFLCD61_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD61_MASK", LCD_WF8B_BPGLCD61_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD61_SHIFT", LCD_WF8B_BPGLCD61_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD61_MASK", LCD_WF8B_BPHLCD61_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD61_SHIFT", LCD_WF8B_BPHLCD61_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD62_MASK", LCD_WF8B_BPALCD62_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD62_SHIFT", LCD_WF8B_BPALCD62_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD62_MASK", LCD_WF8B_BPBLCD62_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD62_SHIFT", LCD_WF8B_BPBLCD62_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD62_MASK", LCD_WF8B_BPCLCD62_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD62_SHIFT", LCD_WF8B_BPCLCD62_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD62_MASK", LCD_WF8B_BPDLCD62_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD62_SHIFT", LCD_WF8B_BPDLCD62_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD62_MASK", LCD_WF8B_BPELCD62_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD62_SHIFT", LCD_WF8B_BPELCD62_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD62_MASK", LCD_WF8B_BPFLCD62_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD62_SHIFT", LCD_WF8B_BPFLCD62_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD62_MASK", LCD_WF8B_BPGLCD62_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD62_SHIFT", LCD_WF8B_BPGLCD62_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD62_MASK", LCD_WF8B_BPHLCD62_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD62_SHIFT", LCD_WF8B_BPHLCD62_SHIFT, SHIFT(7)},
	{"LCD_WF8B_BPALCD63_MASK", LCD_WF8B_BPALCD63_MASK, MASK(0,1)},
	{"LCD_WF8B_BPALCD63_SHIFT", LCD_WF8B_BPALCD63_SHIFT, SHIFT(0)},
	{"LCD_WF8B_BPBLCD63_MASK", LCD_WF8B_BPBLCD63_MASK, MASK(1,1)},
	{"LCD_WF8B_BPBLCD63_SHIFT", LCD_WF8B_BPBLCD63_SHIFT, SHIFT(1)},
	{"LCD_WF8B_BPCLCD63_MASK", LCD_WF8B_BPCLCD63_MASK, MASK(2,1)},
	{"LCD_WF8B_BPCLCD63_SHIFT", LCD_WF8B_BPCLCD63_SHIFT, SHIFT(2)},
	{"LCD_WF8B_BPDLCD63_MASK", LCD_WF8B_BPDLCD63_MASK, MASK(3,1)},
	{"LCD_WF8B_BPDLCD63_SHIFT", LCD_WF8B_BPDLCD63_SHIFT, SHIFT(3)},
	{"LCD_WF8B_BPELCD63_MASK", LCD_WF8B_BPELCD63_MASK, MASK(4,1)},
	{"LCD_WF8B_BPELCD63_SHIFT", LCD_WF8B_BPELCD63_SHIFT, SHIFT(4)},
	{"LCD_WF8B_BPFLCD63_MASK", LCD_WF8B_BPFLCD63_MASK, MASK(5,1)},
	{"LCD_WF8B_BPFLCD63_SHIFT", LCD_WF8B_BPFLCD63_SHIFT, SHIFT(5)},
	{"LCD_WF8B_BPGLCD63_MASK", LCD_WF8B_BPGLCD63_MASK, MASK(6,1)},
	{"LCD_WF8B_BPGLCD63_SHIFT", LCD_WF8B_BPGLCD63_SHIFT, SHIFT(6)},
	{"LCD_WF8B_BPHLCD63_MASK", LCD_WF8B_BPHLCD63_MASK, MASK(7,1)},
	{"LCD_WF8B_BPHLCD63_SHIFT", LCD_WF8B_BPHLCD63_SHIFT, SHIFT(7)},
	{"FTFA_FSEC_SEC_MASK", FTFA_FSEC_SEC_MASK, MASK(0,2)},
	{"FTFA_FSEC_SEC_SHIFT", FTFA_FSEC_SEC_SHIFT, SHIFT(0)},
	{"FTFA_FSEC_SEC_VALUE", FTFA_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"FTFA_FSEC_KEYEN_MASK", FTFA_FSEC_KEYEN_MASK, MASK(6,2)},
	{"FTFA_FSEC_KEYEN_SHIFT", FTFA_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"FTFA_FSEC_KEYEN_VALUE", FTFA_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"FTFA_FSTAT_FPVIOL_MASK", FTFA_FSTAT_FPVIOL_MASK, MASK(4,1)},
	{"FTFA_FSTAT_FPVIOL_SHIFT", FTFA_FSTAT_FPVIOL_SHIFT, SHIFT(4)},
	{"FTFA_FSTAT_ACCERR_MASK", FTFA_FSTAT_ACCERR_MASK, MASK(5,1)},
	{"FTFA_FSTAT_ACCERR_SHIFT", FTFA_FSTAT_ACCERR_SHIFT, SHIFT(5)},
	{"FTFA_FSTAT_CCIF_MASK", FTFA_FSTAT_CCIF_MASK, MASK(7,1)},
	{"FTFA_FSTAT_CCIF_SHIFT", FTFA_FSTAT_CCIF_SHIFT, SHIFT(7)},
	{"FTFA_FCNFG_CCIE_MASK", FTFA_FCNFG_CCIE_MASK, MASK(7,1)},
	{"FTFA_FCNFG_CCIE_SHIFT", FTFA_FCNFG_CCIE_SHIFT, SHIFT(7)},
	{"FTFA_FSEC_FSLACC_MASK", FTFA_FSEC_FSLACC_MASK, MASK(2,2)},
	{"FTFA_FSEC_FSLACC_SHIFT", FTFA_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"FTFA_FSEC_FSLACC_VALUE", FTFA_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"FTFA_FSTAT_MGSTAT0_MASK", FTFA_FSTAT_MGSTAT0_MASK, MASK(0,1)},
	{"FTFA_FSTAT_MGSTAT0_SHIFT", FTFA_FSTAT_MGSTAT0_SHIFT, SHIFT(0)},
	{"FTFA_FSTAT_RDCOLERR_MASK", FTFA_FSTAT_RDCOLERR_MASK, MASK(6,1)},
	{"FTFA_FSTAT_RDCOLERR_SHIFT", FTFA_FSTAT_RDCOLERR_SHIFT, SHIFT(6)},
	{"FTFA_FCNFG_ERSSUSP_MASK", FTFA_FCNFG_ERSSUSP_MASK, MASK(4,1)},
	{"FTFA_FCNFG_ERSSUSP_SHIFT", FTFA_FCNFG_ERSSUSP_SHIFT, SHIFT(4)},
	{"FTFA_FCNFG_ERSAREQ_MASK", FTFA_FCNFG_ERSAREQ_MASK, MASK(5,1)},
	{"FTFA_FCNFG_ERSAREQ_SHIFT", FTFA_FCNFG_ERSAREQ_SHIFT, SHIFT(5)},
	{"FTFA_FCNFG_RDCOLLIE_MASK", FTFA_FCNFG_RDCOLLIE_MASK, MASK(6,1)},
	{"FTFA_FCNFG_RDCOLLIE_SHIFT", FTFA_FCNFG_RDCOLLIE_SHIFT, SHIFT(6)},
	{"FTFA_FSEC_MEEN_MASK", FTFA_FSEC_MEEN_MASK, MASK(4,2)},
	{"FTFA_FSEC_MEEN_SHIFT", FTFA_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"FTFA_FSEC_MEEN_VALUE", FTFA_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"FTFA_FOPT_OPT_MASK", FTFA_FOPT_OPT_MASK, MASK(0,8)},
	{"FTFA_FOPT_OPT_SHIFT", FTFA_FOPT_OPT_SHIFT, SHIFT(0)},
	{"FTFA_FOPT_OPT_VALUE", FTFA_FOPT_OPT(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB3_CCOBn_MASK", FTFA_FCCOB3_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB3_CCOBn_SHIFT", FTFA_FCCOB3_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB3_CCOBn_VALUE", FTFA_FCCOB3_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB2_CCOBn_MASK", FTFA_FCCOB2_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB2_CCOBn_SHIFT", FTFA_FCCOB2_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB2_CCOBn_VALUE", FTFA_FCCOB2_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB1_CCOBn_MASK", FTFA_FCCOB1_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB1_CCOBn_SHIFT", FTFA_FCCOB1_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB1_CCOBn_VALUE", FTFA_FCCOB1_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB0_CCOBn_MASK", FTFA_FCCOB0_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB0_CCOBn_SHIFT", FTFA_FCCOB0_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB0_CCOBn_VALUE", FTFA_FCCOB0_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB7_CCOBn_MASK", FTFA_FCCOB7_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB7_CCOBn_SHIFT", FTFA_FCCOB7_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB7_CCOBn_VALUE", FTFA_FCCOB7_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB6_CCOBn_MASK", FTFA_FCCOB6_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB6_CCOBn_SHIFT", FTFA_FCCOB6_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB6_CCOBn_VALUE", FTFA_FCCOB6_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB5_CCOBn_MASK", FTFA_FCCOB5_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB5_CCOBn_SHIFT", FTFA_FCCOB5_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB5_CCOBn_VALUE", FTFA_FCCOB5_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB4_CCOBn_MASK", FTFA_FCCOB4_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB4_CCOBn_SHIFT", FTFA_FCCOB4_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB4_CCOBn_VALUE", FTFA_FCCOB4_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOBB_CCOBn_MASK", FTFA_FCCOBB_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOBB_CCOBn_SHIFT", FTFA_FCCOBB_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOBB_CCOBn_VALUE", FTFA_FCCOBB_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOBA_CCOBn_MASK", FTFA_FCCOBA_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOBA_CCOBn_SHIFT", FTFA_FCCOBA_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOBA_CCOBn_VALUE", FTFA_FCCOBA_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB9_CCOBn_MASK", FTFA_FCCOB9_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB9_CCOBn_SHIFT", FTFA_FCCOB9_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB9_CCOBn_VALUE", FTFA_FCCOB9_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB8_CCOBn_MASK", FTFA_FCCOB8_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB8_CCOBn_SHIFT", FTFA_FCCOB8_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB8_CCOBn_VALUE", FTFA_FCCOB8_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT3_PROT_MASK", FTFA_FPROT3_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT3_PROT_SHIFT", FTFA_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT3_PROT_VALUE", FTFA_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT2_PROT_MASK", FTFA_FPROT2_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT2_PROT_SHIFT", FTFA_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT2_PROT_VALUE", FTFA_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT1_PROT_MASK", FTFA_FPROT1_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT1_PROT_SHIFT", FTFA_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT1_PROT_VALUE", FTFA_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT0_PROT_MASK", FTFA_FPROT0_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT0_PROT_SHIFT", FTFA_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT0_PROT_VALUE", FTFA_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"LLWU_PE1_WUPE0_MASK", LLWU_PE1_WUPE0_MASK, MASK(0,2)},
	{"LLWU_PE1_WUPE0_SHIFT", LLWU_PE1_WUPE0_SHIFT, SHIFT(0)},
	{"LLWU_PE1_WUPE0_VALUE", LLWU_PE1_WUPE0(1), SHIFT_VALUE(0)},
	{"LLWU_PE1_WUPE1_MASK", LLWU_PE1_WUPE1_MASK, MASK(2,2)},
	{"LLWU_PE1_WUPE1_SHIFT", LLWU_PE1_WUPE1_SHIFT, SHIFT(2)},
	{"LLWU_PE1_WUPE1_VALUE", LLWU_PE1_WUPE1(1), SHIFT_VALUE(2)},
	{"LLWU_PE1_WUPE2_MASK", LLWU_PE1_WUPE2_MASK, MASK(4,2)},
	{"LLWU_PE1_WUPE2_SHIFT", LLWU_PE1_WUPE2_SHIFT, SHIFT(4)},
	{"LLWU_PE1_WUPE2_VALUE", LLWU_PE1_WUPE2(1), SHIFT_VALUE(4)},
	{"LLWU_PE1_WUPE3_MASK", LLWU_PE1_WUPE3_MASK, MASK(6,2)},
	{"LLWU_PE1_WUPE3_SHIFT", LLWU_PE1_WUPE3_SHIFT, SHIFT(6)},
	{"LLWU_PE1_WUPE3_VALUE", LLWU_PE1_WUPE3(1), SHIFT_VALUE(6)},
	{"LLWU_PE2_WUPE4_MASK", LLWU_PE2_WUPE4_MASK, MASK(0,2)},
	{"LLWU_PE2_WUPE4_SHIFT", LLWU_PE2_WUPE4_SHIFT, SHIFT(0)},
	{"LLWU_PE2_WUPE4_VALUE", LLWU_PE2_WUPE4(1), SHIFT_VALUE(0)},
	{"LLWU_PE2_WUPE5_MASK", LLWU_PE2_WUPE5_MASK, MASK(2,2)},
	{"LLWU_PE2_WUPE5_SHIFT", LLWU_PE2_WUPE5_SHIFT, SHIFT(2)},
	{"LLWU_PE2_WUPE5_VALUE", LLWU_PE2_WUPE5(1), SHIFT_VALUE(2)},
	{"LLWU_PE2_WUPE6_MASK", LLWU_PE2_WUPE6_MASK, MASK(4,2)},
	{"LLWU_PE2_WUPE6_SHIFT", LLWU_PE2_WUPE6_SHIFT, SHIFT(4)},
	{"LLWU_PE2_WUPE6_VALUE", LLWU_PE2_WUPE6(1), SHIFT_VALUE(4)},
	{"LLWU_PE2_WUPE7_MASK", LLWU_PE2_WUPE7_MASK, MASK(6,2)},
	{"LLWU_PE2_WUPE7_SHIFT", LLWU_PE2_WUPE7_SHIFT, SHIFT(6)},
	{"LLWU_PE2_WUPE7_VALUE", LLWU_PE2_WUPE7(1), SHIFT_VALUE(6)},
	{"LLWU_PE3_WUPE8_MASK", LLWU_PE3_WUPE8_MASK, MASK(0,2)},
	{"LLWU_PE3_WUPE8_SHIFT", LLWU_PE3_WUPE8_SHIFT, SHIFT(0)},
	{"LLWU_PE3_WUPE8_VALUE", LLWU_PE3_WUPE8(1), SHIFT_VALUE(0)},
	{"LLWU_PE3_WUPE9_MASK", LLWU_PE3_WUPE9_MASK, MASK(2,2)},
	{"LLWU_PE3_WUPE9_SHIFT", LLWU_PE3_WUPE9_SHIFT, SHIFT(2)},
	{"LLWU_PE3_WUPE9_VALUE", LLWU_PE3_WUPE9(1), SHIFT_VALUE(2)},
	{"LLWU_PE3_WUPE10_MASK", LLWU_PE3_WUPE10_MASK, MASK(4,2)},
	{"LLWU_PE3_WUPE10_SHIFT", LLWU_PE3_WUPE10_SHIFT, SHIFT(4)},
	{"LLWU_PE3_WUPE10_VALUE", LLWU_PE3_WUPE10(1), SHIFT_VALUE(4)},
	{"LLWU_PE3_WUPE11_MASK", LLWU_PE3_WUPE11_MASK, MASK(6,2)},
	{"LLWU_PE3_WUPE11_SHIFT", LLWU_PE3_WUPE11_SHIFT, SHIFT(6)},
	{"LLWU_PE3_WUPE11_VALUE", LLWU_PE3_WUPE11(1), SHIFT_VALUE(6)},
	{"LLWU_PE4_WUPE12_MASK", LLWU_PE4_WUPE12_MASK, MASK(0,2)},
	{"LLWU_PE4_WUPE12_SHIFT", LLWU_PE4_WUPE12_SHIFT, SHIFT(0)},
	{"LLWU_PE4_WUPE12_VALUE", LLWU_PE4_WUPE12(1), SHIFT_VALUE(0)},
	{"LLWU_PE4_WUPE13_MASK", LLWU_PE4_WUPE13_MASK, MASK(2,2)},
	{"LLWU_PE4_WUPE13_SHIFT", LLWU_PE4_WUPE13_SHIFT, SHIFT(2)},
	{"LLWU_PE4_WUPE13_VALUE", LLWU_PE4_WUPE13(1), SHIFT_VALUE(2)},
	{"LLWU_PE4_WUPE14_MASK", LLWU_PE4_WUPE14_MASK, MASK(4,2)},
	{"LLWU_PE4_WUPE14_SHIFT", LLWU_PE4_WUPE14_SHIFT, SHIFT(4)},
	{"LLWU_PE4_WUPE14_VALUE", LLWU_PE4_WUPE14(1), SHIFT_VALUE(4)},
	{"LLWU_PE4_WUPE15_MASK", LLWU_PE4_WUPE15_MASK, MASK(6,2)},
	{"LLWU_PE4_WUPE15_SHIFT", LLWU_PE4_WUPE15_SHIFT, SHIFT(6)},
	{"LLWU_PE4_WUPE15_VALUE", LLWU_PE4_WUPE15(1), SHIFT_VALUE(6)},
	{"LLWU_ME_WUME0_MASK", LLWU_ME_WUME0_MASK, MASK(0,1)},
	{"LLWU_ME_WUME0_SHIFT", LLWU_ME_WUME0_SHIFT, SHIFT(0)},
	{"LLWU_ME_WUME1_MASK", LLWU_ME_WUME1_MASK, MASK(1,1)},
	{"LLWU_ME_WUME1_SHIFT", LLWU_ME_WUME1_SHIFT, SHIFT(1)},
	{"LLWU_ME_WUME2_MASK", LLWU_ME_WUME2_MASK, MASK(2,1)},
	{"LLWU_ME_WUME2_SHIFT", LLWU_ME_WUME2_SHIFT, SHIFT(2)},
	{"LLWU_ME_WUME3_MASK", LLWU_ME_WUME3_MASK, MASK(3,1)},
	{"LLWU_ME_WUME3_SHIFT", LLWU_ME_WUME3_SHIFT, SHIFT(3)},
	{"LLWU_ME_WUME4_MASK", LLWU_ME_WUME4_MASK, MASK(4,1)},
	{"LLWU_ME_WUME4_SHIFT", LLWU_ME_WUME4_SHIFT, SHIFT(4)},
	{"LLWU_ME_WUME5_MASK", LLWU_ME_WUME5_MASK, MASK(5,1)},
	{"LLWU_ME_WUME5_SHIFT", LLWU_ME_WUME5_SHIFT, SHIFT(5)},
	{"LLWU_ME_WUME6_MASK", LLWU_ME_WUME6_MASK, MASK(6,1)},
	{"LLWU_ME_WUME6_SHIFT", LLWU_ME_WUME6_SHIFT, SHIFT(6)},
	{"LLWU_ME_WUME7_MASK", LLWU_ME_WUME7_MASK, MASK(7,1)},
	{"LLWU_ME_WUME7_SHIFT", LLWU_ME_WUME7_SHIFT, SHIFT(7)},
	{"LLWU_F1_WUF0_MASK", LLWU_F1_WUF0_MASK, MASK(0,1)},
	{"LLWU_F1_WUF0_SHIFT", LLWU_F1_WUF0_SHIFT, SHIFT(0)},
	{"LLWU_F1_WUF1_MASK", LLWU_F1_WUF1_MASK, MASK(1,1)},
	{"LLWU_F1_WUF1_SHIFT", LLWU_F1_WUF1_SHIFT, SHIFT(1)},
	{"LLWU_F1_WUF2_MASK", LLWU_F1_WUF2_MASK, MASK(2,1)},
	{"LLWU_F1_WUF2_SHIFT", LLWU_F1_WUF2_SHIFT, SHIFT(2)},
	{"LLWU_F1_WUF3_MASK", LLWU_F1_WUF3_MASK, MASK(3,1)},
	{"LLWU_F1_WUF3_SHIFT", LLWU_F1_WUF3_SHIFT, SHIFT(3)},
	{"LLWU_F1_WUF4_MASK", LLWU_F1_WUF4_MASK, MASK(4,1)},
	{"LLWU_F1_WUF4_SHIFT", LLWU_F1_WUF4_SHIFT, SHIFT(4)},
	{"LLWU_F1_WUF5_MASK", LLWU_F1_WUF5_MASK, MASK(5,1)},
	{"LLWU_F1_WUF5_SHIFT", LLWU_F1_WUF5_SHIFT, SHIFT(5)},
	{"LLWU_F1_WUF6_MASK", LLWU_F1_WUF6_MASK, MASK(6,1)},
	{"LLWU_F1_WUF6_SHIFT", LLWU_F1_WUF6_SHIFT, SHIFT(6)},
	{"LLWU_F1_WUF7_MASK", LLWU_F1_WUF7_MASK, MASK(7,1)},
	{"LLWU_F1_WUF7_SHIFT", LLWU_F1_WUF7_SHIFT, SHIFT(7)},
	{"LLWU_F2_WUF8_MASK", LLWU_F2_WUF8_MASK, MASK(0,1)},
	{"LLWU_F2_WUF8_SHIFT", LLWU_F2_WUF8_SHIFT, SHIFT(0)},
	{"LLWU_F2_WUF9_MASK", LLWU_F2_WUF9_MASK, MASK(1,1)},
	{"LLWU_F2_WUF9_SHIFT", LLWU_F2_WUF9_SHIFT, SHIFT(1)},
	{"LLWU_F2_WUF10_MASK", LLWU_F2_WUF10_MASK, MASK(2,1)},
	{"LLWU_F2_WUF10_SHIFT", LLWU_F2_WUF10_SHIFT, SHIFT(2)},
	{"LLWU_F2_WUF11_MASK", LLWU_F2_WUF11_MASK, MASK(3,1)},
	{"LLWU_F2_WUF11_SHIFT", LLWU_F2_WUF11_SHIFT, SHIFT(3)},
	{"LLWU_F2_WUF12_MASK", LLWU_F2_WUF12_MASK, MASK(4,1)},
	{"LLWU_F2_WUF12_SHIFT", LLWU_F2_WUF12_SHIFT, SHIFT(4)},
	{"LLWU_F2_WUF13_MASK", LLWU_F2_WUF13_MASK, MASK(5,1)},
	{"LLWU_F2_WUF13_SHIFT", LLWU_F2_WUF13_SHIFT, SHIFT(5)},
	{"LLWU_F2_WUF14_MASK", LLWU_F2_WUF14_MASK, MASK(6,1)},
	{"LLWU_F2_WUF14_SHIFT", LLWU_F2_WUF14_SHIFT, SHIFT(6)},
	{"LLWU_F2_WUF15_MASK", LLWU_F2_WUF15_MASK, MASK(7,1)},
	{"LLWU_F2_WUF15_SHIFT", LLWU_F2_WUF15_SHIFT, SHIFT(7)},
	{"LLWU_F3_MWUF0_MASK", LLWU_F3_MWUF0_MASK, MASK(0,1)},
	{"LLWU_F3_MWUF0_SHIFT", LLWU_F3_MWUF0_SHIFT, SHIFT(0)},
	{"LLWU_F3_MWUF1_MASK", LLWU_F3_MWUF1_MASK, MASK(1,1)},
	{"LLWU_F3_MWUF1_SHIFT", LLWU_F3_MWUF1_SHIFT, SHIFT(1)},
	{"LLWU_F3_MWUF2_MASK", LLWU_F3_MWUF2_MASK, MASK(2,1)},
	{"LLWU_F3_MWUF2_SHIFT", LLWU_F3_MWUF2_SHIFT, SHIFT(2)},
	{"LLWU_F3_MWUF3_MASK", LLWU_F3_MWUF3_MASK, MASK(3,1)},
	{"LLWU_F3_MWUF3_SHIFT", LLWU_F3_MWUF3_SHIFT, SHIFT(3)},
	{"LLWU_F3_MWUF4_MASK", LLWU_F3_MWUF4_MASK, MASK(4,1)},
	{"LLWU_F3_MWUF4_SHIFT", LLWU_F3_MWUF4_SHIFT, SHIFT(4)},
	{"LLWU_F3_MWUF5_MASK", LLWU_F3_MWUF5_MASK, MASK(5,1)},
	{"LLWU_F3_MWUF5_SHIFT", LLWU_F3_MWUF5_SHIFT, SHIFT(5)},
	{"LLWU_F3_MWUF6_MASK", LLWU_F3_MWUF6_MASK, MASK(6,1)},
	{"LLWU_F3_MWUF6_SHIFT", LLWU_F3_MWUF6_SHIFT, SHIFT(6)},
	{"LLWU_F3_MWUF7_MASK", LLWU_F3_MWUF7_MASK, MASK(7,1)},
	{"LLWU_F3_MWUF7_SHIFT", LLWU_F3_MWUF7_SHIFT, SHIFT(7)},
	{"LLWU_FILT1_FILTSEL_MASK", LLWU_FILT1_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT1_FILTSEL_SHIFT", LLWU_FILT1_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT1_FILTSEL_VALUE", LLWU_FILT1_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT2_FILTSEL_MASK", LLWU_FILT2_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT2_FILTSEL_SHIFT", LLWU_FILT2_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT2_FILTSEL_VALUE", LLWU_FILT2_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT1_FILTE_MASK", LLWU_FILT1_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT1_FILTE_SHIFT", LLWU_FILT1_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT1_FILTE_VALUE", LLWU_FILT1_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT2_FILTE_MASK", LLWU_FILT2_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT2_FILTE_SHIFT", LLWU_FILT2_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT2_FILTE_VALUE", LLWU_FILT2_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT1_FILTF_MASK", LLWU_FILT1_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT1_FILTF_SHIFT", LLWU_FILT1_FILTF_SHIFT, SHIFT(7)},
	{"LLWU_FILT2_FILTF_MASK", LLWU_FILT2_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT2_FILTF_SHIFT", LLWU_FILT2_FILTF_SHIFT, SHIFT(7)},
	{"PMC_LVDSC1_LVDV_MASK", PMC_LVDSC1_LVDV_MASK, MASK(0,2)},
	{"PMC_LVDSC1_LVDV_SHIFT", PMC_LVDSC1_LVDV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC1_LVDV_VALUE", PMC_LVDSC1_LVDV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC1_LVDRE_MASK", PMC_LVDSC1_LVDRE_MASK, MASK(4,1)},
	{"PMC_LVDSC1_LVDRE_SHIFT", PMC_LVDSC1_LVDRE_SHIFT, SHIFT(4)},
	{"PMC_LVDSC1_LVDIE_MASK", PMC_LVDSC1_LVDIE_MASK, MASK(5,1)},
	{"PMC_LVDSC1_LVDIE_SHIFT", PMC_LVDSC1_LVDIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC1_LVDACK_MASK", PMC_LVDSC1_LVDACK_MASK, MASK(6,1)},
	{"PMC_LVDSC1_LVDACK_SHIFT", PMC_LVDSC1_LVDACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC1_LVDF_MASK", PMC_LVDSC1_LVDF_MASK, MASK(7,1)},
	{"PMC_LVDSC1_LVDF_SHIFT", PMC_LVDSC1_LVDF_SHIFT, SHIFT(7)},
	{"PMC_LVDSC2_LVWV_MASK", PMC_LVDSC2_LVWV_MASK, MASK(0,2)},
	{"PMC_LVDSC2_LVWV_SHIFT", PMC_LVDSC2_LVWV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC2_LVWV_VALUE", PMC_LVDSC2_LVWV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC2_LVWIE_MASK", PMC_LVDSC2_LVWIE_MASK, MASK(5,1)},
	{"PMC_LVDSC2_LVWIE_SHIFT", PMC_LVDSC2_LVWIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC2_LVWACK_MASK", PMC_LVDSC2_LVWACK_MASK, MASK(6,1)},
	{"PMC_LVDSC2_LVWACK_SHIFT", PMC_LVDSC2_LVWACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC2_LVWF_MASK", PMC_LVDSC2_LVWF_MASK, MASK(7,1)},
	{"PMC_LVDSC2_LVWF_SHIFT", PMC_LVDSC2_LVWF_SHIFT, SHIFT(7)},
	{"PMC_REGSC_BGBE_MASK", PMC_REGSC_BGBE_MASK, MASK(0,1)},
	{"PMC_REGSC_BGBE_SHIFT", PMC_REGSC_BGBE_SHIFT, SHIFT(0)},
	{"PMC_REGSC_REGONS_MASK", PMC_REGSC_REGONS_MASK, MASK(2,1)},
	{"PMC_REGSC_REGONS_SHIFT", PMC_REGSC_REGONS_SHIFT, SHIFT(2)},
	{"PMC_REGSC_ACKISO_MASK", PMC_REGSC_ACKISO_MASK, MASK(3,1)},
	{"PMC_REGSC_ACKISO_SHIFT", PMC_REGSC_ACKISO_SHIFT, SHIFT(3)},
	{"PMC_REGSC_BGEN_MASK", PMC_REGSC_BGEN_MASK, MASK(4,1)},
	{"PMC_REGSC_BGEN_SHIFT", PMC_REGSC_BGEN_SHIFT, SHIFT(4)},
	{"PMC_REGSC_BGBDS_MASK", PMC_REGSC_BGBDS_MASK, MASK(1,1)},
	{"PMC_REGSC_BGBDS_SHIFT", PMC_REGSC_BGBDS_SHIFT, SHIFT(1)},
	{"SMC_PMPROT_AVLLS_MASK", SMC_PMPROT_AVLLS_MASK, MASK(1,1)},
	{"SMC_PMPROT_AVLLS_SHIFT", SMC_PMPROT_AVLLS_SHIFT, SHIFT(1)},
	{"SMC_PMPROT_AVLP_MASK", SMC_PMPROT_AVLP_MASK, MASK(5,1)},
	{"SMC_PMPROT_AVLP_SHIFT", SMC_PMPROT_AVLP_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_STOPM_MASK", SMC_PMCTRL_STOPM_MASK, MASK(0,3)},
	{"SMC_PMCTRL_STOPM_SHIFT", SMC_PMCTRL_STOPM_SHIFT, SHIFT(0)},
	{"SMC_PMCTRL_STOPM_VALUE", SMC_PMCTRL_STOPM(1), SHIFT_VALUE(0)},
	{"SMC_PMCTRL_STOPA_MASK", SMC_PMCTRL_STOPA_MASK, MASK(3,1)},
	{"SMC_PMCTRL_STOPA_SHIFT", SMC_PMCTRL_STOPA_SHIFT, SHIFT(3)},
	{"SMC_PMCTRL_RUNM_MASK", SMC_PMCTRL_RUNM_MASK, MASK(5,2)},
	{"SMC_PMCTRL_RUNM_SHIFT", SMC_PMCTRL_RUNM_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_RUNM_VALUE", SMC_PMCTRL_RUNM(1), SHIFT_VALUE(5)},
	{"SMC_STOPCTRL_VLLSM_MASK", SMC_STOPCTRL_VLLSM_MASK, MASK(0,3)},
	{"SMC_STOPCTRL_VLLSM_SHIFT", SMC_STOPCTRL_VLLSM_SHIFT, SHIFT(0)},
	{"SMC_STOPCTRL_VLLSM_VALUE", SMC_STOPCTRL_VLLSM(1), SHIFT_VALUE(0)},
	{"SMC_STOPCTRL_PORPO_MASK", SMC_STOPCTRL_PORPO_MASK, MASK(5,1)},
	{"SMC_STOPCTRL_PORPO_SHIFT", SMC_STOPCTRL_PORPO_SHIFT, SHIFT(5)},
	{"SMC_STOPCTRL_PSTOPO_MASK", SMC_STOPCTRL_PSTOPO_MASK, MASK(6,2)},
	{"SMC_STOPCTRL_PSTOPO_SHIFT", SMC_STOPCTRL_PSTOPO_SHIFT, SHIFT(6)},
	{"SMC_STOPCTRL_PSTOPO_VALUE", SMC_STOPCTRL_PSTOPO(1), SHIFT_VALUE(6)},
	{"SMC_PMSTAT_PMSTAT_MASK", SMC_PMSTAT_PMSTAT_MASK, MASK(0,7)},
	{"SMC_PMSTAT_PMSTAT_SHIFT", SMC_PMSTAT_PMSTAT_SHIFT, SHIFT(0)},
	{"SMC_PMSTAT_PMSTAT_VALUE", SMC_PMSTAT_PMSTAT(1), SHIFT_VALUE(0)},
	{"MTB_POSITION_WRAP_MASK", MTB_POSITION_WRAP_MASK, MASK(2,1)},
	{"MTB_POSITION_WRAP_SHIFT", MTB_POSITION_WRAP_SHIFT, SHIFT(2)},
	{"MTB_POSITION_POINTER_MASK", MTB_POSITION_POINTER_MASK, MASK(3,29)},
	{"MTB_POSITION_POINTER_SHIFT", MTB_POSITION_POINTER_SHIFT, SHIFT(3)},
	{"MTB_POSITION_POINTER_VALUE", MTB_POSITION_POINTER(1), SHIFT_VALUE(3)},
	{"MTB_MASTER_MASK_MASK", MTB_MASTER_MASK_MASK, MASK(0,5)},
	{"MTB_MASTER_MASK_SHIFT", MTB_MASTER_MASK_SHIFT, SHIFT(0)},
	{"MTB_MASTER_MASK_VALUE", MTB_MASTER_MASK(1), SHIFT_VALUE(0)},
	{"MTB_MASTER_TSTARTEN_MASK", MTB_MASTER_TSTARTEN_MASK, MASK(5,1)},
	{"MTB_MASTER_TSTARTEN_SHIFT", MTB_MASTER_TSTARTEN_SHIFT, SHIFT(5)},
	{"MTB_MASTER_TSTOPEN_MASK", MTB_MASTER_TSTOPEN_MASK, MASK(6,1)},
	{"MTB_MASTER_TSTOPEN_SHIFT", MTB_MASTER_TSTOPEN_SHIFT, SHIFT(6)},
	{"MTB_MASTER_SFRWPRIV_MASK", MTB_MASTER_SFRWPRIV_MASK, MASK(7,1)},
	{"MTB_MASTER_SFRWPRIV_SHIFT", MTB_MASTER_SFRWPRIV_SHIFT, SHIFT(7)},
	{"MTB_MASTER_RAMPRIV_MASK", MTB_MASTER_RAMPRIV_MASK, MASK(8,1)},
	{"MTB_MASTER_RAMPRIV_SHIFT", MTB_MASTER_RAMPRIV_SHIFT, SHIFT(8)},
	{"MTB_MASTER_HALTREQ_MASK", MTB_MASTER_HALTREQ_MASK, MASK(9,1)},
	{"MTB_MASTER_HALTREQ_SHIFT", MTB_MASTER_HALTREQ_SHIFT, SHIFT(9)},
	{"MTB_MASTER_EN_MASK", MTB_MASTER_EN_MASK, MASK(31,1)},
	{"MTB_MASTER_EN_SHIFT", MTB_MASTER_EN_SHIFT, SHIFT(31)},
	{"MTB_FLOW_AUTOSTOP_MASK", MTB_FLOW_AUTOSTOP_MASK, MASK(0,1)},
	{"MTB_FLOW_AUTOSTOP_SHIFT", MTB_FLOW_AUTOSTOP_SHIFT, SHIFT(0)},
	{"MTB_FLOW_AUTOHALT_MASK", MTB_FLOW_AUTOHALT_MASK, MASK(1,1)},
	{"MTB_FLOW_AUTOHALT_SHIFT", MTB_FLOW_AUTOHALT_SHIFT, SHIFT(1)},
	{"MTB_FLOW_WATERMARK_MASK", MTB_FLOW_WATERMARK_MASK, MASK(3,29)},
	{"MTB_FLOW_WATERMARK_SHIFT", MTB_FLOW_WATERMARK_SHIFT, SHIFT(3)},
	{"MTB_FLOW_WATERMARK_VALUE", MTB_FLOW_WATERMARK(1), SHIFT_VALUE(3)},
	{"MTB_BASE_BASEADDR_MASK", MTB_BASE_BASEADDR_MASK, MASK(0,32)},
	{"MTB_BASE_BASEADDR_SHIFT", MTB_BASE_BASEADDR_SHIFT, SHIFT(0)},
	{"MTB_BASE_BASEADDR_VALUE", MTB_BASE_BASEADDR(1), SHIFT_VALUE(0)},
	{"MTB_MODECTRL_MODECTRL_MASK", MTB_MODECTRL_MODECTRL_MASK, MASK(0,32)},
	{"MTB_MODECTRL_MODECTRL_SHIFT", MTB_MODECTRL_MODECTRL_SHIFT, SHIFT(0)},
	{"MTB_MODECTRL_MODECTRL_VALUE", MTB_MODECTRL_MODECTRL(1), SHIFT_VALUE(0)},
	{"MTB_TAGSET_TAGSET_MASK", MTB_TAGSET_TAGSET_MASK, MASK(0,32)},
	{"MTB_TAGSET_TAGSET_SHIFT", MTB_TAGSET_TAGSET_SHIFT, SHIFT(0)},
	{"MTB_TAGSET_TAGSET_VALUE", MTB_TAGSET_TAGSET(1), SHIFT_VALUE(0)},
	{"MTB_TAGCLEAR_TAGCLEAR_MASK", MTB_TAGCLEAR_TAGCLEAR_MASK, MASK(0,32)},
	{"MTB_TAGCLEAR_TAGCLEAR_SHIFT", MTB_TAGCLEAR_TAGCLEAR_SHIFT, SHIFT(0)},
	{"MTB_TAGCLEAR_TAGCLEAR_VALUE", MTB_TAGCLEAR_TAGCLEAR(1), SHIFT_VALUE(0)},
	{"MTB_LOCKACCESS_LOCKACCESS_MASK", MTB_LOCKACCESS_LOCKACCESS_MASK, MASK(0,32)},
	{"MTB_LOCKACCESS_LOCKACCESS_SHIFT", MTB_LOCKACCESS_LOCKACCESS_SHIFT, SHIFT(0)},
	{"MTB_LOCKACCESS_LOCKACCESS_VALUE", MTB_LOCKACCESS_LOCKACCESS(1), SHIFT_VALUE(0)},
	{"MTB_LOCKSTAT_LOCKSTAT_MASK", MTB_LOCKSTAT_LOCKSTAT_MASK, MASK(0,32)},
	{"MTB_LOCKSTAT_LOCKSTAT_SHIFT", MTB_LOCKSTAT_LOCKSTAT_SHIFT, SHIFT(0)},
	{"MTB_LOCKSTAT_LOCKSTAT_VALUE", MTB_LOCKSTAT_LOCKSTAT(1), SHIFT_VALUE(0)},
	{"MTB_AUTHSTAT_BIT0_MASK", MTB_AUTHSTAT_BIT0_MASK, MASK(0,1)},
	{"MTB_AUTHSTAT_BIT0_SHIFT", MTB_AUTHSTAT_BIT0_SHIFT, SHIFT(0)},
	{"MTB_AUTHSTAT_BIT1_MASK", MTB_AUTHSTAT_BIT1_MASK, MASK(1,1)},
	{"MTB_AUTHSTAT_BIT1_SHIFT", MTB_AUTHSTAT_BIT1_SHIFT, SHIFT(1)},
	{"MTB_AUTHSTAT_BIT2_MASK", MTB_AUTHSTAT_BIT2_MASK, MASK(2,1)},
	{"MTB_AUTHSTAT_BIT2_SHIFT", MTB_AUTHSTAT_BIT2_SHIFT, SHIFT(2)},
	{"MTB_AUTHSTAT_BIT3_MASK", MTB_AUTHSTAT_BIT3_MASK, MASK(3,1)},
	{"MTB_AUTHSTAT_BIT3_SHIFT", MTB_AUTHSTAT_BIT3_SHIFT, SHIFT(3)},
	{"MTB_DEVICEARCH_DEVICEARCH_MASK", MTB_DEVICEARCH_DEVICEARCH_MASK, MASK(0,32)},
	{"MTB_DEVICEARCH_DEVICEARCH_SHIFT", MTB_DEVICEARCH_DEVICEARCH_SHIFT, SHIFT(0)},
	{"MTB_DEVICEARCH_DEVICEARCH_VALUE", MTB_DEVICEARCH_DEVICEARCH(1), SHIFT_VALUE(0)},
	{"MTB_DEVICECFG_DEVICECFG_MASK", MTB_DEVICECFG_DEVICECFG_MASK, MASK(0,32)},
	{"MTB_DEVICECFG_DEVICECFG_SHIFT", MTB_DEVICECFG_DEVICECFG_SHIFT, SHIFT(0)},
	{"MTB_DEVICECFG_DEVICECFG_VALUE", MTB_DEVICECFG_DEVICECFG(1), SHIFT_VALUE(0)},
	{"MTB_DEVICETYPID_DEVICETYPID_MASK", MTB_DEVICETYPID_DEVICETYPID_MASK, MASK(0,32)},
	{"MTB_DEVICETYPID_DEVICETYPID_SHIFT", MTB_DEVICETYPID_DEVICETYPID_SHIFT, SHIFT(0)},
	{"MTB_DEVICETYPID_DEVICETYPID_VALUE", MTB_DEVICETYPID_DEVICETYPID(1), SHIFT_VALUE(0)},
	{"MTB_PERIPHID_PERIPHID_MASK", MTB_PERIPHID_PERIPHID_MASK, MASK(0,32)},
	{"MTB_PERIPHID_PERIPHID_SHIFT", MTB_PERIPHID_PERIPHID_SHIFT, SHIFT(0)},
	{"MTB_PERIPHID_PERIPHID_VALUE", MTB_PERIPHID_PERIPHID(1), SHIFT_VALUE(0)},
	{"MTB_COMPID_COMPID_MASK", MTB_COMPID_COMPID_MASK, MASK(0,32)},
	{"MTB_COMPID_COMPID_SHIFT", MTB_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"MTB_COMPID_COMPID_VALUE", MTB_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"VREF_VREFH_TRM_TRIM_MASK", VREF_VREFH_TRM_TRIM_MASK, MASK(0,6)},
	{"VREF_VREFH_TRM_TRIM_SHIFT", VREF_VREFH_TRM_TRIM_SHIFT, SHIFT(0)},
	{"VREF_VREFH_TRM_TRIM_VALUE", VREF_VREFH_TRM_TRIM(1), SHIFT_VALUE(0)},
	{"VREF_VREFH_TRM_CHOPEN_MASK", VREF_VREFH_TRM_CHOPEN_MASK, MASK(6,1)},
	{"VREF_VREFH_TRM_CHOPEN_SHIFT", VREF_VREFH_TRM_CHOPEN_SHIFT, SHIFT(6)},
	{"VREF_VREFH_SC_MODE_LV_MASK", VREF_VREFH_SC_MODE_LV_MASK, MASK(0,2)},
	{"VREF_VREFH_SC_MODE_LV_SHIFT", VREF_VREFH_SC_MODE_LV_SHIFT, SHIFT(0)},
	{"VREF_VREFH_SC_MODE_LV_VALUE", VREF_VREFH_SC_MODE_LV(1), SHIFT_VALUE(0)},
	{"VREF_VREFH_SC_VREFST_MASK", VREF_VREFH_SC_VREFST_MASK, MASK(2,1)},
	{"VREF_VREFH_SC_VREFST_SHIFT", VREF_VREFH_SC_VREFST_SHIFT, SHIFT(2)},
	{"VREF_VREFH_SC_ICOMPEN_MASK", VREF_VREFH_SC_ICOMPEN_MASK, MASK(5,1)},
	{"VREF_VREFH_SC_ICOMPEN_SHIFT", VREF_VREFH_SC_ICOMPEN_SHIFT, SHIFT(5)},
	{"VREF_VREFH_SC_REGEN_MASK", VREF_VREFH_SC_REGEN_MASK, MASK(6,1)},
	{"VREF_VREFH_SC_REGEN_SHIFT", VREF_VREFH_SC_REGEN_SHIFT, SHIFT(6)},
	{"VREF_VREFH_SC_VREFEN_MASK", VREF_VREFH_SC_VREFEN_MASK, MASK(7,1)},
	{"VREF_VREFH_SC_VREFEN_SHIFT", VREF_VREFH_SC_VREFEN_SHIFT, SHIFT(7)},
	{"VREF_VREFL_TRM_VREFL_TRIM_MASK", VREF_VREFL_TRM_VREFL_TRIM_MASK, MASK(0,3)},
	{"VREF_VREFL_TRM_VREFL_TRIM_SHIFT", VREF_VREFL_TRM_VREFL_TRIM_SHIFT, SHIFT(0)},
	{"VREF_VREFL_TRM_VREFL_TRIM_VALUE", VREF_VREFL_TRM_VREFL_TRIM(1), SHIFT_VALUE(0)},
	{"VREF_VREFL_TRM_VREFL_EN_MASK", VREF_VREFL_TRM_VREFL_EN_MASK, MASK(3,1)},
	{"VREF_VREFL_TRM_VREFL_EN_SHIFT", VREF_VREFL_TRM_VREFL_EN_SHIFT, SHIFT(3)},
	{"VREF_VREFL_TRM_VREFL_SEL_MASK", VREF_VREFL_TRM_VREFL_SEL_MASK, MASK(4,1)},
	{"VREF_VREFL_TRM_VREFL_SEL_SHIFT", VREF_VREFL_TRM_VREFL_SEL_SHIFT, SHIFT(4)},
	{"MTBDWT_MASK_MASK_MASK", MTBDWT_MASK_MASK_MASK, MASK(0,5)},
	{"MTBDWT_MASK_MASK_SHIFT", MTBDWT_MASK_MASK_SHIFT, SHIFT(0)},
	{"MTBDWT_MASK_MASK_VALUE", MTBDWT_MASK_MASK(1), SHIFT_VALUE(0)},
	{"MTBDWT_DEVICECFG_DEVICECFG_MASK", MTBDWT_DEVICECFG_DEVICECFG_MASK, MASK(0,32)},
	{"MTBDWT_DEVICECFG_DEVICECFG_SHIFT", MTBDWT_DEVICECFG_DEVICECFG_SHIFT, SHIFT(0)},
	{"MTBDWT_DEVICECFG_DEVICECFG_VALUE", MTBDWT_DEVICECFG_DEVICECFG(1), SHIFT_VALUE(0)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_MASK", MTBDWT_DEVICETYPID_DEVICETYPID_MASK, MASK(0,32)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT", MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT, SHIFT(0)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_VALUE", MTBDWT_DEVICETYPID_DEVICETYPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_PERIPHID_PERIPHID_MASK", MTBDWT_PERIPHID_PERIPHID_MASK, MASK(0,32)},
	{"MTBDWT_PERIPHID_PERIPHID_SHIFT", MTBDWT_PERIPHID_PERIPHID_SHIFT, SHIFT(0)},
	{"MTBDWT_PERIPHID_PERIPHID_VALUE", MTBDWT_PERIPHID_PERIPHID(1), SHIFT_VALUE(0)},
	{"MTBDWT_COMPID_COMPID_MASK", MTBDWT_COMPID_COMPID_MASK, MASK(0,32)},
	{"MTBDWT_COMPID_COMPID_SHIFT", MTBDWT_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"MTBDWT_COMPID_COMPID_VALUE", MTBDWT_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_CTRL_DWTCFGCTRL_MASK", MTBDWT_CTRL_DWTCFGCTRL_MASK, MASK(0,28)},
	{"MTBDWT_CTRL_DWTCFGCTRL_SHIFT", MTBDWT_CTRL_DWTCFGCTRL_SHIFT, SHIFT(0)},
	{"MTBDWT_CTRL_DWTCFGCTRL_VALUE", MTBDWT_CTRL_DWTCFGCTRL(1), SHIFT_VALUE(0)},
	{"MTBDWT_CTRL_NUMCMP_MASK", MTBDWT_CTRL_NUMCMP_MASK, MASK(28,4)},
	{"MTBDWT_CTRL_NUMCMP_SHIFT", MTBDWT_CTRL_NUMCMP_SHIFT, SHIFT(28)},
	{"MTBDWT_CTRL_NUMCMP_VALUE", MTBDWT_CTRL_NUMCMP(1), SHIFT_VALUE(28)},
	{"MTBDWT_COMP_COMP_MASK", MTBDWT_COMP_COMP_MASK, MASK(0,32)},
	{"MTBDWT_COMP_COMP_SHIFT", MTBDWT_COMP_COMP_SHIFT, SHIFT(0)},
	{"MTBDWT_COMP_COMP_VALUE", MTBDWT_COMP_COMP(1), SHIFT_VALUE(0)},
	{"MTBDWT_FCT_FUNCTION_MASK", MTBDWT_FCT_FUNCTION_MASK, MASK(0,4)},
	{"MTBDWT_FCT_FUNCTION_SHIFT", MTBDWT_FCT_FUNCTION_SHIFT, SHIFT(0)},
	{"MTBDWT_FCT_FUNCTION_VALUE", MTBDWT_FCT_FUNCTION(1), SHIFT_VALUE(0)},
	{"MTBDWT_FCT_DATAVMATCH_MASK", MTBDWT_FCT_DATAVMATCH_MASK, MASK(8,1)},
	{"MTBDWT_FCT_DATAVMATCH_SHIFT", MTBDWT_FCT_DATAVMATCH_SHIFT, SHIFT(8)},
	{"MTBDWT_FCT_DATAVSIZE_MASK", MTBDWT_FCT_DATAVSIZE_MASK, MASK(10,2)},
	{"MTBDWT_FCT_DATAVSIZE_SHIFT", MTBDWT_FCT_DATAVSIZE_SHIFT, SHIFT(10)},
	{"MTBDWT_FCT_DATAVSIZE_VALUE", MTBDWT_FCT_DATAVSIZE(1), SHIFT_VALUE(10)},
	{"MTBDWT_FCT_DATAVADDR0_MASK", MTBDWT_FCT_DATAVADDR0_MASK, MASK(12,4)},
	{"MTBDWT_FCT_DATAVADDR0_SHIFT", MTBDWT_FCT_DATAVADDR0_SHIFT, SHIFT(12)},
	{"MTBDWT_FCT_DATAVADDR0_VALUE", MTBDWT_FCT_DATAVADDR0(1), SHIFT_VALUE(12)},
	{"MTBDWT_FCT_MATCHED_MASK", MTBDWT_FCT_MATCHED_MASK, MASK(24,1)},
	{"MTBDWT_FCT_MATCHED_SHIFT", MTBDWT_FCT_MATCHED_SHIFT, SHIFT(24)},
	{"MTBDWT_TBCTRL_ACOMP0_MASK", MTBDWT_TBCTRL_ACOMP0_MASK, MASK(0,1)},
	{"MTBDWT_TBCTRL_ACOMP0_SHIFT", MTBDWT_TBCTRL_ACOMP0_SHIFT, SHIFT(0)},
	{"MTBDWT_TBCTRL_ACOMP1_MASK", MTBDWT_TBCTRL_ACOMP1_MASK, MASK(1,1)},
	{"MTBDWT_TBCTRL_ACOMP1_SHIFT", MTBDWT_TBCTRL_ACOMP1_SHIFT, SHIFT(1)},
	{"MTBDWT_TBCTRL_NUMCOMP_MASK", MTBDWT_TBCTRL_NUMCOMP_MASK, MASK(28,4)},
	{"MTBDWT_TBCTRL_NUMCOMP_SHIFT", MTBDWT_TBCTRL_NUMCOMP_SHIFT, SHIFT(28)},
	{"MTBDWT_TBCTRL_NUMCOMP_VALUE", MTBDWT_TBCTRL_NUMCOMP(1), SHIFT_VALUE(28)},
	{"ROM_PERIPHID4_PERIPHID_MASK", ROM_PERIPHID4_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID4_PERIPHID_SHIFT", ROM_PERIPHID4_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID4_PERIPHID_VALUE", ROM_PERIPHID4_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID5_PERIPHID_MASK", ROM_PERIPHID5_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID5_PERIPHID_SHIFT", ROM_PERIPHID5_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID5_PERIPHID_VALUE", ROM_PERIPHID5_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID6_PERIPHID_MASK", ROM_PERIPHID6_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID6_PERIPHID_SHIFT", ROM_PERIPHID6_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID6_PERIPHID_VALUE", ROM_PERIPHID6_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID7_PERIPHID_MASK", ROM_PERIPHID7_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID7_PERIPHID_SHIFT", ROM_PERIPHID7_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID7_PERIPHID_VALUE", ROM_PERIPHID7_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID0_PERIPHID_MASK", ROM_PERIPHID0_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID0_PERIPHID_SHIFT", ROM_PERIPHID0_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID0_PERIPHID_VALUE", ROM_PERIPHID0_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID1_PERIPHID_MASK", ROM_PERIPHID1_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID1_PERIPHID_SHIFT", ROM_PERIPHID1_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID1_PERIPHID_VALUE", ROM_PERIPHID1_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID2_PERIPHID_MASK", ROM_PERIPHID2_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID2_PERIPHID_SHIFT", ROM_PERIPHID2_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID2_PERIPHID_VALUE", ROM_PERIPHID2_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID3_PERIPHID_MASK", ROM_PERIPHID3_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID3_PERIPHID_SHIFT", ROM_PERIPHID3_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID3_PERIPHID_VALUE", ROM_PERIPHID3_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_COMPID_COMPID_MASK", ROM_COMPID_COMPID_MASK, MASK(0,32)},
	{"ROM_COMPID_COMPID_SHIFT", ROM_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"ROM_COMPID_COMPID_VALUE", ROM_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"ROM_ENTRY_ENTRY_MASK", ROM_ENTRY_ENTRY_MASK, MASK(0,32)},
	{"ROM_ENTRY_ENTRY_SHIFT", ROM_ENTRY_ENTRY_SHIFT, SHIFT(0)},
	{"ROM_ENTRY_ENTRY_VALUE", ROM_ENTRY_ENTRY(1), SHIFT_VALUE(0)},
	{"ROM_TABLEMARK_MARK_MASK", ROM_TABLEMARK_MARK_MASK, MASK(0,32)},
	{"ROM_TABLEMARK_MARK_SHIFT", ROM_TABLEMARK_MARK_SHIFT, SHIFT(0)},
	{"ROM_TABLEMARK_MARK_VALUE", ROM_TABLEMARK_MARK(1), SHIFT_VALUE(0)},
	{"ROM_SYSACCESS_SYSACCESS_MASK", ROM_SYSACCESS_SYSACCESS_MASK, MASK(0,32)},
	{"ROM_SYSACCESS_SYSACCESS_SHIFT", ROM_SYSACCESS_SYSACCESS_SHIFT, SHIFT(0)},
	{"ROM_SYSACCESS_SYSACCESS_VALUE", ROM_SYSACCESS_SYSACCESS(1), SHIFT_VALUE(0)},
	{"AIPS_PACRA_AC7_MASK", AIPS_PACRA_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRA_AC7_SHIFT", AIPS_PACRA_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRA_AC7_VALUE", AIPS_PACRA_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRB_AC7_MASK", AIPS_PACRB_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRB_AC7_SHIFT", AIPS_PACRB_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRB_AC7_VALUE", AIPS_PACRB_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRE_AC7_MASK", AIPS_PACRE_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRE_AC7_SHIFT", AIPS_PACRE_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRE_AC7_VALUE", AIPS_PACRE_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRF_AC7_MASK", AIPS_PACRF_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRF_AC7_SHIFT", AIPS_PACRF_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRF_AC7_VALUE", AIPS_PACRF_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRG_AC7_MASK", AIPS_PACRG_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRG_AC7_SHIFT", AIPS_PACRG_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRG_AC7_VALUE", AIPS_PACRG_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRH_AC7_MASK", AIPS_PACRH_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRH_AC7_SHIFT", AIPS_PACRH_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRH_AC7_VALUE", AIPS_PACRH_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRI_AC7_MASK", AIPS_PACRI_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRI_AC7_SHIFT", AIPS_PACRI_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRI_AC7_VALUE", AIPS_PACRI_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRJ_AC7_MASK", AIPS_PACRJ_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRJ_AC7_SHIFT", AIPS_PACRJ_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRJ_AC7_VALUE", AIPS_PACRJ_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRK_AC7_MASK", AIPS_PACRK_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRK_AC7_SHIFT", AIPS_PACRK_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRK_AC7_VALUE", AIPS_PACRK_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRL_AC7_MASK", AIPS_PACRL_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRL_AC7_SHIFT", AIPS_PACRL_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRL_AC7_VALUE", AIPS_PACRL_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRM_AC7_MASK", AIPS_PACRM_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRM_AC7_SHIFT", AIPS_PACRM_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRM_AC7_VALUE", AIPS_PACRM_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRN_AC7_MASK", AIPS_PACRN_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRN_AC7_SHIFT", AIPS_PACRN_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRN_AC7_VALUE", AIPS_PACRN_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRO_AC7_MASK", AIPS_PACRO_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRO_AC7_SHIFT", AIPS_PACRO_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRO_AC7_VALUE", AIPS_PACRO_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRP_AC7_MASK", AIPS_PACRP_AC7_MASK, MASK(0,3)},
	{"AIPS_PACRP_AC7_SHIFT", AIPS_PACRP_AC7_SHIFT, SHIFT(0)},
	{"AIPS_PACRP_AC7_VALUE", AIPS_PACRP_AC7(1), SHIFT_VALUE(0)},
	{"AIPS_PACRA_RO7_MASK", AIPS_PACRA_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRA_RO7_SHIFT", AIPS_PACRA_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRB_RO7_MASK", AIPS_PACRB_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRB_RO7_SHIFT", AIPS_PACRB_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRE_RO7_MASK", AIPS_PACRE_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRE_RO7_SHIFT", AIPS_PACRE_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRF_RO7_MASK", AIPS_PACRF_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRF_RO7_SHIFT", AIPS_PACRF_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRG_RO7_MASK", AIPS_PACRG_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRG_RO7_SHIFT", AIPS_PACRG_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRH_RO7_MASK", AIPS_PACRH_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRH_RO7_SHIFT", AIPS_PACRH_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRI_RO7_MASK", AIPS_PACRI_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRI_RO7_SHIFT", AIPS_PACRI_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRJ_RO7_MASK", AIPS_PACRJ_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRJ_RO7_SHIFT", AIPS_PACRJ_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRK_RO7_MASK", AIPS_PACRK_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRK_RO7_SHIFT", AIPS_PACRK_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRL_RO7_MASK", AIPS_PACRL_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRL_RO7_SHIFT", AIPS_PACRL_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRM_RO7_MASK", AIPS_PACRM_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRM_RO7_SHIFT", AIPS_PACRM_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRN_RO7_MASK", AIPS_PACRN_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRN_RO7_SHIFT", AIPS_PACRN_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRO_RO7_MASK", AIPS_PACRO_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRO_RO7_SHIFT", AIPS_PACRO_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRP_RO7_MASK", AIPS_PACRP_RO7_MASK, MASK(3,1)},
	{"AIPS_PACRP_RO7_SHIFT", AIPS_PACRP_RO7_SHIFT, SHIFT(3)},
	{"AIPS_PACRA_AC6_MASK", AIPS_PACRA_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRA_AC6_SHIFT", AIPS_PACRA_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRA_AC6_VALUE", AIPS_PACRA_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRB_AC6_MASK", AIPS_PACRB_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRB_AC6_SHIFT", AIPS_PACRB_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRB_AC6_VALUE", AIPS_PACRB_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRE_AC6_MASK", AIPS_PACRE_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRE_AC6_SHIFT", AIPS_PACRE_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRE_AC6_VALUE", AIPS_PACRE_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRF_AC6_MASK", AIPS_PACRF_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRF_AC6_SHIFT", AIPS_PACRF_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRF_AC6_VALUE", AIPS_PACRF_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRG_AC6_MASK", AIPS_PACRG_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRG_AC6_SHIFT", AIPS_PACRG_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRG_AC6_VALUE", AIPS_PACRG_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRH_AC6_MASK", AIPS_PACRH_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRH_AC6_SHIFT", AIPS_PACRH_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRH_AC6_VALUE", AIPS_PACRH_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRI_AC6_MASK", AIPS_PACRI_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRI_AC6_SHIFT", AIPS_PACRI_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRI_AC6_VALUE", AIPS_PACRI_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRJ_AC6_MASK", AIPS_PACRJ_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRJ_AC6_SHIFT", AIPS_PACRJ_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRJ_AC6_VALUE", AIPS_PACRJ_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRK_AC6_MASK", AIPS_PACRK_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRK_AC6_SHIFT", AIPS_PACRK_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRK_AC6_VALUE", AIPS_PACRK_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRL_AC6_MASK", AIPS_PACRL_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRL_AC6_SHIFT", AIPS_PACRL_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRL_AC6_VALUE", AIPS_PACRL_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRM_AC6_MASK", AIPS_PACRM_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRM_AC6_SHIFT", AIPS_PACRM_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRM_AC6_VALUE", AIPS_PACRM_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRN_AC6_MASK", AIPS_PACRN_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRN_AC6_SHIFT", AIPS_PACRN_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRN_AC6_VALUE", AIPS_PACRN_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRO_AC6_MASK", AIPS_PACRO_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRO_AC6_SHIFT", AIPS_PACRO_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRO_AC6_VALUE", AIPS_PACRO_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRP_AC6_MASK", AIPS_PACRP_AC6_MASK, MASK(4,3)},
	{"AIPS_PACRP_AC6_SHIFT", AIPS_PACRP_AC6_SHIFT, SHIFT(4)},
	{"AIPS_PACRP_AC6_VALUE", AIPS_PACRP_AC6(1), SHIFT_VALUE(4)},
	{"AIPS_PACRA_RO6_MASK", AIPS_PACRA_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRA_RO6_SHIFT", AIPS_PACRA_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRB_RO6_MASK", AIPS_PACRB_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRB_RO6_SHIFT", AIPS_PACRB_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRE_RO6_MASK", AIPS_PACRE_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRE_RO6_SHIFT", AIPS_PACRE_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRF_RO6_MASK", AIPS_PACRF_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRF_RO6_SHIFT", AIPS_PACRF_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRG_RO6_MASK", AIPS_PACRG_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRG_RO6_SHIFT", AIPS_PACRG_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRH_RO6_MASK", AIPS_PACRH_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRH_RO6_SHIFT", AIPS_PACRH_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRI_RO6_MASK", AIPS_PACRI_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRI_RO6_SHIFT", AIPS_PACRI_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRJ_RO6_MASK", AIPS_PACRJ_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRJ_RO6_SHIFT", AIPS_PACRJ_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRK_RO6_MASK", AIPS_PACRK_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRK_RO6_SHIFT", AIPS_PACRK_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRL_RO6_MASK", AIPS_PACRL_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRL_RO6_SHIFT", AIPS_PACRL_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRM_RO6_MASK", AIPS_PACRM_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRM_RO6_SHIFT", AIPS_PACRM_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRN_RO6_MASK", AIPS_PACRN_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRN_RO6_SHIFT", AIPS_PACRN_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRO_RO6_MASK", AIPS_PACRO_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRO_RO6_SHIFT", AIPS_PACRO_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRP_RO6_MASK", AIPS_PACRP_RO6_MASK, MASK(7,1)},
	{"AIPS_PACRP_RO6_SHIFT", AIPS_PACRP_RO6_SHIFT, SHIFT(7)},
	{"AIPS_PACRA_AC5_MASK", AIPS_PACRA_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRA_AC5_SHIFT", AIPS_PACRA_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRA_AC5_VALUE", AIPS_PACRA_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRB_AC5_MASK", AIPS_PACRB_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRB_AC5_SHIFT", AIPS_PACRB_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRB_AC5_VALUE", AIPS_PACRB_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRE_AC5_MASK", AIPS_PACRE_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRE_AC5_SHIFT", AIPS_PACRE_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRE_AC5_VALUE", AIPS_PACRE_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRF_AC5_MASK", AIPS_PACRF_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRF_AC5_SHIFT", AIPS_PACRF_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRF_AC5_VALUE", AIPS_PACRF_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRG_AC5_MASK", AIPS_PACRG_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRG_AC5_SHIFT", AIPS_PACRG_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRG_AC5_VALUE", AIPS_PACRG_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRH_AC5_MASK", AIPS_PACRH_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRH_AC5_SHIFT", AIPS_PACRH_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRH_AC5_VALUE", AIPS_PACRH_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRI_AC5_MASK", AIPS_PACRI_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRI_AC5_SHIFT", AIPS_PACRI_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRI_AC5_VALUE", AIPS_PACRI_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRJ_AC5_MASK", AIPS_PACRJ_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRJ_AC5_SHIFT", AIPS_PACRJ_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRJ_AC5_VALUE", AIPS_PACRJ_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRK_AC5_MASK", AIPS_PACRK_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRK_AC5_SHIFT", AIPS_PACRK_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRK_AC5_VALUE", AIPS_PACRK_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRL_AC5_MASK", AIPS_PACRL_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRL_AC5_SHIFT", AIPS_PACRL_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRL_AC5_VALUE", AIPS_PACRL_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRM_AC5_MASK", AIPS_PACRM_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRM_AC5_SHIFT", AIPS_PACRM_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRM_AC5_VALUE", AIPS_PACRM_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRN_AC5_MASK", AIPS_PACRN_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRN_AC5_SHIFT", AIPS_PACRN_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRN_AC5_VALUE", AIPS_PACRN_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRO_AC5_MASK", AIPS_PACRO_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRO_AC5_SHIFT", AIPS_PACRO_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRO_AC5_VALUE", AIPS_PACRO_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRP_AC5_MASK", AIPS_PACRP_AC5_MASK, MASK(8,3)},
	{"AIPS_PACRP_AC5_SHIFT", AIPS_PACRP_AC5_SHIFT, SHIFT(8)},
	{"AIPS_PACRP_AC5_VALUE", AIPS_PACRP_AC5(1), SHIFT_VALUE(8)},
	{"AIPS_PACRA_RO5_MASK", AIPS_PACRA_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRA_RO5_SHIFT", AIPS_PACRA_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRB_RO5_MASK", AIPS_PACRB_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRB_RO5_SHIFT", AIPS_PACRB_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRE_RO5_MASK", AIPS_PACRE_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRE_RO5_SHIFT", AIPS_PACRE_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRF_RO5_MASK", AIPS_PACRF_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRF_RO5_SHIFT", AIPS_PACRF_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRG_RO5_MASK", AIPS_PACRG_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRG_RO5_SHIFT", AIPS_PACRG_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRH_RO5_MASK", AIPS_PACRH_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRH_RO5_SHIFT", AIPS_PACRH_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRI_RO5_MASK", AIPS_PACRI_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRI_RO5_SHIFT", AIPS_PACRI_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRJ_RO5_MASK", AIPS_PACRJ_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRJ_RO5_SHIFT", AIPS_PACRJ_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRK_RO5_MASK", AIPS_PACRK_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRK_RO5_SHIFT", AIPS_PACRK_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRL_RO5_MASK", AIPS_PACRL_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRL_RO5_SHIFT", AIPS_PACRL_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRM_RO5_MASK", AIPS_PACRM_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRM_RO5_SHIFT", AIPS_PACRM_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRN_RO5_MASK", AIPS_PACRN_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRN_RO5_SHIFT", AIPS_PACRN_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRO_RO5_MASK", AIPS_PACRO_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRO_RO5_SHIFT", AIPS_PACRO_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRP_RO5_MASK", AIPS_PACRP_RO5_MASK, MASK(11,1)},
	{"AIPS_PACRP_RO5_SHIFT", AIPS_PACRP_RO5_SHIFT, SHIFT(11)},
	{"AIPS_PACRA_AC4_MASK", AIPS_PACRA_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRA_AC4_SHIFT", AIPS_PACRA_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRA_AC4_VALUE", AIPS_PACRA_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRB_AC4_MASK", AIPS_PACRB_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRB_AC4_SHIFT", AIPS_PACRB_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRB_AC4_VALUE", AIPS_PACRB_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRE_AC4_MASK", AIPS_PACRE_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRE_AC4_SHIFT", AIPS_PACRE_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRE_AC4_VALUE", AIPS_PACRE_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRF_AC4_MASK", AIPS_PACRF_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRF_AC4_SHIFT", AIPS_PACRF_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRF_AC4_VALUE", AIPS_PACRF_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRG_AC4_MASK", AIPS_PACRG_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRG_AC4_SHIFT", AIPS_PACRG_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRG_AC4_VALUE", AIPS_PACRG_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRH_AC4_MASK", AIPS_PACRH_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRH_AC4_SHIFT", AIPS_PACRH_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRH_AC4_VALUE", AIPS_PACRH_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRI_AC4_MASK", AIPS_PACRI_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRI_AC4_SHIFT", AIPS_PACRI_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRI_AC4_VALUE", AIPS_PACRI_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRJ_AC4_MASK", AIPS_PACRJ_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRJ_AC4_SHIFT", AIPS_PACRJ_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRJ_AC4_VALUE", AIPS_PACRJ_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRK_AC4_MASK", AIPS_PACRK_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRK_AC4_SHIFT", AIPS_PACRK_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRK_AC4_VALUE", AIPS_PACRK_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRL_AC4_MASK", AIPS_PACRL_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRL_AC4_SHIFT", AIPS_PACRL_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRL_AC4_VALUE", AIPS_PACRL_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRM_AC4_MASK", AIPS_PACRM_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRM_AC4_SHIFT", AIPS_PACRM_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRM_AC4_VALUE", AIPS_PACRM_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRN_AC4_MASK", AIPS_PACRN_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRN_AC4_SHIFT", AIPS_PACRN_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRN_AC4_VALUE", AIPS_PACRN_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRO_AC4_MASK", AIPS_PACRO_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRO_AC4_SHIFT", AIPS_PACRO_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRO_AC4_VALUE", AIPS_PACRO_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRP_AC4_MASK", AIPS_PACRP_AC4_MASK, MASK(12,3)},
	{"AIPS_PACRP_AC4_SHIFT", AIPS_PACRP_AC4_SHIFT, SHIFT(12)},
	{"AIPS_PACRP_AC4_VALUE", AIPS_PACRP_AC4(1), SHIFT_VALUE(12)},
	{"AIPS_PACRA_RO4_MASK", AIPS_PACRA_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRA_RO4_SHIFT", AIPS_PACRA_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRB_RO4_MASK", AIPS_PACRB_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRB_RO4_SHIFT", AIPS_PACRB_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRE_RO4_MASK", AIPS_PACRE_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRE_RO4_SHIFT", AIPS_PACRE_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRF_RO4_MASK", AIPS_PACRF_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRF_RO4_SHIFT", AIPS_PACRF_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRG_RO4_MASK", AIPS_PACRG_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRG_RO4_SHIFT", AIPS_PACRG_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRH_RO4_MASK", AIPS_PACRH_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRH_RO4_SHIFT", AIPS_PACRH_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRI_RO4_MASK", AIPS_PACRI_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRI_RO4_SHIFT", AIPS_PACRI_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRJ_RO4_MASK", AIPS_PACRJ_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRJ_RO4_SHIFT", AIPS_PACRJ_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRK_RO4_MASK", AIPS_PACRK_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRK_RO4_SHIFT", AIPS_PACRK_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRL_RO4_MASK", AIPS_PACRL_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRL_RO4_SHIFT", AIPS_PACRL_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRM_RO4_MASK", AIPS_PACRM_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRM_RO4_SHIFT", AIPS_PACRM_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRN_RO4_MASK", AIPS_PACRN_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRN_RO4_SHIFT", AIPS_PACRN_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRO_RO4_MASK", AIPS_PACRO_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRO_RO4_SHIFT", AIPS_PACRO_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRP_RO4_MASK", AIPS_PACRP_RO4_MASK, MASK(15,1)},
	{"AIPS_PACRP_RO4_SHIFT", AIPS_PACRP_RO4_SHIFT, SHIFT(15)},
	{"AIPS_PACRA_AC3_MASK", AIPS_PACRA_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRA_AC3_SHIFT", AIPS_PACRA_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRA_AC3_VALUE", AIPS_PACRA_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRB_AC3_MASK", AIPS_PACRB_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRB_AC3_SHIFT", AIPS_PACRB_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRB_AC3_VALUE", AIPS_PACRB_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRE_AC3_MASK", AIPS_PACRE_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRE_AC3_SHIFT", AIPS_PACRE_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRE_AC3_VALUE", AIPS_PACRE_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRF_AC3_MASK", AIPS_PACRF_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRF_AC3_SHIFT", AIPS_PACRF_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRF_AC3_VALUE", AIPS_PACRF_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRG_AC3_MASK", AIPS_PACRG_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRG_AC3_SHIFT", AIPS_PACRG_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRG_AC3_VALUE", AIPS_PACRG_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRH_AC3_MASK", AIPS_PACRH_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRH_AC3_SHIFT", AIPS_PACRH_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRH_AC3_VALUE", AIPS_PACRH_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRI_AC3_MASK", AIPS_PACRI_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRI_AC3_SHIFT", AIPS_PACRI_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRI_AC3_VALUE", AIPS_PACRI_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRJ_AC3_MASK", AIPS_PACRJ_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRJ_AC3_SHIFT", AIPS_PACRJ_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRJ_AC3_VALUE", AIPS_PACRJ_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRK_AC3_MASK", AIPS_PACRK_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRK_AC3_SHIFT", AIPS_PACRK_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRK_AC3_VALUE", AIPS_PACRK_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRL_AC3_MASK", AIPS_PACRL_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRL_AC3_SHIFT", AIPS_PACRL_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRL_AC3_VALUE", AIPS_PACRL_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRM_AC3_MASK", AIPS_PACRM_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRM_AC3_SHIFT", AIPS_PACRM_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRM_AC3_VALUE", AIPS_PACRM_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRN_AC3_MASK", AIPS_PACRN_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRN_AC3_SHIFT", AIPS_PACRN_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRN_AC3_VALUE", AIPS_PACRN_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRO_AC3_MASK", AIPS_PACRO_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRO_AC3_SHIFT", AIPS_PACRO_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRO_AC3_VALUE", AIPS_PACRO_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRP_AC3_MASK", AIPS_PACRP_AC3_MASK, MASK(16,3)},
	{"AIPS_PACRP_AC3_SHIFT", AIPS_PACRP_AC3_SHIFT, SHIFT(16)},
	{"AIPS_PACRP_AC3_VALUE", AIPS_PACRP_AC3(1), SHIFT_VALUE(16)},
	{"AIPS_PACRA_RO3_MASK", AIPS_PACRA_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRA_RO3_SHIFT", AIPS_PACRA_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRB_RO3_MASK", AIPS_PACRB_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRB_RO3_SHIFT", AIPS_PACRB_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRE_RO3_MASK", AIPS_PACRE_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRE_RO3_SHIFT", AIPS_PACRE_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRF_RO3_MASK", AIPS_PACRF_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRF_RO3_SHIFT", AIPS_PACRF_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRG_RO3_MASK", AIPS_PACRG_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRG_RO3_SHIFT", AIPS_PACRG_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRH_RO3_MASK", AIPS_PACRH_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRH_RO3_SHIFT", AIPS_PACRH_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRI_RO3_MASK", AIPS_PACRI_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRI_RO3_SHIFT", AIPS_PACRI_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRJ_RO3_MASK", AIPS_PACRJ_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRJ_RO3_SHIFT", AIPS_PACRJ_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRK_RO3_MASK", AIPS_PACRK_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRK_RO3_SHIFT", AIPS_PACRK_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRL_RO3_MASK", AIPS_PACRL_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRL_RO3_SHIFT", AIPS_PACRL_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRM_RO3_MASK", AIPS_PACRM_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRM_RO3_SHIFT", AIPS_PACRM_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRN_RO3_MASK", AIPS_PACRN_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRN_RO3_SHIFT", AIPS_PACRN_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRO_RO3_MASK", AIPS_PACRO_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRO_RO3_SHIFT", AIPS_PACRO_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRP_RO3_MASK", AIPS_PACRP_RO3_MASK, MASK(19,1)},
	{"AIPS_PACRP_RO3_SHIFT", AIPS_PACRP_RO3_SHIFT, SHIFT(19)},
	{"AIPS_PACRA_AC2_MASK", AIPS_PACRA_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRA_AC2_SHIFT", AIPS_PACRA_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRA_AC2_VALUE", AIPS_PACRA_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRB_AC2_MASK", AIPS_PACRB_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRB_AC2_SHIFT", AIPS_PACRB_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRB_AC2_VALUE", AIPS_PACRB_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRE_AC2_MASK", AIPS_PACRE_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRE_AC2_SHIFT", AIPS_PACRE_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRE_AC2_VALUE", AIPS_PACRE_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRF_AC2_MASK", AIPS_PACRF_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRF_AC2_SHIFT", AIPS_PACRF_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRF_AC2_VALUE", AIPS_PACRF_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRG_AC2_MASK", AIPS_PACRG_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRG_AC2_SHIFT", AIPS_PACRG_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRG_AC2_VALUE", AIPS_PACRG_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRH_AC2_MASK", AIPS_PACRH_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRH_AC2_SHIFT", AIPS_PACRH_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRH_AC2_VALUE", AIPS_PACRH_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRI_AC2_MASK", AIPS_PACRI_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRI_AC2_SHIFT", AIPS_PACRI_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRI_AC2_VALUE", AIPS_PACRI_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRJ_AC2_MASK", AIPS_PACRJ_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRJ_AC2_SHIFT", AIPS_PACRJ_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRJ_AC2_VALUE", AIPS_PACRJ_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRK_AC2_MASK", AIPS_PACRK_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRK_AC2_SHIFT", AIPS_PACRK_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRK_AC2_VALUE", AIPS_PACRK_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRL_AC2_MASK", AIPS_PACRL_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRL_AC2_SHIFT", AIPS_PACRL_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRL_AC2_VALUE", AIPS_PACRL_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRM_AC2_MASK", AIPS_PACRM_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRM_AC2_SHIFT", AIPS_PACRM_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRM_AC2_VALUE", AIPS_PACRM_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRN_AC2_MASK", AIPS_PACRN_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRN_AC2_SHIFT", AIPS_PACRN_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRN_AC2_VALUE", AIPS_PACRN_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRO_AC2_MASK", AIPS_PACRO_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRO_AC2_SHIFT", AIPS_PACRO_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRO_AC2_VALUE", AIPS_PACRO_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRP_AC2_MASK", AIPS_PACRP_AC2_MASK, MASK(20,3)},
	{"AIPS_PACRP_AC2_SHIFT", AIPS_PACRP_AC2_SHIFT, SHIFT(20)},
	{"AIPS_PACRP_AC2_VALUE", AIPS_PACRP_AC2(1), SHIFT_VALUE(20)},
	{"AIPS_PACRA_RO2_MASK", AIPS_PACRA_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRA_RO2_SHIFT", AIPS_PACRA_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRB_RO2_MASK", AIPS_PACRB_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRB_RO2_SHIFT", AIPS_PACRB_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRE_RO2_MASK", AIPS_PACRE_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRE_RO2_SHIFT", AIPS_PACRE_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRF_RO2_MASK", AIPS_PACRF_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRF_RO2_SHIFT", AIPS_PACRF_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRG_RO2_MASK", AIPS_PACRG_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRG_RO2_SHIFT", AIPS_PACRG_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRH_RO2_MASK", AIPS_PACRH_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRH_RO2_SHIFT", AIPS_PACRH_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRI_RO2_MASK", AIPS_PACRI_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRI_RO2_SHIFT", AIPS_PACRI_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRJ_RO2_MASK", AIPS_PACRJ_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRJ_RO2_SHIFT", AIPS_PACRJ_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRK_RO2_MASK", AIPS_PACRK_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRK_RO2_SHIFT", AIPS_PACRK_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRL_RO2_MASK", AIPS_PACRL_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRL_RO2_SHIFT", AIPS_PACRL_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRM_RO2_MASK", AIPS_PACRM_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRM_RO2_SHIFT", AIPS_PACRM_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRN_RO2_MASK", AIPS_PACRN_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRN_RO2_SHIFT", AIPS_PACRN_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRO_RO2_MASK", AIPS_PACRO_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRO_RO2_SHIFT", AIPS_PACRO_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRP_RO2_MASK", AIPS_PACRP_RO2_MASK, MASK(23,1)},
	{"AIPS_PACRP_RO2_SHIFT", AIPS_PACRP_RO2_SHIFT, SHIFT(23)},
	{"AIPS_PACRA_AC1_MASK", AIPS_PACRA_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRA_AC1_SHIFT", AIPS_PACRA_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRA_AC1_VALUE", AIPS_PACRA_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRB_AC1_MASK", AIPS_PACRB_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRB_AC1_SHIFT", AIPS_PACRB_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRB_AC1_VALUE", AIPS_PACRB_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRE_AC1_MASK", AIPS_PACRE_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRE_AC1_SHIFT", AIPS_PACRE_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRE_AC1_VALUE", AIPS_PACRE_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRF_AC1_MASK", AIPS_PACRF_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRF_AC1_SHIFT", AIPS_PACRF_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRF_AC1_VALUE", AIPS_PACRF_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRG_AC1_MASK", AIPS_PACRG_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRG_AC1_SHIFT", AIPS_PACRG_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRG_AC1_VALUE", AIPS_PACRG_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRH_AC1_MASK", AIPS_PACRH_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRH_AC1_SHIFT", AIPS_PACRH_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRH_AC1_VALUE", AIPS_PACRH_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRI_AC1_MASK", AIPS_PACRI_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRI_AC1_SHIFT", AIPS_PACRI_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRI_AC1_VALUE", AIPS_PACRI_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRJ_AC1_MASK", AIPS_PACRJ_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRJ_AC1_SHIFT", AIPS_PACRJ_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRJ_AC1_VALUE", AIPS_PACRJ_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRK_AC1_MASK", AIPS_PACRK_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRK_AC1_SHIFT", AIPS_PACRK_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRK_AC1_VALUE", AIPS_PACRK_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRL_AC1_MASK", AIPS_PACRL_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRL_AC1_SHIFT", AIPS_PACRL_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRL_AC1_VALUE", AIPS_PACRL_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRM_AC1_MASK", AIPS_PACRM_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRM_AC1_SHIFT", AIPS_PACRM_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRM_AC1_VALUE", AIPS_PACRM_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRN_AC1_MASK", AIPS_PACRN_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRN_AC1_SHIFT", AIPS_PACRN_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRN_AC1_VALUE", AIPS_PACRN_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRO_AC1_MASK", AIPS_PACRO_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRO_AC1_SHIFT", AIPS_PACRO_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRO_AC1_VALUE", AIPS_PACRO_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRP_AC1_MASK", AIPS_PACRP_AC1_MASK, MASK(24,3)},
	{"AIPS_PACRP_AC1_SHIFT", AIPS_PACRP_AC1_SHIFT, SHIFT(24)},
	{"AIPS_PACRP_AC1_VALUE", AIPS_PACRP_AC1(1), SHIFT_VALUE(24)},
	{"AIPS_PACRA_RO1_MASK", AIPS_PACRA_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRA_RO1_SHIFT", AIPS_PACRA_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRB_RO1_MASK", AIPS_PACRB_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRB_RO1_SHIFT", AIPS_PACRB_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRE_RO1_MASK", AIPS_PACRE_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRE_RO1_SHIFT", AIPS_PACRE_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRF_RO1_MASK", AIPS_PACRF_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRF_RO1_SHIFT", AIPS_PACRF_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRG_RO1_MASK", AIPS_PACRG_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRG_RO1_SHIFT", AIPS_PACRG_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRH_RO1_MASK", AIPS_PACRH_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRH_RO1_SHIFT", AIPS_PACRH_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRI_RO1_MASK", AIPS_PACRI_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRI_RO1_SHIFT", AIPS_PACRI_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRJ_RO1_MASK", AIPS_PACRJ_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRJ_RO1_SHIFT", AIPS_PACRJ_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRK_RO1_MASK", AIPS_PACRK_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRK_RO1_SHIFT", AIPS_PACRK_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRL_RO1_MASK", AIPS_PACRL_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRL_RO1_SHIFT", AIPS_PACRL_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRM_RO1_MASK", AIPS_PACRM_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRM_RO1_SHIFT", AIPS_PACRM_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRN_RO1_MASK", AIPS_PACRN_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRN_RO1_SHIFT", AIPS_PACRN_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRO_RO1_MASK", AIPS_PACRO_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRO_RO1_SHIFT", AIPS_PACRO_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRP_RO1_MASK", AIPS_PACRP_RO1_MASK, MASK(27,1)},
	{"AIPS_PACRP_RO1_SHIFT", AIPS_PACRP_RO1_SHIFT, SHIFT(27)},
	{"AIPS_PACRA_AC0_MASK", AIPS_PACRA_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRA_AC0_SHIFT", AIPS_PACRA_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRA_AC0_VALUE", AIPS_PACRA_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRB_AC0_MASK", AIPS_PACRB_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRB_AC0_SHIFT", AIPS_PACRB_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRB_AC0_VALUE", AIPS_PACRB_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRE_AC0_MASK", AIPS_PACRE_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRE_AC0_SHIFT", AIPS_PACRE_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRE_AC0_VALUE", AIPS_PACRE_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRF_AC0_MASK", AIPS_PACRF_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRF_AC0_SHIFT", AIPS_PACRF_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRF_AC0_VALUE", AIPS_PACRF_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRG_AC0_MASK", AIPS_PACRG_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRG_AC0_SHIFT", AIPS_PACRG_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRG_AC0_VALUE", AIPS_PACRG_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRH_AC0_MASK", AIPS_PACRH_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRH_AC0_SHIFT", AIPS_PACRH_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRH_AC0_VALUE", AIPS_PACRH_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRI_AC0_MASK", AIPS_PACRI_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRI_AC0_SHIFT", AIPS_PACRI_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRI_AC0_VALUE", AIPS_PACRI_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRJ_AC0_MASK", AIPS_PACRJ_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRJ_AC0_SHIFT", AIPS_PACRJ_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRJ_AC0_VALUE", AIPS_PACRJ_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRK_AC0_MASK", AIPS_PACRK_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRK_AC0_SHIFT", AIPS_PACRK_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRK_AC0_VALUE", AIPS_PACRK_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRL_AC0_MASK", AIPS_PACRL_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRL_AC0_SHIFT", AIPS_PACRL_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRL_AC0_VALUE", AIPS_PACRL_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRM_AC0_MASK", AIPS_PACRM_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRM_AC0_SHIFT", AIPS_PACRM_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRM_AC0_VALUE", AIPS_PACRM_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRN_AC0_MASK", AIPS_PACRN_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRN_AC0_SHIFT", AIPS_PACRN_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRN_AC0_VALUE", AIPS_PACRN_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRO_AC0_MASK", AIPS_PACRO_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRO_AC0_SHIFT", AIPS_PACRO_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRO_AC0_VALUE", AIPS_PACRO_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRP_AC0_MASK", AIPS_PACRP_AC0_MASK, MASK(28,3)},
	{"AIPS_PACRP_AC0_SHIFT", AIPS_PACRP_AC0_SHIFT, SHIFT(28)},
	{"AIPS_PACRP_AC0_VALUE", AIPS_PACRP_AC0(1), SHIFT_VALUE(28)},
	{"AIPS_PACRA_RO0_MASK", AIPS_PACRA_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRA_RO0_SHIFT", AIPS_PACRA_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRB_RO0_MASK", AIPS_PACRB_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRB_RO0_SHIFT", AIPS_PACRB_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRE_RO0_MASK", AIPS_PACRE_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRE_RO0_SHIFT", AIPS_PACRE_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRF_RO0_MASK", AIPS_PACRF_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRF_RO0_SHIFT", AIPS_PACRF_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRG_RO0_MASK", AIPS_PACRG_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRG_RO0_SHIFT", AIPS_PACRG_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRH_RO0_MASK", AIPS_PACRH_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRH_RO0_SHIFT", AIPS_PACRH_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRI_RO0_MASK", AIPS_PACRI_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRI_RO0_SHIFT", AIPS_PACRI_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRJ_RO0_MASK", AIPS_PACRJ_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRJ_RO0_SHIFT", AIPS_PACRJ_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRK_RO0_MASK", AIPS_PACRK_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRK_RO0_SHIFT", AIPS_PACRK_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRL_RO0_MASK", AIPS_PACRL_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRL_RO0_SHIFT", AIPS_PACRL_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRM_RO0_MASK", AIPS_PACRM_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRM_RO0_SHIFT", AIPS_PACRM_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRN_RO0_MASK", AIPS_PACRN_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRN_RO0_SHIFT", AIPS_PACRN_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRO_RO0_MASK", AIPS_PACRO_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRO_RO0_SHIFT", AIPS_PACRO_RO0_SHIFT, SHIFT(31)},
	{"AIPS_PACRP_RO0_MASK", AIPS_PACRP_RO0_MASK, MASK(31,1)},
	{"AIPS_PACRP_RO0_SHIFT", AIPS_PACRP_RO0_SHIFT, SHIFT(31)},
	{"MPU_CESR_VLD_MASK", MPU_CESR_VLD_MASK, MASK(0,1)},
	{"MPU_CESR_VLD_SHIFT", MPU_CESR_VLD_SHIFT, SHIFT(0)},
	{"MPU_WORD_VLD_MASK", MPU_WORD_VLD_MASK, MASK(0,1)},
	{"MPU_WORD_VLD_SHIFT", MPU_WORD_VLD_SHIFT, SHIFT(0)},
	{"MPU_CESR_NRGD_MASK", MPU_CESR_NRGD_MASK, MASK(8,4)},
	{"MPU_CESR_NRGD_SHIFT", MPU_CESR_NRGD_SHIFT, SHIFT(8)},
	{"MPU_CESR_NRGD_VALUE", MPU_CESR_NRGD(1), SHIFT_VALUE(8)},
	{"MPU_CESR_NSP_MASK", MPU_CESR_NSP_MASK, MASK(12,4)},
	{"MPU_CESR_NSP_SHIFT", MPU_CESR_NSP_SHIFT, SHIFT(12)},
	{"MPU_CESR_NSP_VALUE", MPU_CESR_NSP(1), SHIFT_VALUE(12)},
	{"MPU_CESR_HRL_MASK", MPU_CESR_HRL_MASK, MASK(16,4)},
	{"MPU_CESR_HRL_SHIFT", MPU_CESR_HRL_SHIFT, SHIFT(16)},
	{"MPU_CESR_HRL_VALUE", MPU_CESR_HRL(1), SHIFT_VALUE(16)},
	{"MPU_CESR_SPERR_MASK", MPU_CESR_SPERR_MASK, MASK(30,2)},
	{"MPU_CESR_SPERR_SHIFT", MPU_CESR_SPERR_SHIFT, SHIFT(30)},
	{"MPU_CESR_SPERR_VALUE", MPU_CESR_SPERR(1), SHIFT_VALUE(30)},
	{"MPU_EAR_EADDR_MASK", MPU_EAR_EADDR_MASK, MASK(0,32)},
	{"MPU_EAR_EADDR_SHIFT", MPU_EAR_EADDR_SHIFT, SHIFT(0)},
	{"MPU_EAR_EADDR_VALUE", MPU_EAR_EADDR(1), SHIFT_VALUE(0)},
	{"MPU_EDR_ERW_MASK", MPU_EDR_ERW_MASK, MASK(0,1)},
	{"MPU_EDR_ERW_SHIFT", MPU_EDR_ERW_SHIFT, SHIFT(0)},
	{"MPU_EDR_EATTR_MASK", MPU_EDR_EATTR_MASK, MASK(1,3)},
	{"MPU_EDR_EATTR_SHIFT", MPU_EDR_EATTR_SHIFT, SHIFT(1)},
	{"MPU_EDR_EATTR_VALUE", MPU_EDR_EATTR(1), SHIFT_VALUE(1)},
	{"MPU_EDR_EMN_MASK", MPU_EDR_EMN_MASK, MASK(4,4)},
	{"MPU_EDR_EMN_SHIFT", MPU_EDR_EMN_SHIFT, SHIFT(4)},
	{"MPU_EDR_EMN_VALUE", MPU_EDR_EMN(1), SHIFT_VALUE(4)},
	{"MPU_EDR_EPID_MASK", MPU_EDR_EPID_MASK, MASK(8,8)},
	{"MPU_EDR_EPID_SHIFT", MPU_EDR_EPID_SHIFT, SHIFT(8)},
	{"MPU_EDR_EPID_VALUE", MPU_EDR_EPID(1), SHIFT_VALUE(8)},
	{"MPU_EDR_EACD_MASK", MPU_EDR_EACD_MASK, MASK(16,16)},
	{"MPU_EDR_EACD_SHIFT", MPU_EDR_EACD_SHIFT, SHIFT(16)},
	{"MPU_EDR_EACD_VALUE", MPU_EDR_EACD(1), SHIFT_VALUE(16)},
	{"MPU_WORD_SRTADDR_MASK", MPU_WORD_SRTADDR_MASK, MASK(5,27)},
	{"MPU_WORD_SRTADDR_SHIFT", MPU_WORD_SRTADDR_SHIFT, SHIFT(5)},
	{"MPU_WORD_SRTADDR_VALUE", MPU_WORD_SRTADDR(1), SHIFT_VALUE(5)},
	{"MPU_WORD_ENDADDR_MASK", MPU_WORD_ENDADDR_MASK, MASK(5,27)},
	{"MPU_WORD_ENDADDR_SHIFT", MPU_WORD_ENDADDR_SHIFT, SHIFT(5)},
	{"MPU_WORD_ENDADDR_VALUE", MPU_WORD_ENDADDR(1), SHIFT_VALUE(5)},
	{"MPU_WORD_M0UM_MASK", MPU_WORD_M0UM_MASK, MASK(0,3)},
	{"MPU_WORD_M0UM_SHIFT", MPU_WORD_M0UM_SHIFT, SHIFT(0)},
	{"MPU_WORD_M0UM_VALUE", MPU_WORD_M0UM(1), SHIFT_VALUE(0)},
	{"MPU_RGDAAC_M0UM_MASK", MPU_RGDAAC_M0UM_MASK, MASK(0,3)},
	{"MPU_RGDAAC_M0UM_SHIFT", MPU_RGDAAC_M0UM_SHIFT, SHIFT(0)},
	{"MPU_RGDAAC_M0UM_VALUE", MPU_RGDAAC_M0UM(1), SHIFT_VALUE(0)},
	{"MPU_WORD_M0SM_MASK", MPU_WORD_M0SM_MASK, MASK(3,2)},
	{"MPU_WORD_M0SM_SHIFT", MPU_WORD_M0SM_SHIFT, SHIFT(3)},
	{"MPU_WORD_M0SM_VALUE", MPU_WORD_M0SM(1), SHIFT_VALUE(3)},
	{"MPU_RGDAAC_M0SM_MASK", MPU_RGDAAC_M0SM_MASK, MASK(3,2)},
	{"MPU_RGDAAC_M0SM_SHIFT", MPU_RGDAAC_M0SM_SHIFT, SHIFT(3)},
	{"MPU_RGDAAC_M0SM_VALUE", MPU_RGDAAC_M0SM(1), SHIFT_VALUE(3)},
	{"MPU_WORD_M0PE_MASK", MPU_WORD_M0PE_MASK, MASK(5,1)},
	{"MPU_WORD_M0PE_SHIFT", MPU_WORD_M0PE_SHIFT, SHIFT(5)},
	{"MPU_RGDAAC_M0PE_MASK", MPU_RGDAAC_M0PE_MASK, MASK(5,1)},
	{"MPU_RGDAAC_M0PE_SHIFT", MPU_RGDAAC_M0PE_SHIFT, SHIFT(5)},
	{"MPU_WORD_M1UM_MASK", MPU_WORD_M1UM_MASK, MASK(6,3)},
	{"MPU_WORD_M1UM_SHIFT", MPU_WORD_M1UM_SHIFT, SHIFT(6)},
	{"MPU_WORD_M1UM_VALUE", MPU_WORD_M1UM(1), SHIFT_VALUE(6)},
	{"MPU_RGDAAC_M1UM_MASK", MPU_RGDAAC_M1UM_MASK, MASK(6,3)},
	{"MPU_RGDAAC_M1UM_SHIFT", MPU_RGDAAC_M1UM_SHIFT, SHIFT(6)},
	{"MPU_RGDAAC_M1UM_VALUE", MPU_RGDAAC_M1UM(1), SHIFT_VALUE(6)},
	{"MPU_WORD_M1SM_MASK", MPU_WORD_M1SM_MASK, MASK(9,2)},
	{"MPU_WORD_M1SM_SHIFT", MPU_WORD_M1SM_SHIFT, SHIFT(9)},
	{"MPU_WORD_M1SM_VALUE", MPU_WORD_M1SM(1), SHIFT_VALUE(9)},
	{"MPU_RGDAAC_M1SM_MASK", MPU_RGDAAC_M1SM_MASK, MASK(9,2)},
	{"MPU_RGDAAC_M1SM_SHIFT", MPU_RGDAAC_M1SM_SHIFT, SHIFT(9)},
	{"MPU_RGDAAC_M1SM_VALUE", MPU_RGDAAC_M1SM(1), SHIFT_VALUE(9)},
	{"MPU_WORD_M1PE_MASK", MPU_WORD_M1PE_MASK, MASK(11,1)},
	{"MPU_WORD_M1PE_SHIFT", MPU_WORD_M1PE_SHIFT, SHIFT(11)},
	{"MPU_RGDAAC_M1PE_MASK", MPU_RGDAAC_M1PE_MASK, MASK(11,1)},
	{"MPU_RGDAAC_M1PE_SHIFT", MPU_RGDAAC_M1PE_SHIFT, SHIFT(11)},
	{"MPU_WORD_M2UM_MASK", MPU_WORD_M2UM_MASK, MASK(12,3)},
	{"MPU_WORD_M2UM_SHIFT", MPU_WORD_M2UM_SHIFT, SHIFT(12)},
	{"MPU_WORD_M2UM_VALUE", MPU_WORD_M2UM(1), SHIFT_VALUE(12)},
	{"MPU_RGDAAC_M2UM_MASK", MPU_RGDAAC_M2UM_MASK, MASK(12,3)},
	{"MPU_RGDAAC_M2UM_SHIFT", MPU_RGDAAC_M2UM_SHIFT, SHIFT(12)},
	{"MPU_RGDAAC_M2UM_VALUE", MPU_RGDAAC_M2UM(1), SHIFT_VALUE(12)},
	{"MPU_WORD_M2SM_MASK", MPU_WORD_M2SM_MASK, MASK(15,2)},
	{"MPU_WORD_M2SM_SHIFT", MPU_WORD_M2SM_SHIFT, SHIFT(15)},
	{"MPU_WORD_M2SM_VALUE", MPU_WORD_M2SM(1), SHIFT_VALUE(15)},
	{"MPU_RGDAAC_M2SM_MASK", MPU_RGDAAC_M2SM_MASK, MASK(15,2)},
	{"MPU_RGDAAC_M2SM_SHIFT", MPU_RGDAAC_M2SM_SHIFT, SHIFT(15)},
	{"MPU_RGDAAC_M2SM_VALUE", MPU_RGDAAC_M2SM(1), SHIFT_VALUE(15)},
	{"MPU_WORD_M2PE_MASK", MPU_WORD_M2PE_MASK, MASK(17,1)},
	{"MPU_WORD_M2PE_SHIFT", MPU_WORD_M2PE_SHIFT, SHIFT(17)},
	{"MPU_RGDAAC_M2PE_MASK", MPU_RGDAAC_M2PE_MASK, MASK(17,1)},
	{"MPU_RGDAAC_M2PE_SHIFT", MPU_RGDAAC_M2PE_SHIFT, SHIFT(17)},
	{"MPU_WORD_M3UM_MASK", MPU_WORD_M3UM_MASK, MASK(18,3)},
	{"MPU_WORD_M3UM_SHIFT", MPU_WORD_M3UM_SHIFT, SHIFT(18)},
	{"MPU_WORD_M3UM_VALUE", MPU_WORD_M3UM(1), SHIFT_VALUE(18)},
	{"MPU_RGDAAC_M3UM_MASK", MPU_RGDAAC_M3UM_MASK, MASK(18,3)},
	{"MPU_RGDAAC_M3UM_SHIFT", MPU_RGDAAC_M3UM_SHIFT, SHIFT(18)},
	{"MPU_RGDAAC_M3UM_VALUE", MPU_RGDAAC_M3UM(1), SHIFT_VALUE(18)},
	{"MPU_WORD_M3SM_MASK", MPU_WORD_M3SM_MASK, MASK(21,2)},
	{"MPU_WORD_M3SM_SHIFT", MPU_WORD_M3SM_SHIFT, SHIFT(21)},
	{"MPU_WORD_M3SM_VALUE", MPU_WORD_M3SM(1), SHIFT_VALUE(21)},
	{"MPU_RGDAAC_M3SM_MASK", MPU_RGDAAC_M3SM_MASK, MASK(21,2)},
	{"MPU_RGDAAC_M3SM_SHIFT", MPU_RGDAAC_M3SM_SHIFT, SHIFT(21)},
	{"MPU_RGDAAC_M3SM_VALUE", MPU_RGDAAC_M3SM(1), SHIFT_VALUE(21)},
	{"MPU_WORD_M3PE_MASK", MPU_WORD_M3PE_MASK, MASK(23,1)},
	{"MPU_WORD_M3PE_SHIFT", MPU_WORD_M3PE_SHIFT, SHIFT(23)},
	{"MPU_RGDAAC_M3PE_MASK", MPU_RGDAAC_M3PE_MASK, MASK(23,1)},
	{"MPU_RGDAAC_M3PE_SHIFT", MPU_RGDAAC_M3PE_SHIFT, SHIFT(23)},
	{"MPU_WORD_M4WE_MASK", MPU_WORD_M4WE_MASK, MASK(24,1)},
	{"MPU_WORD_M4WE_SHIFT", MPU_WORD_M4WE_SHIFT, SHIFT(24)},
	{"MPU_RGDAAC_M4WE_MASK", MPU_RGDAAC_M4WE_MASK, MASK(24,1)},
	{"MPU_RGDAAC_M4WE_SHIFT", MPU_RGDAAC_M4WE_SHIFT, SHIFT(24)},
	{"MPU_WORD_M4RE_MASK", MPU_WORD_M4RE_MASK, MASK(25,1)},
	{"MPU_WORD_M4RE_SHIFT", MPU_WORD_M4RE_SHIFT, SHIFT(25)},
	{"MPU_RGDAAC_M4RE_MASK", MPU_RGDAAC_M4RE_MASK, MASK(25,1)},
	{"MPU_RGDAAC_M4RE_SHIFT", MPU_RGDAAC_M4RE_SHIFT, SHIFT(25)},
	{"MPU_WORD_M5WE_MASK", MPU_WORD_M5WE_MASK, MASK(26,1)},
	{"MPU_WORD_M5WE_SHIFT", MPU_WORD_M5WE_SHIFT, SHIFT(26)},
	{"MPU_RGDAAC_M5WE_MASK", MPU_RGDAAC_M5WE_MASK, MASK(26,1)},
	{"MPU_RGDAAC_M5WE_SHIFT", MPU_RGDAAC_M5WE_SHIFT, SHIFT(26)},
	{"MPU_WORD_M5RE_MASK", MPU_WORD_M5RE_MASK, MASK(27,1)},
	{"MPU_WORD_M5RE_SHIFT", MPU_WORD_M5RE_SHIFT, SHIFT(27)},
	{"MPU_RGDAAC_M5RE_MASK", MPU_RGDAAC_M5RE_MASK, MASK(27,1)},
	{"MPU_RGDAAC_M5RE_SHIFT", MPU_RGDAAC_M5RE_SHIFT, SHIFT(27)},
	{"MPU_WORD_M6WE_MASK", MPU_WORD_M6WE_MASK, MASK(28,1)},
	{"MPU_WORD_M6WE_SHIFT", MPU_WORD_M6WE_SHIFT, SHIFT(28)},
	{"MPU_RGDAAC_M6WE_MASK", MPU_RGDAAC_M6WE_MASK, MASK(28,1)},
	{"MPU_RGDAAC_M6WE_SHIFT", MPU_RGDAAC_M6WE_SHIFT, SHIFT(28)},
	{"MPU_WORD_M6RE_MASK", MPU_WORD_M6RE_MASK, MASK(29,1)},
	{"MPU_WORD_M6RE_SHIFT", MPU_WORD_M6RE_SHIFT, SHIFT(29)},
	{"MPU_RGDAAC_M6RE_MASK", MPU_RGDAAC_M6RE_MASK, MASK(29,1)},
	{"MPU_RGDAAC_M6RE_SHIFT", MPU_RGDAAC_M6RE_SHIFT, SHIFT(29)},
	{"MPU_WORD_M7WE_MASK", MPU_WORD_M7WE_MASK, MASK(30,1)},
	{"MPU_WORD_M7WE_SHIFT", MPU_WORD_M7WE_SHIFT, SHIFT(30)},
	{"MPU_RGDAAC_M7WE_MASK", MPU_RGDAAC_M7WE_MASK, MASK(30,1)},
	{"MPU_RGDAAC_M7WE_SHIFT", MPU_RGDAAC_M7WE_SHIFT, SHIFT(30)},
	{"MPU_WORD_M7RE_MASK", MPU_WORD_M7RE_MASK, MASK(31,1)},
	{"MPU_WORD_M7RE_SHIFT", MPU_WORD_M7RE_SHIFT, SHIFT(31)},
	{"MPU_RGDAAC_M7RE_MASK", MPU_RGDAAC_M7RE_MASK, MASK(31,1)},
	{"MPU_RGDAAC_M7RE_SHIFT", MPU_RGDAAC_M7RE_SHIFT, SHIFT(31)},
	{"MPU_WORD_PIDMASK_MASK", MPU_WORD_PIDMASK_MASK, MASK(16,8)},
	{"MPU_WORD_PIDMASK_SHIFT", MPU_WORD_PIDMASK_SHIFT, SHIFT(16)},
	{"MPU_WORD_PIDMASK_VALUE", MPU_WORD_PIDMASK(1), SHIFT_VALUE(16)},
	{"MPU_WORD_PID_MASK", MPU_WORD_PID_MASK, MASK(24,8)},
	{"MPU_WORD_PID_SHIFT", MPU_WORD_PID_SHIFT, SHIFT(24)},
	{"MPU_WORD_PID_VALUE", MPU_WORD_PID(1), SHIFT_VALUE(24)},
	{"RCM_SRS0_PIN_MASK", RCM_SRS0_PIN_MASK, MASK(6,1)},
	{"RCM_SRS0_PIN_SHIFT", RCM_SRS0_PIN_SHIFT, SHIFT(6)},
	{"RCM_SRS0_POR_MASK", RCM_SRS0_POR_MASK, MASK(7,1)},
	{"RCM_SRS0_POR_SHIFT", RCM_SRS0_POR_SHIFT, SHIFT(7)},
	{"RCM_SRS0_WAKEUP_MASK", RCM_SRS0_WAKEUP_MASK, MASK(0,1)},
	{"RCM_SRS0_WAKEUP_SHIFT", RCM_SRS0_WAKEUP_SHIFT, SHIFT(0)},
	{"RCM_SRS0_LVD_MASK", RCM_SRS0_LVD_MASK, MASK(1,1)},
	{"RCM_SRS0_LVD_SHIFT", RCM_SRS0_LVD_SHIFT, SHIFT(1)},
	{"RCM_SRS0_WDOG_MASK", RCM_SRS0_WDOG_MASK, MASK(5,1)},
	{"RCM_SRS0_WDOG_SHIFT", RCM_SRS0_WDOG_SHIFT, SHIFT(5)},
	{"RCM_SRS1_LOCKUP_MASK", RCM_SRS1_LOCKUP_MASK, MASK(1,1)},
	{"RCM_SRS1_LOCKUP_SHIFT", RCM_SRS1_LOCKUP_SHIFT, SHIFT(1)},
	{"RCM_SRS1_SW_MASK", RCM_SRS1_SW_MASK, MASK(2,1)},
	{"RCM_SRS1_SW_SHIFT", RCM_SRS1_SW_SHIFT, SHIFT(2)},
	{"RCM_SRS1_MDM_AP_MASK", RCM_SRS1_MDM_AP_MASK, MASK(3,1)},
	{"RCM_SRS1_MDM_AP_SHIFT", RCM_SRS1_MDM_AP_SHIFT, SHIFT(3)},
	{"RCM_SRS1_SACKERR_MASK", RCM_SRS1_SACKERR_MASK, MASK(5,1)},
	{"RCM_SRS1_SACKERR_SHIFT", RCM_SRS1_SACKERR_SHIFT, SHIFT(5)},
	{"RCM_RPFC_RSTFLTSRW_MASK", RCM_RPFC_RSTFLTSRW_MASK, MASK(0,2)},
	{"RCM_RPFC_RSTFLTSRW_SHIFT", RCM_RPFC_RSTFLTSRW_SHIFT, SHIFT(0)},
	{"RCM_RPFC_RSTFLTSRW_VALUE", RCM_RPFC_RSTFLTSRW(1), SHIFT_VALUE(0)},
	{"RCM_RPFC_RSTFLTSS_MASK", RCM_RPFC_RSTFLTSS_MASK, MASK(2,1)},
	{"RCM_RPFC_RSTFLTSS_SHIFT", RCM_RPFC_RSTFLTSS_SHIFT, SHIFT(2)},
	{"RCM_RPFW_RSTFLTSEL_MASK", RCM_RPFW_RSTFLTSEL_MASK, MASK(0,5)},
	{"RCM_RPFW_RSTFLTSEL_SHIFT", RCM_RPFW_RSTFLTSEL_SHIFT, SHIFT(0)},
	{"RCM_RPFW_RSTFLTSEL_VALUE", RCM_RPFW_RSTFLTSEL(1), SHIFT_VALUE(0)},
	{"RCM_SRS0_LOC_MASK", RCM_SRS0_LOC_MASK, MASK(2,1)},
	{"RCM_SRS0_LOC_SHIFT", RCM_SRS0_LOC_SHIFT, SHIFT(2)},
	{"RCM_SRS0_LOL_MASK", RCM_SRS0_LOL_MASK, MASK(3,1)},
	{"RCM_SRS0_LOL_SHIFT", RCM_SRS0_LOL_SHIFT, SHIFT(3)},
	{"RTC_YEARMON_MON_CNT_MASK", RTC_YEARMON_MON_CNT_MASK, MASK(0,4)},
	{"RTC_YEARMON_MON_CNT_SHIFT", RTC_YEARMON_MON_CNT_SHIFT, SHIFT(0)},
	{"RTC_YEARMON_MON_CNT_VALUE", RTC_YEARMON_MON_CNT(1), SHIFT_VALUE(0)},
	{"RTC_YEARMON_YROFST_MASK", RTC_YEARMON_YROFST_MASK, MASK(8,8)},
	{"RTC_YEARMON_YROFST_SHIFT", RTC_YEARMON_YROFST_SHIFT, SHIFT(8)},
	{"RTC_YEARMON_YROFST_VALUE", RTC_YEARMON_YROFST(1), SHIFT_VALUE(8)},
	{"RTC_DAYS_DAY_CNT_MASK", RTC_DAYS_DAY_CNT_MASK, MASK(0,5)},
	{"RTC_DAYS_DAY_CNT_SHIFT", RTC_DAYS_DAY_CNT_SHIFT, SHIFT(0)},
	{"RTC_DAYS_DAY_CNT_VALUE", RTC_DAYS_DAY_CNT(1), SHIFT_VALUE(0)},
	{"RTC_DAYS_DOW_MASK", RTC_DAYS_DOW_MASK, MASK(8,3)},
	{"RTC_DAYS_DOW_SHIFT", RTC_DAYS_DOW_SHIFT, SHIFT(8)},
	{"RTC_DAYS_DOW_VALUE", RTC_DAYS_DOW(1), SHIFT_VALUE(8)},
	{"RTC_HOURMIN_MIN_CNT_MASK", RTC_HOURMIN_MIN_CNT_MASK, MASK(0,6)},
	{"RTC_HOURMIN_MIN_CNT_SHIFT", RTC_HOURMIN_MIN_CNT_SHIFT, SHIFT(0)},
	{"RTC_HOURMIN_MIN_CNT_VALUE", RTC_HOURMIN_MIN_CNT(1), SHIFT_VALUE(0)},
	{"RTC_HOURMIN_HOUR_CNT_MASK", RTC_HOURMIN_HOUR_CNT_MASK, MASK(8,5)},
	{"RTC_HOURMIN_HOUR_CNT_SHIFT", RTC_HOURMIN_HOUR_CNT_SHIFT, SHIFT(8)},
	{"RTC_HOURMIN_HOUR_CNT_VALUE", RTC_HOURMIN_HOUR_CNT(1), SHIFT_VALUE(8)},
	{"RTC_SECONDS_SEC_CNT_MASK", RTC_SECONDS_SEC_CNT_MASK, MASK(0,6)},
	{"RTC_SECONDS_SEC_CNT_SHIFT", RTC_SECONDS_SEC_CNT_SHIFT, SHIFT(0)},
	{"RTC_SECONDS_SEC_CNT_VALUE", RTC_SECONDS_SEC_CNT(1), SHIFT_VALUE(0)},
	{"RTC_ALM_YEARMON_ALM_MON_MASK", RTC_ALM_YEARMON_ALM_MON_MASK, MASK(0,4)},
	{"RTC_ALM_YEARMON_ALM_MON_SHIFT", RTC_ALM_YEARMON_ALM_MON_SHIFT, SHIFT(0)},
	{"RTC_ALM_YEARMON_ALM_MON_VALUE", RTC_ALM_YEARMON_ALM_MON(1), SHIFT_VALUE(0)},
	{"RTC_ALM_YEARMON_ALM_YEAR_MASK", RTC_ALM_YEARMON_ALM_YEAR_MASK, MASK(8,8)},
	{"RTC_ALM_YEARMON_ALM_YEAR_SHIFT", RTC_ALM_YEARMON_ALM_YEAR_SHIFT, SHIFT(8)},
	{"RTC_ALM_YEARMON_ALM_YEAR_VALUE", RTC_ALM_YEARMON_ALM_YEAR(1), SHIFT_VALUE(8)},
	{"RTC_ALM_DAYS_ALM_DAY_MASK", RTC_ALM_DAYS_ALM_DAY_MASK, MASK(0,5)},
	{"RTC_ALM_DAYS_ALM_DAY_SHIFT", RTC_ALM_DAYS_ALM_DAY_SHIFT, SHIFT(0)},
	{"RTC_ALM_DAYS_ALM_DAY_VALUE", RTC_ALM_DAYS_ALM_DAY(1), SHIFT_VALUE(0)},
	{"RTC_ALM_HOURMIN_ALM_MIN_MASK", RTC_ALM_HOURMIN_ALM_MIN_MASK, MASK(0,6)},
	{"RTC_ALM_HOURMIN_ALM_MIN_SHIFT", RTC_ALM_HOURMIN_ALM_MIN_SHIFT, SHIFT(0)},
	{"RTC_ALM_HOURMIN_ALM_MIN_VALUE", RTC_ALM_HOURMIN_ALM_MIN(1), SHIFT_VALUE(0)},
	{"RTC_ALM_HOURMIN_ALM_HOUR_MASK", RTC_ALM_HOURMIN_ALM_HOUR_MASK, MASK(8,5)},
	{"RTC_ALM_HOURMIN_ALM_HOUR_SHIFT", RTC_ALM_HOURMIN_ALM_HOUR_SHIFT, SHIFT(8)},
	{"RTC_ALM_HOURMIN_ALM_HOUR_VALUE", RTC_ALM_HOURMIN_ALM_HOUR(1), SHIFT_VALUE(8)},
	{"RTC_ALM_SECONDS_ALM_SEC_MASK", RTC_ALM_SECONDS_ALM_SEC_MASK, MASK(0,6)},
	{"RTC_ALM_SECONDS_ALM_SEC_SHIFT", RTC_ALM_SECONDS_ALM_SEC_SHIFT, SHIFT(0)},
	{"RTC_ALM_SECONDS_ALM_SEC_VALUE", RTC_ALM_SECONDS_ALM_SEC(1), SHIFT_VALUE(0)},
	{"RTC_ALM_SECONDS_DEC_SEC_MASK", RTC_ALM_SECONDS_DEC_SEC_MASK, MASK(8,1)},
	{"RTC_ALM_SECONDS_DEC_SEC_SHIFT", RTC_ALM_SECONDS_DEC_SEC_SHIFT, SHIFT(8)},
	{"RTC_ALM_SECONDS_INC_SEC_MASK", RTC_ALM_SECONDS_INC_SEC_MASK, MASK(9,1)},
	{"RTC_ALM_SECONDS_INC_SEC_SHIFT", RTC_ALM_SECONDS_INC_SEC_SHIFT, SHIFT(9)},
	{"RTC_CTRL_FINEEN_MASK", RTC_CTRL_FINEEN_MASK, MASK(0,1)},
	{"RTC_CTRL_FINEEN_SHIFT", RTC_CTRL_FINEEN_SHIFT, SHIFT(0)},
	{"RTC_CTRL_COMP_EN_MASK", RTC_CTRL_COMP_EN_MASK, MASK(1,1)},
	{"RTC_CTRL_COMP_EN_SHIFT", RTC_CTRL_COMP_EN_SHIFT, SHIFT(1)},
	{"RTC_CTRL_ALM_MATCH_MASK", RTC_CTRL_ALM_MATCH_MASK, MASK(2,2)},
	{"RTC_CTRL_ALM_MATCH_SHIFT", RTC_CTRL_ALM_MATCH_SHIFT, SHIFT(2)},
	{"RTC_CTRL_ALM_MATCH_VALUE", RTC_CTRL_ALM_MATCH(1), SHIFT_VALUE(2)},
	{"RTC_CTRL_TIMER_STB_MASK_MASK", RTC_CTRL_TIMER_STB_MASK_MASK, MASK(4,1)},
	{"RTC_CTRL_TIMER_STB_MASK_SHIFT", RTC_CTRL_TIMER_STB_MASK_SHIFT, SHIFT(4)},
	{"RTC_CTRL_DST_EN_MASK", RTC_CTRL_DST_EN_MASK, MASK(6,1)},
	{"RTC_CTRL_DST_EN_SHIFT", RTC_CTRL_DST_EN_SHIFT, SHIFT(6)},
	{"RTC_CTRL_SWR_MASK", RTC_CTRL_SWR_MASK, MASK(8,1)},
	{"RTC_CTRL_SWR_SHIFT", RTC_CTRL_SWR_SHIFT, SHIFT(8)},
	{"RTC_CTRL_CLKOUT_MASK", RTC_CTRL_CLKOUT_MASK, MASK(13,2)},
	{"RTC_CTRL_CLKOUT_SHIFT", RTC_CTRL_CLKOUT_SHIFT, SHIFT(13)},
	{"RTC_CTRL_CLKOUT_VALUE", RTC_CTRL_CLKOUT(1), SHIFT_VALUE(13)},
	{"RTC_STATUS_INVAL_BIT_MASK", RTC_STATUS_INVAL_BIT_MASK, MASK(0,1)},
	{"RTC_STATUS_INVAL_BIT_SHIFT", RTC_STATUS_INVAL_BIT_SHIFT, SHIFT(0)},
	{"RTC_STATUS_WRITE_PROT_EN_MASK", RTC_STATUS_WRITE_PROT_EN_MASK, MASK(1,1)},
	{"RTC_STATUS_WRITE_PROT_EN_SHIFT", RTC_STATUS_WRITE_PROT_EN_SHIFT, SHIFT(1)},
	{"RTC_STATUS_CPU_LOW_VOLT_MASK", RTC_STATUS_CPU_LOW_VOLT_MASK, MASK(2,1)},
	{"RTC_STATUS_CPU_LOW_VOLT_SHIFT", RTC_STATUS_CPU_LOW_VOLT_SHIFT, SHIFT(2)},
	{"RTC_STATUS_RST_SRC_MASK", RTC_STATUS_RST_SRC_MASK, MASK(3,1)},
	{"RTC_STATUS_RST_SRC_SHIFT", RTC_STATUS_RST_SRC_SHIFT, SHIFT(3)},
	{"RTC_STATUS_CMP_INT_MASK", RTC_STATUS_CMP_INT_MASK, MASK(5,1)},
	{"RTC_STATUS_CMP_INT_SHIFT", RTC_STATUS_CMP_INT_SHIFT, SHIFT(5)},
	{"RTC_STATUS_WE_MASK", RTC_STATUS_WE_MASK, MASK(6,2)},
	{"RTC_STATUS_WE_SHIFT", RTC_STATUS_WE_SHIFT, SHIFT(6)},
	{"RTC_STATUS_WE_VALUE", RTC_STATUS_WE(1), SHIFT_VALUE(6)},
	{"RTC_STATUS_BUS_ERR_MASK", RTC_STATUS_BUS_ERR_MASK, MASK(8,1)},
	{"RTC_STATUS_BUS_ERR_SHIFT", RTC_STATUS_BUS_ERR_SHIFT, SHIFT(8)},
	{"RTC_STATUS_CMP_DONE_MASK", RTC_STATUS_CMP_DONE_MASK, MASK(11,1)},
	{"RTC_STATUS_CMP_DONE_SHIFT", RTC_STATUS_CMP_DONE_SHIFT, SHIFT(11)},
	{"RTC_ISR_TAMPER_IS_MASK", RTC_ISR_TAMPER_IS_MASK, MASK(0,1)},
	{"RTC_ISR_TAMPER_IS_SHIFT", RTC_ISR_TAMPER_IS_SHIFT, SHIFT(0)},
	{"RTC_ISR_ALM_IS_MASK", RTC_ISR_ALM_IS_MASK, MASK(2,1)},
	{"RTC_ISR_ALM_IS_SHIFT", RTC_ISR_ALM_IS_SHIFT, SHIFT(2)},
	{"RTC_ISR_DAY_IS_MASK", RTC_ISR_DAY_IS_MASK, MASK(3,1)},
	{"RTC_ISR_DAY_IS_SHIFT", RTC_ISR_DAY_IS_SHIFT, SHIFT(3)},
	{"RTC_ISR_HOUR_IS_MASK", RTC_ISR_HOUR_IS_MASK, MASK(4,1)},
	{"RTC_ISR_HOUR_IS_SHIFT", RTC_ISR_HOUR_IS_SHIFT, SHIFT(4)},
	{"RTC_ISR_MIN_IS_MASK", RTC_ISR_MIN_IS_MASK, MASK(5,1)},
	{"RTC_ISR_MIN_IS_SHIFT", RTC_ISR_MIN_IS_SHIFT, SHIFT(5)},
	{"RTC_ISR_IS_1HZ_MASK", RTC_ISR_IS_1HZ_MASK, MASK(6,1)},
	{"RTC_ISR_IS_1HZ_SHIFT", RTC_ISR_IS_1HZ_SHIFT, SHIFT(6)},
	{"RTC_ISR_IS_2HZ_MASK", RTC_ISR_IS_2HZ_MASK, MASK(7,1)},
	{"RTC_ISR_IS_2HZ_SHIFT", RTC_ISR_IS_2HZ_SHIFT, SHIFT(7)},
	{"RTC_ISR_IS_4HZ_MASK", RTC_ISR_IS_4HZ_MASK, MASK(8,1)},
	{"RTC_ISR_IS_4HZ_SHIFT", RTC_ISR_IS_4HZ_SHIFT, SHIFT(8)},
	{"RTC_ISR_IS_8HZ_MASK", RTC_ISR_IS_8HZ_MASK, MASK(9,1)},
	{"RTC_ISR_IS_8HZ_SHIFT", RTC_ISR_IS_8HZ_SHIFT, SHIFT(9)},
	{"RTC_ISR_IS_16HZ_MASK", RTC_ISR_IS_16HZ_MASK, MASK(10,1)},
	{"RTC_ISR_IS_16HZ_SHIFT", RTC_ISR_IS_16HZ_SHIFT, SHIFT(10)},
	{"RTC_ISR_IS_32HZ_MASK", RTC_ISR_IS_32HZ_MASK, MASK(11,1)},
	{"RTC_ISR_IS_32HZ_SHIFT", RTC_ISR_IS_32HZ_SHIFT, SHIFT(11)},
	{"RTC_ISR_IS_64HZ_MASK", RTC_ISR_IS_64HZ_MASK, MASK(12,1)},
	{"RTC_ISR_IS_64HZ_SHIFT", RTC_ISR_IS_64HZ_SHIFT, SHIFT(12)},
	{"RTC_ISR_IS_128HZ_MASK", RTC_ISR_IS_128HZ_MASK, MASK(13,1)},
	{"RTC_ISR_IS_128HZ_SHIFT", RTC_ISR_IS_128HZ_SHIFT, SHIFT(13)},
	{"RTC_ISR_IS_256HZ_MASK", RTC_ISR_IS_256HZ_MASK, MASK(14,1)},
	{"RTC_ISR_IS_256HZ_SHIFT", RTC_ISR_IS_256HZ_SHIFT, SHIFT(14)},
	{"RTC_ISR_IS_512HZ_MASK", RTC_ISR_IS_512HZ_MASK, MASK(15,1)},
	{"RTC_ISR_IS_512HZ_SHIFT", RTC_ISR_IS_512HZ_SHIFT, SHIFT(15)},
	{"RTC_IER_TAMPER_IE_MASK", RTC_IER_TAMPER_IE_MASK, MASK(0,1)},
	{"RTC_IER_TAMPER_IE_SHIFT", RTC_IER_TAMPER_IE_SHIFT, SHIFT(0)},
	{"RTC_IER_ALM_IE_MASK", RTC_IER_ALM_IE_MASK, MASK(2,1)},
	{"RTC_IER_ALM_IE_SHIFT", RTC_IER_ALM_IE_SHIFT, SHIFT(2)},
	{"RTC_IER_DAY_IE_MASK", RTC_IER_DAY_IE_MASK, MASK(3,1)},
	{"RTC_IER_DAY_IE_SHIFT", RTC_IER_DAY_IE_SHIFT, SHIFT(3)},
	{"RTC_IER_HOUR_IE_MASK", RTC_IER_HOUR_IE_MASK, MASK(4,1)},
	{"RTC_IER_HOUR_IE_SHIFT", RTC_IER_HOUR_IE_SHIFT, SHIFT(4)},
	{"RTC_IER_MIN_IE_MASK", RTC_IER_MIN_IE_MASK, MASK(5,1)},
	{"RTC_IER_MIN_IE_SHIFT", RTC_IER_MIN_IE_SHIFT, SHIFT(5)},
	{"RTC_IER_IE_1HZ_MASK", RTC_IER_IE_1HZ_MASK, MASK(6,1)},
	{"RTC_IER_IE_1HZ_SHIFT", RTC_IER_IE_1HZ_SHIFT, SHIFT(6)},
	{"RTC_IER_IE_2HZ_MASK", RTC_IER_IE_2HZ_MASK, MASK(7,1)},
	{"RTC_IER_IE_2HZ_SHIFT", RTC_IER_IE_2HZ_SHIFT, SHIFT(7)},
	{"RTC_IER_IE_4HZ_MASK", RTC_IER_IE_4HZ_MASK, MASK(8,1)},
	{"RTC_IER_IE_4HZ_SHIFT", RTC_IER_IE_4HZ_SHIFT, SHIFT(8)},
	{"RTC_IER_IE_8HZ_MASK", RTC_IER_IE_8HZ_MASK, MASK(9,1)},
	{"RTC_IER_IE_8HZ_SHIFT", RTC_IER_IE_8HZ_SHIFT, SHIFT(9)},
	{"RTC_IER_IE_16HZ_MASK", RTC_IER_IE_16HZ_MASK, MASK(10,1)},
	{"RTC_IER_IE_16HZ_SHIFT", RTC_IER_IE_16HZ_SHIFT, SHIFT(10)},
	{"RTC_IER_IE_32HZ_MASK", RTC_IER_IE_32HZ_MASK, MASK(11,1)},
	{"RTC_IER_IE_32HZ_SHIFT", RTC_IER_IE_32HZ_SHIFT, SHIFT(11)},
	{"RTC_IER_IE_64HZ_MASK", RTC_IER_IE_64HZ_MASK, MASK(12,1)},
	{"RTC_IER_IE_64HZ_SHIFT", RTC_IER_IE_64HZ_SHIFT, SHIFT(12)},
	{"RTC_IER_IE_128HZ_MASK", RTC_IER_IE_128HZ_MASK, MASK(13,1)},
	{"RTC_IER_IE_128HZ_SHIFT", RTC_IER_IE_128HZ_SHIFT, SHIFT(13)},
	{"RTC_IER_IE_256HZ_MASK", RTC_IER_IE_256HZ_MASK, MASK(14,1)},
	{"RTC_IER_IE_256HZ_SHIFT", RTC_IER_IE_256HZ_SHIFT, SHIFT(14)},
	{"RTC_IER_IE_512HZ_MASK", RTC_IER_IE_512HZ_MASK, MASK(15,1)},
	{"RTC_IER_IE_512HZ_SHIFT", RTC_IER_IE_512HZ_SHIFT, SHIFT(15)},
	{"RTC_GP_DATA_REG_GP_DATA_REG_MASK", RTC_GP_DATA_REG_GP_DATA_REG_MASK, MASK(0,16)},
	{"RTC_GP_DATA_REG_GP_DATA_REG_SHIFT", RTC_GP_DATA_REG_GP_DATA_REG_SHIFT, SHIFT(0)},
	{"RTC_GP_DATA_REG_GP_DATA_REG_VALUE", RTC_GP_DATA_REG_GP_DATA_REG(1), SHIFT_VALUE(0)},
	{"RTC_DST_HOUR_DST_END_HOUR_MASK", RTC_DST_HOUR_DST_END_HOUR_MASK, MASK(0,5)},
	{"RTC_DST_HOUR_DST_END_HOUR_SHIFT", RTC_DST_HOUR_DST_END_HOUR_SHIFT, SHIFT(0)},
	{"RTC_DST_HOUR_DST_END_HOUR_VALUE", RTC_DST_HOUR_DST_END_HOUR(1), SHIFT_VALUE(0)},
	{"RTC_DST_HOUR_DST_START_HOUR_MASK", RTC_DST_HOUR_DST_START_HOUR_MASK, MASK(8,5)},
	{"RTC_DST_HOUR_DST_START_HOUR_SHIFT", RTC_DST_HOUR_DST_START_HOUR_SHIFT, SHIFT(8)},
	{"RTC_DST_HOUR_DST_START_HOUR_VALUE", RTC_DST_HOUR_DST_START_HOUR(1), SHIFT_VALUE(8)},
	{"RTC_DST_MONTH_DST_END_MONTH_MASK", RTC_DST_MONTH_DST_END_MONTH_MASK, MASK(0,4)},
	{"RTC_DST_MONTH_DST_END_MONTH_SHIFT", RTC_DST_MONTH_DST_END_MONTH_SHIFT, SHIFT(0)},
	{"RTC_DST_MONTH_DST_END_MONTH_VALUE", RTC_DST_MONTH_DST_END_MONTH(1), SHIFT_VALUE(0)},
	{"RTC_DST_MONTH_DST_START_MONTH_MASK", RTC_DST_MONTH_DST_START_MONTH_MASK, MASK(8,4)},
	{"RTC_DST_MONTH_DST_START_MONTH_SHIFT", RTC_DST_MONTH_DST_START_MONTH_SHIFT, SHIFT(8)},
	{"RTC_DST_MONTH_DST_START_MONTH_VALUE", RTC_DST_MONTH_DST_START_MONTH(1), SHIFT_VALUE(8)},
	{"RTC_DST_DAY_DST_END_DAY_MASK", RTC_DST_DAY_DST_END_DAY_MASK, MASK(0,5)},
	{"RTC_DST_DAY_DST_END_DAY_SHIFT", RTC_DST_DAY_DST_END_DAY_SHIFT, SHIFT(0)},
	{"RTC_DST_DAY_DST_END_DAY_VALUE", RTC_DST_DAY_DST_END_DAY(1), SHIFT_VALUE(0)},
	{"RTC_DST_DAY_DST_START_DAY_MASK", RTC_DST_DAY_DST_START_DAY_MASK, MASK(8,5)},
	{"RTC_DST_DAY_DST_START_DAY_SHIFT", RTC_DST_DAY_DST_START_DAY_SHIFT, SHIFT(8)},
	{"RTC_DST_DAY_DST_START_DAY_VALUE", RTC_DST_DAY_DST_START_DAY(1), SHIFT_VALUE(8)},
	{"RTC_COMPEN_COMPEN_VAL_MASK", RTC_COMPEN_COMPEN_VAL_MASK, MASK(0,16)},
	{"RTC_COMPEN_COMPEN_VAL_SHIFT", RTC_COMPEN_COMPEN_VAL_SHIFT, SHIFT(0)},
	{"RTC_COMPEN_COMPEN_VAL_VALUE", RTC_COMPEN_COMPEN_VAL(1), SHIFT_VALUE(0)},
	{"RTC_TAMPER_DIRECTION_A_P_TAMP_MASK", RTC_TAMPER_DIRECTION_A_P_TAMP_MASK, MASK(0,4)},
	{"RTC_TAMPER_DIRECTION_A_P_TAMP_SHIFT", RTC_TAMPER_DIRECTION_A_P_TAMP_SHIFT, SHIFT(0)},
	{"RTC_TAMPER_DIRECTION_A_P_TAMP_VALUE", RTC_TAMPER_DIRECTION_A_P_TAMP(1), SHIFT_VALUE(0)},
	{"RTC_TAMPER_DIRECTION_I_O_TAMP_MASK", RTC_TAMPER_DIRECTION_I_O_TAMP_MASK, MASK(8,4)},
	{"RTC_TAMPER_DIRECTION_I_O_TAMP_SHIFT", RTC_TAMPER_DIRECTION_I_O_TAMP_SHIFT, SHIFT(8)},
	{"RTC_TAMPER_DIRECTION_I_O_TAMP_VALUE", RTC_TAMPER_DIRECTION_I_O_TAMP(1), SHIFT_VALUE(8)},
	{"RTC_TAMPER_QSCR_Q_FULL_MASK", RTC_TAMPER_QSCR_Q_FULL_MASK, MASK(0,1)},
	{"RTC_TAMPER_QSCR_Q_FULL_SHIFT", RTC_TAMPER_QSCR_Q_FULL_SHIFT, SHIFT(0)},
	{"RTC_TAMPER_QSCR_Q_FULL_INT_EN_MASK", RTC_TAMPER_QSCR_Q_FULL_INT_EN_MASK, MASK(1,1)},
	{"RTC_TAMPER_QSCR_Q_FULL_INT_EN_SHIFT", RTC_TAMPER_QSCR_Q_FULL_INT_EN_SHIFT, SHIFT(1)},
	{"RTC_TAMPER_QSCR_Q_CLEAR_MASK", RTC_TAMPER_QSCR_Q_CLEAR_MASK, MASK(2,1)},
	{"RTC_TAMPER_QSCR_Q_CLEAR_SHIFT", RTC_TAMPER_QSCR_Q_CLEAR_SHIFT, SHIFT(2)},
	{"RTC_TAMPER_QSCR_LFSR_CLK_SEL_MASK", RTC_TAMPER_QSCR_LFSR_CLK_SEL_MASK, MASK(8,3)},
	{"RTC_TAMPER_QSCR_LFSR_CLK_SEL_SHIFT", RTC_TAMPER_QSCR_LFSR_CLK_SEL_SHIFT, SHIFT(8)},
	{"RTC_TAMPER_QSCR_LFSR_CLK_SEL_VALUE", RTC_TAMPER_QSCR_LFSR_CLK_SEL(1), SHIFT_VALUE(8)},
	{"RTC_TAMPER_QSCR_LFSR_DURATION_MASK", RTC_TAMPER_QSCR_LFSR_DURATION_MASK, MASK(12,4)},
	{"RTC_TAMPER_QSCR_LFSR_DURATION_SHIFT", RTC_TAMPER_QSCR_LFSR_DURATION_SHIFT, SHIFT(12)},
	{"RTC_TAMPER_QSCR_LFSR_DURATION_VALUE", RTC_TAMPER_QSCR_LFSR_DURATION(1), SHIFT_VALUE(12)},
	{"RTC_TAMPER_SCR_TMPR_EN_MASK", RTC_TAMPER_SCR_TMPR_EN_MASK, MASK(0,4)},
	{"RTC_TAMPER_SCR_TMPR_EN_SHIFT", RTC_TAMPER_SCR_TMPR_EN_SHIFT, SHIFT(0)},
	{"RTC_TAMPER_SCR_TMPR_EN_VALUE", RTC_TAMPER_SCR_TMPR_EN(1), SHIFT_VALUE(0)},
	{"RTC_TAMPER_SCR_TMPR_STS_MASK", RTC_TAMPER_SCR_TMPR_STS_MASK, MASK(8,4)},
	{"RTC_TAMPER_SCR_TMPR_STS_SHIFT", RTC_TAMPER_SCR_TMPR_STS_SHIFT, SHIFT(8)},
	{"RTC_TAMPER_SCR_TMPR_STS_VALUE", RTC_TAMPER_SCR_TMPR_STS(1), SHIFT_VALUE(8)},
	{"RTC_FILTER01_CFG_FIL_DUR1_MASK", RTC_FILTER01_CFG_FIL_DUR1_MASK, MASK(0,4)},
	{"RTC_FILTER01_CFG_FIL_DUR1_SHIFT", RTC_FILTER01_CFG_FIL_DUR1_SHIFT, SHIFT(0)},
	{"RTC_FILTER01_CFG_FIL_DUR1_VALUE", RTC_FILTER01_CFG_FIL_DUR1(1), SHIFT_VALUE(0)},
	{"RTC_FILTER01_CFG_CLK_SEL1_MASK", RTC_FILTER01_CFG_CLK_SEL1_MASK, MASK(4,3)},
	{"RTC_FILTER01_CFG_CLK_SEL1_SHIFT", RTC_FILTER01_CFG_CLK_SEL1_SHIFT, SHIFT(4)},
	{"RTC_FILTER01_CFG_CLK_SEL1_VALUE", RTC_FILTER01_CFG_CLK_SEL1(1), SHIFT_VALUE(4)},
	{"RTC_FILTER01_CFG_POL1_MASK", RTC_FILTER01_CFG_POL1_MASK, MASK(7,1)},
	{"RTC_FILTER01_CFG_POL1_SHIFT", RTC_FILTER01_CFG_POL1_SHIFT, SHIFT(7)},
	{"RTC_FILTER01_CFG_FIL_DUR0_MASK", RTC_FILTER01_CFG_FIL_DUR0_MASK, MASK(8,4)},
	{"RTC_FILTER01_CFG_FIL_DUR0_SHIFT", RTC_FILTER01_CFG_FIL_DUR0_SHIFT, SHIFT(8)},
	{"RTC_FILTER01_CFG_FIL_DUR0_VALUE", RTC_FILTER01_CFG_FIL_DUR0(1), SHIFT_VALUE(8)},
	{"RTC_FILTER01_CFG_CLK_SEL0_MASK", RTC_FILTER01_CFG_CLK_SEL0_MASK, MASK(12,3)},
	{"RTC_FILTER01_CFG_CLK_SEL0_SHIFT", RTC_FILTER01_CFG_CLK_SEL0_SHIFT, SHIFT(12)},
	{"RTC_FILTER01_CFG_CLK_SEL0_VALUE", RTC_FILTER01_CFG_CLK_SEL0(1), SHIFT_VALUE(12)},
	{"RTC_FILTER01_CFG_POL0_MASK", RTC_FILTER01_CFG_POL0_MASK, MASK(15,1)},
	{"RTC_FILTER01_CFG_POL0_SHIFT", RTC_FILTER01_CFG_POL0_SHIFT, SHIFT(15)},
	{"RTC_FILTER2_CFG_FIL_DUR2_MASK", RTC_FILTER2_CFG_FIL_DUR2_MASK, MASK(8,4)},
	{"RTC_FILTER2_CFG_FIL_DUR2_SHIFT", RTC_FILTER2_CFG_FIL_DUR2_SHIFT, SHIFT(8)},
	{"RTC_FILTER2_CFG_FIL_DUR2_VALUE", RTC_FILTER2_CFG_FIL_DUR2(1), SHIFT_VALUE(8)},
	{"RTC_FILTER2_CFG_CLK_SEL2_MASK", RTC_FILTER2_CFG_CLK_SEL2_MASK, MASK(12,3)},
	{"RTC_FILTER2_CFG_CLK_SEL2_SHIFT", RTC_FILTER2_CFG_CLK_SEL2_SHIFT, SHIFT(12)},
	{"RTC_FILTER2_CFG_CLK_SEL2_VALUE", RTC_FILTER2_CFG_CLK_SEL2(1), SHIFT_VALUE(12)},
	{"RTC_FILTER2_CFG_POL2_MASK", RTC_FILTER2_CFG_POL2_MASK, MASK(15,1)},
	{"RTC_FILTER2_CFG_POL2_SHIFT", RTC_FILTER2_CFG_POL2_SHIFT, SHIFT(15)},
	{"RTC_TAMPER_QUEUE_TAMPER_DATA_MASK", RTC_TAMPER_QUEUE_TAMPER_DATA_MASK, MASK(0,16)},
	{"RTC_TAMPER_QUEUE_TAMPER_DATA_SHIFT", RTC_TAMPER_QUEUE_TAMPER_DATA_SHIFT, SHIFT(0)},
	{"RTC_TAMPER_QUEUE_TAMPER_DATA_VALUE", RTC_TAMPER_QUEUE_TAMPER_DATA(1), SHIFT_VALUE(0)},
	{"RTC_CTRL2_TAMP_CFG_OVER_MASK", RTC_CTRL2_TAMP_CFG_OVER_MASK, MASK(0,1)},
	{"RTC_CTRL2_TAMP_CFG_OVER_SHIFT", RTC_CTRL2_TAMP_CFG_OVER_SHIFT, SHIFT(0)},
	{"RTC_CTRL2_WAKEUP_STATUS_MASK", RTC_CTRL2_WAKEUP_STATUS_MASK, MASK(5,2)},
	{"RTC_CTRL2_WAKEUP_STATUS_SHIFT", RTC_CTRL2_WAKEUP_STATUS_SHIFT, SHIFT(5)},
	{"RTC_CTRL2_WAKEUP_STATUS_VALUE", RTC_CTRL2_WAKEUP_STATUS(1), SHIFT_VALUE(5)},
	{"RTC_CTRL2_WAKEUP_MODE_MASK", RTC_CTRL2_WAKEUP_MODE_MASK, MASK(7,1)},
	{"RTC_CTRL2_WAKEUP_MODE_SHIFT", RTC_CTRL2_WAKEUP_MODE_SHIFT, SHIFT(7)},
	{"WDOG_STCTRLH_WDOGEN_MASK", WDOG_STCTRLH_WDOGEN_MASK, MASK(0,1)},
	{"WDOG_STCTRLH_WDOGEN_SHIFT", WDOG_STCTRLH_WDOGEN_SHIFT, SHIFT(0)},
	{"WDOG_STCTRLH_CLKSRC_MASK", WDOG_STCTRLH_CLKSRC_MASK, MASK(1,1)},
	{"WDOG_STCTRLH_CLKSRC_SHIFT", WDOG_STCTRLH_CLKSRC_SHIFT, SHIFT(1)},
	{"WDOG_STCTRLH_IRQRSTEN_MASK", WDOG_STCTRLH_IRQRSTEN_MASK, MASK(2,1)},
	{"WDOG_STCTRLH_IRQRSTEN_SHIFT", WDOG_STCTRLH_IRQRSTEN_SHIFT, SHIFT(2)},
	{"WDOG_STCTRLH_WINEN_MASK", WDOG_STCTRLH_WINEN_MASK, MASK(3,1)},
	{"WDOG_STCTRLH_WINEN_SHIFT", WDOG_STCTRLH_WINEN_SHIFT, SHIFT(3)},
	{"WDOG_STCTRLH_ALLOWUPDATE_MASK", WDOG_STCTRLH_ALLOWUPDATE_MASK, MASK(4,1)},
	{"WDOG_STCTRLH_ALLOWUPDATE_SHIFT", WDOG_STCTRLH_ALLOWUPDATE_SHIFT, SHIFT(4)},
	{"WDOG_STCTRLH_DBGEN_MASK", WDOG_STCTRLH_DBGEN_MASK, MASK(5,1)},
	{"WDOG_STCTRLH_DBGEN_SHIFT", WDOG_STCTRLH_DBGEN_SHIFT, SHIFT(5)},
	{"WDOG_STCTRLH_STOPEN_MASK", WDOG_STCTRLH_STOPEN_MASK, MASK(6,1)},
	{"WDOG_STCTRLH_STOPEN_SHIFT", WDOG_STCTRLH_STOPEN_SHIFT, SHIFT(6)},
	{"WDOG_STCTRLH_TESTWDOG_MASK", WDOG_STCTRLH_TESTWDOG_MASK, MASK(10,1)},
	{"WDOG_STCTRLH_TESTWDOG_SHIFT", WDOG_STCTRLH_TESTWDOG_SHIFT, SHIFT(10)},
	{"WDOG_STCTRLH_TESTSEL_MASK", WDOG_STCTRLH_TESTSEL_MASK, MASK(11,1)},
	{"WDOG_STCTRLH_TESTSEL_SHIFT", WDOG_STCTRLH_TESTSEL_SHIFT, SHIFT(11)},
	{"WDOG_STCTRLH_BYTESEL_MASK", WDOG_STCTRLH_BYTESEL_MASK, MASK(12,2)},
	{"WDOG_STCTRLH_BYTESEL_SHIFT", WDOG_STCTRLH_BYTESEL_SHIFT, SHIFT(12)},
	{"WDOG_STCTRLH_BYTESEL_VALUE", WDOG_STCTRLH_BYTESEL(1), SHIFT_VALUE(12)},
	{"WDOG_STCTRLH_DISTESTWDOG_MASK", WDOG_STCTRLH_DISTESTWDOG_MASK, MASK(14,1)},
	{"WDOG_STCTRLH_DISTESTWDOG_SHIFT", WDOG_STCTRLH_DISTESTWDOG_SHIFT, SHIFT(14)},
	{"WDOG_STCTRLL_INTFLG_MASK", WDOG_STCTRLL_INTFLG_MASK, MASK(15,1)},
	{"WDOG_STCTRLL_INTFLG_SHIFT", WDOG_STCTRLL_INTFLG_SHIFT, SHIFT(15)},
	{"WDOG_TOVALH_TOVALHIGH_MASK", WDOG_TOVALH_TOVALHIGH_MASK, MASK(0,16)},
	{"WDOG_TOVALH_TOVALHIGH_SHIFT", WDOG_TOVALH_TOVALHIGH_SHIFT, SHIFT(0)},
	{"WDOG_TOVALH_TOVALHIGH_VALUE", WDOG_TOVALH_TOVALHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_TOVALL_TOVALLOW_MASK", WDOG_TOVALL_TOVALLOW_MASK, MASK(0,16)},
	{"WDOG_TOVALL_TOVALLOW_SHIFT", WDOG_TOVALL_TOVALLOW_SHIFT, SHIFT(0)},
	{"WDOG_TOVALL_TOVALLOW_VALUE", WDOG_TOVALL_TOVALLOW(1), SHIFT_VALUE(0)},
	{"WDOG_WINH_WINHIGH_MASK", WDOG_WINH_WINHIGH_MASK, MASK(0,16)},
	{"WDOG_WINH_WINHIGH_SHIFT", WDOG_WINH_WINHIGH_SHIFT, SHIFT(0)},
	{"WDOG_WINH_WINHIGH_VALUE", WDOG_WINH_WINHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_WINL_WINLOW_MASK", WDOG_WINL_WINLOW_MASK, MASK(0,16)},
	{"WDOG_WINL_WINLOW_SHIFT", WDOG_WINL_WINLOW_SHIFT, SHIFT(0)},
	{"WDOG_WINL_WINLOW_VALUE", WDOG_WINL_WINLOW(1), SHIFT_VALUE(0)},
	{"WDOG_REFRESH_WDOGREFRESH_MASK", WDOG_REFRESH_WDOGREFRESH_MASK, MASK(0,16)},
	{"WDOG_REFRESH_WDOGREFRESH_SHIFT", WDOG_REFRESH_WDOGREFRESH_SHIFT, SHIFT(0)},
	{"WDOG_REFRESH_WDOGREFRESH_VALUE", WDOG_REFRESH_WDOGREFRESH(1), SHIFT_VALUE(0)},
	{"WDOG_UNLOCK_WDOGUNLOCK_MASK", WDOG_UNLOCK_WDOGUNLOCK_MASK, MASK(0,16)},
	{"WDOG_UNLOCK_WDOGUNLOCK_SHIFT", WDOG_UNLOCK_WDOGUNLOCK_SHIFT, SHIFT(0)},
	{"WDOG_UNLOCK_WDOGUNLOCK_VALUE", WDOG_UNLOCK_WDOGUNLOCK(1), SHIFT_VALUE(0)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_MASK", WDOG_TMROUTH_TIMEROUTHIGH_MASK, MASK(0,16)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_SHIFT", WDOG_TMROUTH_TIMEROUTHIGH_SHIFT, SHIFT(0)},
	{"WDOG_TMROUTH_TIMEROUTHIGH_VALUE", WDOG_TMROUTH_TIMEROUTHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_TMROUTL_TIMEROUTLOW_MASK", WDOG_TMROUTL_TIMEROUTLOW_MASK, MASK(0,16)},
	{"WDOG_TMROUTL_TIMEROUTLOW_SHIFT", WDOG_TMROUTL_TIMEROUTLOW_SHIFT, SHIFT(0)},
	{"WDOG_TMROUTL_TIMEROUTLOW_VALUE", WDOG_TMROUTL_TIMEROUTLOW(1), SHIFT_VALUE(0)},
	{"WDOG_RSTCNT_RSTCNT_MASK", WDOG_RSTCNT_RSTCNT_MASK, MASK(0,16)},
	{"WDOG_RSTCNT_RSTCNT_SHIFT", WDOG_RSTCNT_RSTCNT_SHIFT, SHIFT(0)},
	{"WDOG_RSTCNT_RSTCNT_VALUE", WDOG_RSTCNT_RSTCNT(1), SHIFT_VALUE(0)},
	{"WDOG_PRESC_PRESCVAL_MASK", WDOG_PRESC_PRESCVAL_MASK, MASK(8,3)},
	{"WDOG_PRESC_PRESCVAL_SHIFT", WDOG_PRESC_PRESCVAL_SHIFT, SHIFT(8)},
	{"WDOG_PRESC_PRESCVAL_VALUE", WDOG_PRESC_PRESCVAL(1), SHIFT_VALUE(8)},
	{"XBAR_SEL0_SEL0_MASK", XBAR_SEL0_SEL0_MASK, MASK(0,6)},
	{"XBAR_SEL0_SEL0_SHIFT", XBAR_SEL0_SEL0_SHIFT, SHIFT(0)},
	{"XBAR_SEL0_SEL0_VALUE", XBAR_SEL0_SEL0(1), SHIFT_VALUE(0)},
	{"XBAR_SEL0_SEL1_MASK", XBAR_SEL0_SEL1_MASK, MASK(8,6)},
	{"XBAR_SEL0_SEL1_SHIFT", XBAR_SEL0_SEL1_SHIFT, SHIFT(8)},
	{"XBAR_SEL0_SEL1_VALUE", XBAR_SEL0_SEL1(1), SHIFT_VALUE(8)},
	{"XBAR_SEL1_SEL2_MASK", XBAR_SEL1_SEL2_MASK, MASK(0,6)},
	{"XBAR_SEL1_SEL2_SHIFT", XBAR_SEL1_SEL2_SHIFT, SHIFT(0)},
	{"XBAR_SEL1_SEL2_VALUE", XBAR_SEL1_SEL2(1), SHIFT_VALUE(0)},
	{"XBAR_SEL1_SEL3_MASK", XBAR_SEL1_SEL3_MASK, MASK(8,6)},
	{"XBAR_SEL1_SEL3_SHIFT", XBAR_SEL1_SEL3_SHIFT, SHIFT(8)},
	{"XBAR_SEL1_SEL3_VALUE", XBAR_SEL1_SEL3(1), SHIFT_VALUE(8)},
	{"XBAR_SEL2_SEL4_MASK", XBAR_SEL2_SEL4_MASK, MASK(0,6)},
	{"XBAR_SEL2_SEL4_SHIFT", XBAR_SEL2_SEL4_SHIFT, SHIFT(0)},
	{"XBAR_SEL2_SEL4_VALUE", XBAR_SEL2_SEL4(1), SHIFT_VALUE(0)},
	{"XBAR_SEL2_SEL5_MASK", XBAR_SEL2_SEL5_MASK, MASK(8,6)},
	{"XBAR_SEL2_SEL5_SHIFT", XBAR_SEL2_SEL5_SHIFT, SHIFT(8)},
	{"XBAR_SEL2_SEL5_VALUE", XBAR_SEL2_SEL5(1), SHIFT_VALUE(8)},
	{"XBAR_SEL3_SEL6_MASK", XBAR_SEL3_SEL6_MASK, MASK(0,6)},
	{"XBAR_SEL3_SEL6_SHIFT", XBAR_SEL3_SEL6_SHIFT, SHIFT(0)},
	{"XBAR_SEL3_SEL6_VALUE", XBAR_SEL3_SEL6(1), SHIFT_VALUE(0)},
	{"XBAR_SEL3_SEL7_MASK", XBAR_SEL3_SEL7_MASK, MASK(8,6)},
	{"XBAR_SEL3_SEL7_SHIFT", XBAR_SEL3_SEL7_SHIFT, SHIFT(8)},
	{"XBAR_SEL3_SEL7_VALUE", XBAR_SEL3_SEL7(1), SHIFT_VALUE(8)},
	{"XBAR_SEL4_SEL8_MASK", XBAR_SEL4_SEL8_MASK, MASK(0,6)},
	{"XBAR_SEL4_SEL8_SHIFT", XBAR_SEL4_SEL8_SHIFT, SHIFT(0)},
	{"XBAR_SEL4_SEL8_VALUE", XBAR_SEL4_SEL8(1), SHIFT_VALUE(0)},
	{"XBAR_SEL4_SEL9_MASK", XBAR_SEL4_SEL9_MASK, MASK(8,6)},
	{"XBAR_SEL4_SEL9_SHIFT", XBAR_SEL4_SEL9_SHIFT, SHIFT(8)},
	{"XBAR_SEL4_SEL9_VALUE", XBAR_SEL4_SEL9(1), SHIFT_VALUE(8)},
	{"XBAR_SEL5_SEL10_MASK", XBAR_SEL5_SEL10_MASK, MASK(0,6)},
	{"XBAR_SEL5_SEL10_SHIFT", XBAR_SEL5_SEL10_SHIFT, SHIFT(0)},
	{"XBAR_SEL5_SEL10_VALUE", XBAR_SEL5_SEL10(1), SHIFT_VALUE(0)},
	{"XBAR_SEL5_SEL11_MASK", XBAR_SEL5_SEL11_MASK, MASK(8,6)},
	{"XBAR_SEL5_SEL11_SHIFT", XBAR_SEL5_SEL11_SHIFT, SHIFT(8)},
	{"XBAR_SEL5_SEL11_VALUE", XBAR_SEL5_SEL11(1), SHIFT_VALUE(8)},
	{"XBAR_SEL6_SEL12_MASK", XBAR_SEL6_SEL12_MASK, MASK(0,6)},
	{"XBAR_SEL6_SEL12_SHIFT", XBAR_SEL6_SEL12_SHIFT, SHIFT(0)},
	{"XBAR_SEL6_SEL12_VALUE", XBAR_SEL6_SEL12(1), SHIFT_VALUE(0)},
	{"XBAR_SEL6_SEL13_MASK", XBAR_SEL6_SEL13_MASK, MASK(8,6)},
	{"XBAR_SEL6_SEL13_SHIFT", XBAR_SEL6_SEL13_SHIFT, SHIFT(8)},
	{"XBAR_SEL6_SEL13_VALUE", XBAR_SEL6_SEL13(1), SHIFT_VALUE(8)},
	{"XBAR_SEL7_SEL14_MASK", XBAR_SEL7_SEL14_MASK, MASK(0,6)},
	{"XBAR_SEL7_SEL14_SHIFT", XBAR_SEL7_SEL14_SHIFT, SHIFT(0)},
	{"XBAR_SEL7_SEL14_VALUE", XBAR_SEL7_SEL14(1), SHIFT_VALUE(0)},
	{"XBAR_SEL7_SEL15_MASK", XBAR_SEL7_SEL15_MASK, MASK(8,6)},
	{"XBAR_SEL7_SEL15_SHIFT", XBAR_SEL7_SEL15_SHIFT, SHIFT(8)},
	{"XBAR_SEL7_SEL15_VALUE", XBAR_SEL7_SEL15(1), SHIFT_VALUE(8)},
	{"XBAR_SEL8_SEL16_MASK", XBAR_SEL8_SEL16_MASK, MASK(0,6)},
	{"XBAR_SEL8_SEL16_SHIFT", XBAR_SEL8_SEL16_SHIFT, SHIFT(0)},
	{"XBAR_SEL8_SEL16_VALUE", XBAR_SEL8_SEL16(1), SHIFT_VALUE(0)},
	{"XBAR_SEL8_SEL17_MASK", XBAR_SEL8_SEL17_MASK, MASK(8,6)},
	{"XBAR_SEL8_SEL17_SHIFT", XBAR_SEL8_SEL17_SHIFT, SHIFT(8)},
	{"XBAR_SEL8_SEL17_VALUE", XBAR_SEL8_SEL17(1), SHIFT_VALUE(8)},
	{"XBAR_SEL9_SEL18_MASK", XBAR_SEL9_SEL18_MASK, MASK(0,6)},
	{"XBAR_SEL9_SEL18_SHIFT", XBAR_SEL9_SEL18_SHIFT, SHIFT(0)},
	{"XBAR_SEL9_SEL18_VALUE", XBAR_SEL9_SEL18(1), SHIFT_VALUE(0)},
	{"XBAR_SEL9_SEL19_MASK", XBAR_SEL9_SEL19_MASK, MASK(8,6)},
	{"XBAR_SEL9_SEL19_SHIFT", XBAR_SEL9_SEL19_SHIFT, SHIFT(8)},
	{"XBAR_SEL9_SEL19_VALUE", XBAR_SEL9_SEL19(1), SHIFT_VALUE(8)},
	{"XBAR_SEL10_SEL20_MASK", XBAR_SEL10_SEL20_MASK, MASK(0,5)},
	{"XBAR_SEL10_SEL20_SHIFT", XBAR_SEL10_SEL20_SHIFT, SHIFT(0)},
	{"XBAR_SEL10_SEL20_VALUE", XBAR_SEL10_SEL20(1), SHIFT_VALUE(0)},
	{"XBAR_SEL10_SEL21_MASK", XBAR_SEL10_SEL21_MASK, MASK(8,5)},
	{"XBAR_SEL10_SEL21_SHIFT", XBAR_SEL10_SEL21_SHIFT, SHIFT(8)},
	{"XBAR_SEL10_SEL21_VALUE", XBAR_SEL10_SEL21(1), SHIFT_VALUE(8)},
	{"XBAR_SEL11_SEL22_MASK", XBAR_SEL11_SEL22_MASK, MASK(0,6)},
	{"XBAR_SEL11_SEL22_SHIFT", XBAR_SEL11_SEL22_SHIFT, SHIFT(0)},
	{"XBAR_SEL11_SEL22_VALUE", XBAR_SEL11_SEL22(1), SHIFT_VALUE(0)},
	{"XBAR_SEL11_SEL23_MASK", XBAR_SEL11_SEL23_MASK, MASK(8,6)},
	{"XBAR_SEL11_SEL23_SHIFT", XBAR_SEL11_SEL23_SHIFT, SHIFT(8)},
	{"XBAR_SEL11_SEL23_VALUE", XBAR_SEL11_SEL23(1), SHIFT_VALUE(8)},
	{"XBAR_SEL12_SEL24_MASK", XBAR_SEL12_SEL24_MASK, MASK(0,5)},
	{"XBAR_SEL12_SEL24_SHIFT", XBAR_SEL12_SEL24_SHIFT, SHIFT(0)},
	{"XBAR_SEL12_SEL24_VALUE", XBAR_SEL12_SEL24(1), SHIFT_VALUE(0)},
	{"XBAR_SEL12_SEL25_MASK", XBAR_SEL12_SEL25_MASK, MASK(8,5)},
	{"XBAR_SEL12_SEL25_SHIFT", XBAR_SEL12_SEL25_SHIFT, SHIFT(8)},
	{"XBAR_SEL12_SEL25_VALUE", XBAR_SEL12_SEL25(1), SHIFT_VALUE(8)},
	{"XBAR_SEL13_SEL26_MASK", XBAR_SEL13_SEL26_MASK, MASK(0,6)},
	{"XBAR_SEL13_SEL26_SHIFT", XBAR_SEL13_SEL26_SHIFT, SHIFT(0)},
	{"XBAR_SEL13_SEL26_VALUE", XBAR_SEL13_SEL26(1), SHIFT_VALUE(0)},
	{"XBAR_SEL13_SEL27_MASK", XBAR_SEL13_SEL27_MASK, MASK(8,6)},
	{"XBAR_SEL13_SEL27_SHIFT", XBAR_SEL13_SEL27_SHIFT, SHIFT(8)},
	{"XBAR_SEL13_SEL27_VALUE", XBAR_SEL13_SEL27(1), SHIFT_VALUE(8)},
	{"XBAR_SEL14_SEL28_MASK", XBAR_SEL14_SEL28_MASK, MASK(0,6)},
	{"XBAR_SEL14_SEL28_SHIFT", XBAR_SEL14_SEL28_SHIFT, SHIFT(0)},
	{"XBAR_SEL14_SEL28_VALUE", XBAR_SEL14_SEL28(1), SHIFT_VALUE(0)},
	{"XBAR_SEL14_SEL29_MASK", XBAR_SEL14_SEL29_MASK, MASK(8,6)},
	{"XBAR_SEL14_SEL29_SHIFT", XBAR_SEL14_SEL29_SHIFT, SHIFT(8)},
	{"XBAR_SEL14_SEL29_VALUE", XBAR_SEL14_SEL29(1), SHIFT_VALUE(8)},
	{"XBAR_SEL15_SEL30_MASK", XBAR_SEL15_SEL30_MASK, MASK(0,5)},
	{"XBAR_SEL15_SEL30_SHIFT", XBAR_SEL15_SEL30_SHIFT, SHIFT(0)},
	{"XBAR_SEL15_SEL30_VALUE", XBAR_SEL15_SEL30(1), SHIFT_VALUE(0)},
	{"XBAR_SEL15_SEL31_MASK", XBAR_SEL15_SEL31_MASK, MASK(8,5)},
	{"XBAR_SEL15_SEL31_SHIFT", XBAR_SEL15_SEL31_SHIFT, SHIFT(8)},
	{"XBAR_SEL15_SEL31_VALUE", XBAR_SEL15_SEL31(1), SHIFT_VALUE(8)},
	{"XBAR_SEL16_SEL32_MASK", XBAR_SEL16_SEL32_MASK, MASK(0,6)},
	{"XBAR_SEL16_SEL32_SHIFT", XBAR_SEL16_SEL32_SHIFT, SHIFT(0)},
	{"XBAR_SEL16_SEL32_VALUE", XBAR_SEL16_SEL32(1), SHIFT_VALUE(0)},
	{"XBAR_CTRL0_DEN0_MASK", XBAR_CTRL0_DEN0_MASK, MASK(0,1)},
	{"XBAR_CTRL0_DEN0_SHIFT", XBAR_CTRL0_DEN0_SHIFT, SHIFT(0)},
	{"XBAR_CTRL0_IEN0_MASK", XBAR_CTRL0_IEN0_MASK, MASK(1,1)},
	{"XBAR_CTRL0_IEN0_SHIFT", XBAR_CTRL0_IEN0_SHIFT, SHIFT(1)},
	{"XBAR_CTRL0_EDGE0_MASK", XBAR_CTRL0_EDGE0_MASK, MASK(2,2)},
	{"XBAR_CTRL0_EDGE0_SHIFT", XBAR_CTRL0_EDGE0_SHIFT, SHIFT(2)},
	{"XBAR_CTRL0_EDGE0_VALUE", XBAR_CTRL0_EDGE0(1), SHIFT_VALUE(2)},
	{"XBAR_CTRL0_STS0_MASK", XBAR_CTRL0_STS0_MASK, MASK(4,1)},
	{"XBAR_CTRL0_STS0_SHIFT", XBAR_CTRL0_STS0_SHIFT, SHIFT(4)},
	{"CMP_DACCR_DACEN_MASK", CMP_DACCR_DACEN_MASK, MASK(7,1)},
	{"CMP_DACCR_DACEN_SHIFT", CMP_DACCR_DACEN_SHIFT, SHIFT(7)},
	{"CMP_CR0_HYSTCTR_MASK", CMP_CR0_HYSTCTR_MASK, MASK(0,2)},
	{"CMP_CR0_HYSTCTR_SHIFT", CMP_CR0_HYSTCTR_SHIFT, SHIFT(0)},
	{"CMP_CR0_HYSTCTR_VALUE", CMP_CR0_HYSTCTR(1), SHIFT_VALUE(0)},
	{"CMP_CR0_FILTER_CNT_MASK", CMP_CR0_FILTER_CNT_MASK, MASK(4,3)},
	{"CMP_CR0_FILTER_CNT_SHIFT", CMP_CR0_FILTER_CNT_SHIFT, SHIFT(4)},
	{"CMP_CR0_FILTER_CNT_VALUE", CMP_CR0_FILTER_CNT(1), SHIFT_VALUE(4)},
	{"CMP_CR1_EN_MASK", CMP_CR1_EN_MASK, MASK(0,1)},
	{"CMP_CR1_EN_SHIFT", CMP_CR1_EN_SHIFT, SHIFT(0)},
	{"CMP_CR1_OPE_MASK", CMP_CR1_OPE_MASK, MASK(1,1)},
	{"CMP_CR1_OPE_SHIFT", CMP_CR1_OPE_SHIFT, SHIFT(1)},
	{"CMP_CR1_COS_MASK", CMP_CR1_COS_MASK, MASK(2,1)},
	{"CMP_CR1_COS_SHIFT", CMP_CR1_COS_SHIFT, SHIFT(2)},
	{"CMP_CR1_INV_MASK", CMP_CR1_INV_MASK, MASK(3,1)},
	{"CMP_CR1_INV_SHIFT", CMP_CR1_INV_SHIFT, SHIFT(3)},
	{"CMP_CR1_PMODE_MASK", CMP_CR1_PMODE_MASK, MASK(4,1)},
	{"CMP_CR1_PMODE_SHIFT", CMP_CR1_PMODE_SHIFT, SHIFT(4)},
	{"CMP_CR1_TRIGM_MASK", CMP_CR1_TRIGM_MASK, MASK(5,1)},
	{"CMP_CR1_TRIGM_SHIFT", CMP_CR1_TRIGM_SHIFT, SHIFT(5)},
	{"CMP_CR1_WE_MASK", CMP_CR1_WE_MASK, MASK(6,1)},
	{"CMP_CR1_WE_SHIFT", CMP_CR1_WE_SHIFT, SHIFT(6)},
	{"CMP_CR1_SE_MASK", CMP_CR1_SE_MASK, MASK(7,1)},
	{"CMP_CR1_SE_SHIFT", CMP_CR1_SE_SHIFT, SHIFT(7)},
	{"CMP_FPR_FILT_PER_MASK", CMP_FPR_FILT_PER_MASK, MASK(0,8)},
	{"CMP_FPR_FILT_PER_SHIFT", CMP_FPR_FILT_PER_SHIFT, SHIFT(0)},
	{"CMP_FPR_FILT_PER_VALUE", CMP_FPR_FILT_PER(1), SHIFT_VALUE(0)},
	{"CMP_SCR_COUT_MASK", CMP_SCR_COUT_MASK, MASK(0,1)},
	{"CMP_SCR_COUT_SHIFT", CMP_SCR_COUT_SHIFT, SHIFT(0)},
	{"CMP_SCR_CFF_MASK", CMP_SCR_CFF_MASK, MASK(1,1)},
	{"CMP_SCR_CFF_SHIFT", CMP_SCR_CFF_SHIFT, SHIFT(1)},
	{"CMP_SCR_CFR_MASK", CMP_SCR_CFR_MASK, MASK(2,1)},
	{"CMP_SCR_CFR_SHIFT", CMP_SCR_CFR_SHIFT, SHIFT(2)},
	{"CMP_SCR_IEF_MASK", CMP_SCR_IEF_MASK, MASK(3,1)},
	{"CMP_SCR_IEF_SHIFT", CMP_SCR_IEF_SHIFT, SHIFT(3)},
	{"CMP_SCR_IER_MASK", CMP_SCR_IER_MASK, MASK(4,1)},
	{"CMP_SCR_IER_SHIFT", CMP_SCR_IER_SHIFT, SHIFT(4)},
	{"CMP_SCR_DMAEN_MASK", CMP_SCR_DMAEN_MASK, MASK(6,1)},
	{"CMP_SCR_DMAEN_SHIFT", CMP_SCR_DMAEN_SHIFT, SHIFT(6)},
	{"CMP_DACCR_VOSEL_MASK", CMP_DACCR_VOSEL_MASK, MASK(0,6)},
	{"CMP_DACCR_VOSEL_SHIFT", CMP_DACCR_VOSEL_SHIFT, SHIFT(0)},
	{"CMP_DACCR_VOSEL_VALUE", CMP_DACCR_VOSEL(1), SHIFT_VALUE(0)},
	{"CMP_DACCR_VRSEL_MASK", CMP_DACCR_VRSEL_MASK, MASK(6,1)},
	{"CMP_DACCR_VRSEL_SHIFT", CMP_DACCR_VRSEL_SHIFT, SHIFT(6)},
	{"CMP_MUXCR_MSEL_MASK", CMP_MUXCR_MSEL_MASK, MASK(0,3)},
	{"CMP_MUXCR_MSEL_SHIFT", CMP_MUXCR_MSEL_SHIFT, SHIFT(0)},
	{"CMP_MUXCR_MSEL_VALUE", CMP_MUXCR_MSEL(1), SHIFT_VALUE(0)},
	{"CMP_MUXCR_PSEL_MASK", CMP_MUXCR_PSEL_MASK, MASK(3,3)},
	{"CMP_MUXCR_PSEL_SHIFT", CMP_MUXCR_PSEL_SHIFT, SHIFT(3)},
	{"CMP_MUXCR_PSEL_VALUE", CMP_MUXCR_PSEL(1), SHIFT_VALUE(3)},
	{"DMAMUX_CHCFG_SOURCE_MASK", DMAMUX_CHCFG_SOURCE_MASK, MASK(0,6)},
	{"DMAMUX_CHCFG_SOURCE_SHIFT", DMAMUX_CHCFG_SOURCE_SHIFT, SHIFT(0)},
	{"DMAMUX_CHCFG_SOURCE_VALUE", DMAMUX_CHCFG_SOURCE(1), SHIFT_VALUE(0)},
	{"DMAMUX_CHCFG_TRIG_MASK", DMAMUX_CHCFG_TRIG_MASK, MASK(6,1)},
	{"DMAMUX_CHCFG_TRIG_SHIFT", DMAMUX_CHCFG_TRIG_SHIFT, SHIFT(6)},
	{"DMAMUX_CHCFG_ENBL_MASK", DMAMUX_CHCFG_ENBL_MASK, MASK(7,1)},
	{"DMAMUX_CHCFG_ENBL_SHIFT", DMAMUX_CHCFG_ENBL_SHIFT, SHIFT(7)},
	{"GPIO_PDOR_PDO_MASK", GPIO_PDOR_PDO_MASK, MASK(0,8)},
	{"GPIO_PDOR_PDO_SHIFT", GPIO_PDOR_PDO_SHIFT, SHIFT(0)},
	{"GPIO_PDOR_PDO_VALUE", GPIO_PDOR_PDO(1), SHIFT_VALUE(0)},
	{"GPIO_PDIR_PDI_MASK", GPIO_PDIR_PDI_MASK, MASK(0,8)},
	{"GPIO_PDIR_PDI_SHIFT", GPIO_PDIR_PDI_SHIFT, SHIFT(0)},
	{"GPIO_PDIR_PDI_VALUE", GPIO_PDIR_PDI(1), SHIFT_VALUE(0)},
	{"GPIO_PDDR_PDD_MASK", GPIO_PDDR_PDD_MASK, MASK(0,8)},
	{"GPIO_PDDR_PDD_SHIFT", GPIO_PDDR_PDD_SHIFT, SHIFT(0)},
	{"GPIO_PDDR_PDD_VALUE", GPIO_PDDR_PDD(1), SHIFT_VALUE(0)},
	{"GPIO_GACR_ACB_MASK", GPIO_GACR_ACB_MASK, MASK(0,3)},
	{"GPIO_GACR_ACB_SHIFT", GPIO_GACR_ACB_SHIFT, SHIFT(0)},
	{"GPIO_GACR_ACB_VALUE", GPIO_GACR_ACB(1), SHIFT_VALUE(0)},
	{"GPIO_GACR_ROB_MASK", GPIO_GACR_ROB_MASK, MASK(7,1)},
	{"GPIO_GACR_ROB_SHIFT", GPIO_GACR_ROB_SHIFT, SHIFT(7)},
	{"I2C_A1_AD_MASK", I2C_A1_AD_MASK, MASK(1,7)},
	{"I2C_A1_AD_SHIFT", I2C_A1_AD_SHIFT, SHIFT(1)},
	{"I2C_A1_AD_VALUE", I2C_A1_AD(1), SHIFT_VALUE(1)},
	{"I2C_F_ICR_MASK", I2C_F_ICR_MASK, MASK(0,6)},
	{"I2C_F_ICR_SHIFT", I2C_F_ICR_SHIFT, SHIFT(0)},
	{"I2C_F_ICR_VALUE", I2C_F_ICR(1), SHIFT_VALUE(0)},
	{"I2C_F_MULT_MASK", I2C_F_MULT_MASK, MASK(6,2)},
	{"I2C_F_MULT_SHIFT", I2C_F_MULT_SHIFT, SHIFT(6)},
	{"I2C_F_MULT_VALUE", I2C_F_MULT(1), SHIFT_VALUE(6)},
	{"I2C_C1_WUEN_MASK", I2C_C1_WUEN_MASK, MASK(1,1)},
	{"I2C_C1_WUEN_SHIFT", I2C_C1_WUEN_SHIFT, SHIFT(1)},
	{"I2C_C1_RSTA_MASK", I2C_C1_RSTA_MASK, MASK(2,1)},
	{"I2C_C1_RSTA_SHIFT", I2C_C1_RSTA_SHIFT, SHIFT(2)},
	{"I2C_C1_TXAK_MASK", I2C_C1_TXAK_MASK, MASK(3,1)},
	{"I2C_C1_TXAK_SHIFT", I2C_C1_TXAK_SHIFT, SHIFT(3)},
	{"I2C_C1_TX_MASK", I2C_C1_TX_MASK, MASK(4,1)},
	{"I2C_C1_TX_SHIFT", I2C_C1_TX_SHIFT, SHIFT(4)},
	{"I2C_C1_MST_MASK", I2C_C1_MST_MASK, MASK(5,1)},
	{"I2C_C1_MST_SHIFT", I2C_C1_MST_SHIFT, SHIFT(5)},
	{"I2C_C1_IICIE_MASK", I2C_C1_IICIE_MASK, MASK(6,1)},
	{"I2C_C1_IICIE_SHIFT", I2C_C1_IICIE_SHIFT, SHIFT(6)},
	{"I2C_C1_IICEN_MASK", I2C_C1_IICEN_MASK, MASK(7,1)},
	{"I2C_C1_IICEN_SHIFT", I2C_C1_IICEN_SHIFT, SHIFT(7)},
	{"I2C_S_RXAK_MASK", I2C_S_RXAK_MASK, MASK(0,1)},
	{"I2C_S_RXAK_SHIFT", I2C_S_RXAK_SHIFT, SHIFT(0)},
	{"I2C_S_IICIF_MASK", I2C_S_IICIF_MASK, MASK(1,1)},
	{"I2C_S_IICIF_SHIFT", I2C_S_IICIF_SHIFT, SHIFT(1)},
	{"I2C_S_SRW_MASK", I2C_S_SRW_MASK, MASK(2,1)},
	{"I2C_S_SRW_SHIFT", I2C_S_SRW_SHIFT, SHIFT(2)},
	{"I2C_S_RAM_MASK", I2C_S_RAM_MASK, MASK(3,1)},
	{"I2C_S_RAM_SHIFT", I2C_S_RAM_SHIFT, SHIFT(3)},
	{"I2C_S_ARBL_MASK", I2C_S_ARBL_MASK, MASK(4,1)},
	{"I2C_S_ARBL_SHIFT", I2C_S_ARBL_SHIFT, SHIFT(4)},
	{"I2C_S_BUSY_MASK", I2C_S_BUSY_MASK, MASK(5,1)},
	{"I2C_S_BUSY_SHIFT", I2C_S_BUSY_SHIFT, SHIFT(5)},
	{"I2C_S_IAAS_MASK", I2C_S_IAAS_MASK, MASK(6,1)},
	{"I2C_S_IAAS_SHIFT", I2C_S_IAAS_SHIFT, SHIFT(6)},
	{"I2C_S_TCF_MASK", I2C_S_TCF_MASK, MASK(7,1)},
	{"I2C_S_TCF_SHIFT", I2C_S_TCF_SHIFT, SHIFT(7)},
	{"I2C_D_DATA_MASK", I2C_D_DATA_MASK, MASK(0,8)},
	{"I2C_D_DATA_SHIFT", I2C_D_DATA_SHIFT, SHIFT(0)},
	{"I2C_D_DATA_VALUE", I2C_D_DATA(1), SHIFT_VALUE(0)},
	{"I2C_C2_AD_MASK", I2C_C2_AD_MASK, MASK(0,3)},
	{"I2C_C2_AD_SHIFT", I2C_C2_AD_SHIFT, SHIFT(0)},
	{"I2C_C2_AD_VALUE", I2C_C2_AD(1), SHIFT_VALUE(0)},
	{"I2C_C2_RMEN_MASK", I2C_C2_RMEN_MASK, MASK(3,1)},
	{"I2C_C2_RMEN_SHIFT", I2C_C2_RMEN_SHIFT, SHIFT(3)},
	{"I2C_C2_SBRC_MASK", I2C_C2_SBRC_MASK, MASK(4,1)},
	{"I2C_C2_SBRC_SHIFT", I2C_C2_SBRC_SHIFT, SHIFT(4)},
	{"I2C_C2_ADEXT_MASK", I2C_C2_ADEXT_MASK, MASK(6,1)},
	{"I2C_C2_ADEXT_SHIFT", I2C_C2_ADEXT_SHIFT, SHIFT(6)},
	{"I2C_C2_GCAEN_MASK", I2C_C2_GCAEN_MASK, MASK(7,1)},
	{"I2C_C2_GCAEN_SHIFT", I2C_C2_GCAEN_SHIFT, SHIFT(7)},
	{"I2C_FLT_FLT_MASK", I2C_FLT_FLT_MASK, MASK(0,4)},
	{"I2C_FLT_FLT_SHIFT", I2C_FLT_FLT_SHIFT, SHIFT(0)},
	{"I2C_FLT_FLT_VALUE", I2C_FLT_FLT(1), SHIFT_VALUE(0)},
	{"I2C_FLT_STARTF_MASK", I2C_FLT_STARTF_MASK, MASK(4,1)},
	{"I2C_FLT_STARTF_SHIFT", I2C_FLT_STARTF_SHIFT, SHIFT(4)},
	{"I2C_FLT_SSIE_MASK", I2C_FLT_SSIE_MASK, MASK(5,1)},
	{"I2C_FLT_SSIE_SHIFT", I2C_FLT_SSIE_SHIFT, SHIFT(5)},
	{"I2C_FLT_STOPF_MASK", I2C_FLT_STOPF_MASK, MASK(6,1)},
	{"I2C_FLT_STOPF_SHIFT", I2C_FLT_STOPF_SHIFT, SHIFT(6)},
	{"I2C_FLT_SHEN_MASK", I2C_FLT_SHEN_MASK, MASK(7,1)},
	{"I2C_FLT_SHEN_SHIFT", I2C_FLT_SHEN_SHIFT, SHIFT(7)},
	{"I2C_RA_RAD_MASK", I2C_RA_RAD_MASK, MASK(1,7)},
	{"I2C_RA_RAD_SHIFT", I2C_RA_RAD_SHIFT, SHIFT(1)},
	{"I2C_RA_RAD_VALUE", I2C_RA_RAD(1), SHIFT_VALUE(1)},
	{"I2C_SMB_SHTF2IE_MASK", I2C_SMB_SHTF2IE_MASK, MASK(0,1)},
	{"I2C_SMB_SHTF2IE_SHIFT", I2C_SMB_SHTF2IE_SHIFT, SHIFT(0)},
	{"I2C_SMB_SHTF2_MASK", I2C_SMB_SHTF2_MASK, MASK(1,1)},
	{"I2C_SMB_SHTF2_SHIFT", I2C_SMB_SHTF2_SHIFT, SHIFT(1)},
	{"I2C_SMB_SHTF1_MASK", I2C_SMB_SHTF1_MASK, MASK(2,1)},
	{"I2C_SMB_SHTF1_SHIFT", I2C_SMB_SHTF1_SHIFT, SHIFT(2)},
	{"I2C_SMB_SLTF_MASK", I2C_SMB_SLTF_MASK, MASK(3,1)},
	{"I2C_SMB_SLTF_SHIFT", I2C_SMB_SLTF_SHIFT, SHIFT(3)},
	{"I2C_SMB_TCKSEL_MASK", I2C_SMB_TCKSEL_MASK, MASK(4,1)},
	{"I2C_SMB_TCKSEL_SHIFT", I2C_SMB_TCKSEL_SHIFT, SHIFT(4)},
	{"I2C_SMB_SIICAEN_MASK", I2C_SMB_SIICAEN_MASK, MASK(5,1)},
	{"I2C_SMB_SIICAEN_SHIFT", I2C_SMB_SIICAEN_SHIFT, SHIFT(5)},
	{"I2C_SMB_ALERTEN_MASK", I2C_SMB_ALERTEN_MASK, MASK(6,1)},
	{"I2C_SMB_ALERTEN_SHIFT", I2C_SMB_ALERTEN_SHIFT, SHIFT(6)},
	{"I2C_SMB_FACK_MASK", I2C_SMB_FACK_MASK, MASK(7,1)},
	{"I2C_SMB_FACK_SHIFT", I2C_SMB_FACK_SHIFT, SHIFT(7)},
	{"I2C_A2_SAD_MASK", I2C_A2_SAD_MASK, MASK(1,7)},
	{"I2C_A2_SAD_SHIFT", I2C_A2_SAD_SHIFT, SHIFT(1)},
	{"I2C_A2_SAD_VALUE", I2C_A2_SAD(1), SHIFT_VALUE(1)},
	{"I2C_SLTH_SSLT_MASK", I2C_SLTH_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTH_SSLT_SHIFT", I2C_SLTH_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTH_SSLT_VALUE", I2C_SLTH_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_SLTL_SSLT_MASK", I2C_SLTL_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTL_SSLT_SHIFT", I2C_SLTL_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTL_SSLT_VALUE", I2C_SLTL_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_C1_DMAEN_MASK", I2C_C1_DMAEN_MASK, MASK(0,1)},
	{"I2C_C1_DMAEN_SHIFT", I2C_C1_DMAEN_SHIFT, SHIFT(0)},
	{"I2C_C2_HDRS_MASK", I2C_C2_HDRS_MASK, MASK(5,1)},
	{"I2C_C2_HDRS_SHIFT", I2C_C2_HDRS_SHIFT, SHIFT(5)},
	{"PIT_MCR_FRZ_MASK", PIT_MCR_FRZ_MASK, MASK(0,1)},
	{"PIT_MCR_FRZ_SHIFT", PIT_MCR_FRZ_SHIFT, SHIFT(0)},
	{"PIT_MCR_MDIS_MASK", PIT_MCR_MDIS_MASK, MASK(1,1)},
	{"PIT_MCR_MDIS_SHIFT", PIT_MCR_MDIS_SHIFT, SHIFT(1)},
	{"PIT_LDVAL_TSV_MASK", PIT_LDVAL_TSV_MASK, MASK(0,32)},
	{"PIT_LDVAL_TSV_SHIFT", PIT_LDVAL_TSV_SHIFT, SHIFT(0)},
	{"PIT_LDVAL_TSV_VALUE", PIT_LDVAL_TSV(1), SHIFT_VALUE(0)},
	{"PIT_CVAL_TVL_MASK", PIT_CVAL_TVL_MASK, MASK(0,32)},
	{"PIT_CVAL_TVL_SHIFT", PIT_CVAL_TVL_SHIFT, SHIFT(0)},
	{"PIT_CVAL_TVL_VALUE", PIT_CVAL_TVL(1), SHIFT_VALUE(0)},
	{"PIT_TCTRL_TEN_MASK", PIT_TCTRL_TEN_MASK, MASK(0,1)},
	{"PIT_TCTRL_TEN_SHIFT", PIT_TCTRL_TEN_SHIFT, SHIFT(0)},
	{"PIT_TCTRL_TIE_MASK", PIT_TCTRL_TIE_MASK, MASK(1,1)},
	{"PIT_TCTRL_TIE_SHIFT", PIT_TCTRL_TIE_SHIFT, SHIFT(1)},
	{"PIT_TCTRL_CHN_MASK", PIT_TCTRL_CHN_MASK, MASK(2,1)},
	{"PIT_TCTRL_CHN_SHIFT", PIT_TCTRL_CHN_SHIFT, SHIFT(2)},
	{"PIT_TFLG_TIF_MASK", PIT_TFLG_TIF_MASK, MASK(0,1)},
	{"PIT_TFLG_TIF_SHIFT", PIT_TFLG_TIF_SHIFT, SHIFT(0)},
	{"PORT_PCR_PS_MASK", PORT_PCR_PS_MASK, MASK(0,1)},
	{"PORT_PCR_PS_SHIFT", PORT_PCR_PS_SHIFT, SHIFT(0)},
	{"PORT_PCR_PE_MASK", PORT_PCR_PE_MASK, MASK(1,1)},
	{"PORT_PCR_PE_SHIFT", PORT_PCR_PE_SHIFT, SHIFT(1)},
	{"PORT_PCR_SRE_MASK", PORT_PCR_SRE_MASK, MASK(2,1)},
	{"PORT_PCR_SRE_SHIFT", PORT_PCR_SRE_SHIFT, SHIFT(2)},
	{"PORT_PCR_MUX_MASK", PORT_PCR_MUX_MASK, MASK(8,3)},
	{"PORT_PCR_MUX_SHIFT", PORT_PCR_MUX_SHIFT, SHIFT(8)},
	{"PORT_PCR_MUX_VALUE", PORT_PCR_MUX(1), SHIFT_VALUE(8)},
	{"PORT_PCR_IRQC_MASK", PORT_PCR_IRQC_MASK, MASK(16,4)},
	{"PORT_PCR_IRQC_SHIFT", PORT_PCR_IRQC_SHIFT, SHIFT(16)},
	{"PORT_PCR_IRQC_VALUE", PORT_PCR_IRQC(1), SHIFT_VALUE(16)},
	{"PORT_PCR_ISF_MASK", PORT_PCR_ISF_MASK, MASK(24,1)},
	{"PORT_PCR_ISF_SHIFT", PORT_PCR_ISF_SHIFT, SHIFT(24)},
	{"PORT_GPCLR_GPWD_MASK", PORT_GPCLR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCLR_GPWD_SHIFT", PORT_GPCLR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCLR_GPWD_VALUE", PORT_GPCLR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCHR_GPWD_MASK", PORT_GPCHR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCHR_GPWD_SHIFT", PORT_GPCHR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCHR_GPWD_VALUE", PORT_GPCHR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCLR_GPWE_MASK", PORT_GPCLR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCLR_GPWE_SHIFT", PORT_GPCLR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCLR_GPWE_VALUE", PORT_GPCLR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_GPCHR_GPWE_MASK", PORT_GPCHR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCHR_GPWE_SHIFT", PORT_GPCHR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCHR_GPWE_VALUE", PORT_GPCHR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_ISFR_ISF_MASK", PORT_ISFR_ISF_MASK, MASK(0,32)},
	{"PORT_ISFR_ISF_SHIFT", PORT_ISFR_ISF_SHIFT, SHIFT(0)},
	{"PORT_ISFR_ISF_VALUE", PORT_ISFR_ISF(1), SHIFT_VALUE(0)},
	{"PORT_PCR_LK_MASK", PORT_PCR_LK_MASK, MASK(15,1)},
	{"PORT_PCR_LK_SHIFT", PORT_PCR_LK_SHIFT, SHIFT(15)},
	{"SPI_S_MODF_MASK", SPI_S_MODF_MASK, MASK(4,1)},
	{"SPI_S_MODF_SHIFT", SPI_S_MODF_SHIFT, SHIFT(4)},
	{"SPI_S_SPTEF_MASK", SPI_S_SPTEF_MASK, MASK(5,1)},
	{"SPI_S_SPTEF_SHIFT", SPI_S_SPTEF_SHIFT, SHIFT(5)},
	{"SPI_S_SPMF_MASK", SPI_S_SPMF_MASK, MASK(6,1)},
	{"SPI_S_SPMF_SHIFT", SPI_S_SPMF_SHIFT, SHIFT(6)},
	{"SPI_S_SPRF_MASK", SPI_S_SPRF_MASK, MASK(7,1)},
	{"SPI_S_SPRF_SHIFT", SPI_S_SPRF_SHIFT, SHIFT(7)},
	{"SPI_BR_SPR_MASK", SPI_BR_SPR_MASK, MASK(0,4)},
	{"SPI_BR_SPR_SHIFT", SPI_BR_SPR_SHIFT, SHIFT(0)},
	{"SPI_BR_SPR_VALUE", SPI_BR_SPR(1), SHIFT_VALUE(0)},
	{"SPI_BR_SPPR_MASK", SPI_BR_SPPR_MASK, MASK(4,3)},
	{"SPI_BR_SPPR_SHIFT", SPI_BR_SPPR_SHIFT, SHIFT(4)},
	{"SPI_BR_SPPR_VALUE", SPI_BR_SPPR(1), SHIFT_VALUE(4)},
	{"SPI_C2_SPC0_MASK", SPI_C2_SPC0_MASK, MASK(0,1)},
	{"SPI_C2_SPC0_SHIFT", SPI_C2_SPC0_SHIFT, SHIFT(0)},
	{"SPI_C2_SPISWAI_MASK", SPI_C2_SPISWAI_MASK, MASK(1,1)},
	{"SPI_C2_SPISWAI_SHIFT", SPI_C2_SPISWAI_SHIFT, SHIFT(1)},
	{"SPI_C2_RXDMAE_MASK", SPI_C2_RXDMAE_MASK, MASK(2,1)},
	{"SPI_C2_RXDMAE_SHIFT", SPI_C2_RXDMAE_SHIFT, SHIFT(2)},
	{"SPI_C2_BIDIROE_MASK", SPI_C2_BIDIROE_MASK, MASK(3,1)},
	{"SPI_C2_BIDIROE_SHIFT", SPI_C2_BIDIROE_SHIFT, SHIFT(3)},
	{"SPI_C2_MODFEN_MASK", SPI_C2_MODFEN_MASK, MASK(4,1)},
	{"SPI_C2_MODFEN_SHIFT", SPI_C2_MODFEN_SHIFT, SHIFT(4)},
	{"SPI_C2_TXDMAE_MASK", SPI_C2_TXDMAE_MASK, MASK(5,1)},
	{"SPI_C2_TXDMAE_SHIFT", SPI_C2_TXDMAE_SHIFT, SHIFT(5)},
	{"SPI_C2_SPIMODE_MASK", SPI_C2_SPIMODE_MASK, MASK(6,1)},
	{"SPI_C2_SPIMODE_SHIFT", SPI_C2_SPIMODE_SHIFT, SHIFT(6)},
	{"SPI_C2_SPMIE_MASK", SPI_C2_SPMIE_MASK, MASK(7,1)},
	{"SPI_C2_SPMIE_SHIFT", SPI_C2_SPMIE_SHIFT, SHIFT(7)},
	{"SPI_C1_LSBFE_MASK", SPI_C1_LSBFE_MASK, MASK(0,1)},
	{"SPI_C1_LSBFE_SHIFT", SPI_C1_LSBFE_SHIFT, SHIFT(0)},
	{"SPI_C1_SSOE_MASK", SPI_C1_SSOE_MASK, MASK(1,1)},
	{"SPI_C1_SSOE_SHIFT", SPI_C1_SSOE_SHIFT, SHIFT(1)},
	{"SPI_C1_CPHA_MASK", SPI_C1_CPHA_MASK, MASK(2,1)},
	{"SPI_C1_CPHA_SHIFT", SPI_C1_CPHA_SHIFT, SHIFT(2)},
	{"SPI_C1_CPOL_MASK", SPI_C1_CPOL_MASK, MASK(3,1)},
	{"SPI_C1_CPOL_SHIFT", SPI_C1_CPOL_SHIFT, SHIFT(3)},
	{"SPI_C1_MSTR_MASK", SPI_C1_MSTR_MASK, MASK(4,1)},
	{"SPI_C1_MSTR_SHIFT", SPI_C1_MSTR_SHIFT, SHIFT(4)},
	{"SPI_C1_SPTIE_MASK", SPI_C1_SPTIE_MASK, MASK(5,1)},
	{"SPI_C1_SPTIE_SHIFT", SPI_C1_SPTIE_SHIFT, SHIFT(5)},
	{"SPI_C1_SPE_MASK", SPI_C1_SPE_MASK, MASK(6,1)},
	{"SPI_C1_SPE_SHIFT", SPI_C1_SPE_SHIFT, SHIFT(6)},
	{"SPI_C1_SPIE_MASK", SPI_C1_SPIE_MASK, MASK(7,1)},
	{"SPI_C1_SPIE_SHIFT", SPI_C1_SPIE_SHIFT, SHIFT(7)},
	{"SPI_ML_Bits_MASK", SPI_ML_Bits_MASK, MASK(0,8)},
	{"SPI_ML_Bits_SHIFT", SPI_ML_Bits_SHIFT, SHIFT(0)},
	{"SPI_ML_Bits_VALUE", SPI_ML_Bits(1), SHIFT_VALUE(0)},
	{"SPI_MH_Bits_MASK", SPI_MH_Bits_MASK, MASK(0,8)},
	{"SPI_MH_Bits_SHIFT", SPI_MH_Bits_SHIFT, SHIFT(0)},
	{"SPI_MH_Bits_VALUE", SPI_MH_Bits(1), SHIFT_VALUE(0)},
	{"SPI_DL_Bits_MASK", SPI_DL_Bits_MASK, MASK(0,8)},
	{"SPI_DL_Bits_SHIFT", SPI_DL_Bits_SHIFT, SHIFT(0)},
	{"SPI_DL_Bits_VALUE", SPI_DL_Bits(1), SHIFT_VALUE(0)},
	{"SPI_DH_Bits_MASK", SPI_DH_Bits_MASK, MASK(0,8)},
	{"SPI_DH_Bits_SHIFT", SPI_DH_Bits_SHIFT, SHIFT(0)},
	{"SPI_DH_Bits_VALUE", SPI_DH_Bits(1), SHIFT_VALUE(0)},
	{"SPI_S_RFIFOEF_MASK", SPI_S_RFIFOEF_MASK, MASK(0,1)},
	{"SPI_S_RFIFOEF_SHIFT", SPI_S_RFIFOEF_SHIFT, SHIFT(0)},
	{"SPI_S_TXFULLF_MASK", SPI_S_TXFULLF_MASK, MASK(1,1)},
	{"SPI_S_TXFULLF_SHIFT", SPI_S_TXFULLF_SHIFT, SHIFT(1)},
	{"SPI_S_TNEAREF_MASK", SPI_S_TNEAREF_MASK, MASK(2,1)},
	{"SPI_S_TNEAREF_SHIFT", SPI_S_TNEAREF_SHIFT, SHIFT(2)},
	{"SPI_S_RNFULLF_MASK", SPI_S_RNFULLF_MASK, MASK(3,1)},
	{"SPI_S_RNFULLF_SHIFT", SPI_S_RNFULLF_SHIFT, SHIFT(3)},
	{"SPI_CI_SPRFCI_MASK", SPI_CI_SPRFCI_MASK, MASK(0,1)},
	{"SPI_CI_SPRFCI_SHIFT", SPI_CI_SPRFCI_SHIFT, SHIFT(0)},
	{"SPI_CI_SPTEFCI_MASK", SPI_CI_SPTEFCI_MASK, MASK(1,1)},
	{"SPI_CI_SPTEFCI_SHIFT", SPI_CI_SPTEFCI_SHIFT, SHIFT(1)},
	{"SPI_CI_RNFULLFCI_MASK", SPI_CI_RNFULLFCI_MASK, MASK(2,1)},
	{"SPI_CI_RNFULLFCI_SHIFT", SPI_CI_RNFULLFCI_SHIFT, SHIFT(2)},
	{"SPI_CI_TNEAREFCI_MASK", SPI_CI_TNEAREFCI_MASK, MASK(3,1)},
	{"SPI_CI_TNEAREFCI_SHIFT", SPI_CI_TNEAREFCI_SHIFT, SHIFT(3)},
	{"SPI_CI_RXFOF_MASK", SPI_CI_RXFOF_MASK, MASK(4,1)},
	{"SPI_CI_RXFOF_SHIFT", SPI_CI_RXFOF_SHIFT, SHIFT(4)},
	{"SPI_CI_TXFOF_MASK", SPI_CI_TXFOF_MASK, MASK(5,1)},
	{"SPI_CI_TXFOF_SHIFT", SPI_CI_TXFOF_SHIFT, SHIFT(5)},
	{"SPI_CI_RXFERR_MASK", SPI_CI_RXFERR_MASK, MASK(6,1)},
	{"SPI_CI_RXFERR_SHIFT", SPI_CI_RXFERR_SHIFT, SHIFT(6)},
	{"SPI_CI_TXFERR_MASK", SPI_CI_TXFERR_MASK, MASK(7,1)},
	{"SPI_CI_TXFERR_SHIFT", SPI_CI_TXFERR_SHIFT, SHIFT(7)},
	{"SPI_C3_FIFOMODE_MASK", SPI_C3_FIFOMODE_MASK, MASK(0,1)},
	{"SPI_C3_FIFOMODE_SHIFT", SPI_C3_FIFOMODE_SHIFT, SHIFT(0)},
	{"SPI_C3_RNFULLIEN_MASK", SPI_C3_RNFULLIEN_MASK, MASK(1,1)},
	{"SPI_C3_RNFULLIEN_SHIFT", SPI_C3_RNFULLIEN_SHIFT, SHIFT(1)},
	{"SPI_C3_TNEARIEN_MASK", SPI_C3_TNEARIEN_MASK, MASK(2,1)},
	{"SPI_C3_TNEARIEN_SHIFT", SPI_C3_TNEARIEN_SHIFT, SHIFT(2)},
	{"SPI_C3_INTCLR_MASK", SPI_C3_INTCLR_MASK, MASK(3,1)},
	{"SPI_C3_INTCLR_SHIFT", SPI_C3_INTCLR_SHIFT, SHIFT(3)},
	{"SPI_C3_RNFULLF_MARK_MASK", SPI_C3_RNFULLF_MARK_MASK, MASK(4,1)},
	{"SPI_C3_RNFULLF_MARK_SHIFT", SPI_C3_RNFULLF_MARK_SHIFT, SHIFT(4)},
	{"SPI_C3_TNEAREF_MARK_MASK", SPI_C3_TNEAREF_MARK_MASK, MASK(5,1)},
	{"SPI_C3_TNEAREF_MARK_SHIFT", SPI_C3_TNEAREF_MARK_SHIFT, SHIFT(5)},
	{"TMR_COMP1_COMPARISON_1_MASK", TMR_COMP1_COMPARISON_1_MASK, MASK(0,16)},
	{"TMR_COMP1_COMPARISON_1_SHIFT", TMR_COMP1_COMPARISON_1_SHIFT, SHIFT(0)},
	{"TMR_COMP1_COMPARISON_1_VALUE", TMR_COMP1_COMPARISON_1(1), SHIFT_VALUE(0)},
	{"TMR_COMP2_COMPARISON_2_MASK", TMR_COMP2_COMPARISON_2_MASK, MASK(0,16)},
	{"TMR_COMP2_COMPARISON_2_SHIFT", TMR_COMP2_COMPARISON_2_SHIFT, SHIFT(0)},
	{"TMR_COMP2_COMPARISON_2_VALUE", TMR_COMP2_COMPARISON_2(1), SHIFT_VALUE(0)},
	{"TMR_CAPT_CAPTURE_MASK", TMR_CAPT_CAPTURE_MASK, MASK(0,16)},
	{"TMR_CAPT_CAPTURE_SHIFT", TMR_CAPT_CAPTURE_SHIFT, SHIFT(0)},
	{"TMR_CAPT_CAPTURE_VALUE", TMR_CAPT_CAPTURE(1), SHIFT_VALUE(0)},
	{"TMR_LOAD_LOAD_MASK", TMR_LOAD_LOAD_MASK, MASK(0,16)},
	{"TMR_LOAD_LOAD_SHIFT", TMR_LOAD_LOAD_SHIFT, SHIFT(0)},
	{"TMR_LOAD_LOAD_VALUE", TMR_LOAD_LOAD(1), SHIFT_VALUE(0)},
	{"TMR_HOLD_HOLD_MASK", TMR_HOLD_HOLD_MASK, MASK(0,16)},
	{"TMR_HOLD_HOLD_SHIFT", TMR_HOLD_HOLD_SHIFT, SHIFT(0)},
	{"TMR_HOLD_HOLD_VALUE", TMR_HOLD_HOLD(1), SHIFT_VALUE(0)},
	{"TMR_CNTR_COUNTER_MASK", TMR_CNTR_COUNTER_MASK, MASK(0,16)},
	{"TMR_CNTR_COUNTER_SHIFT", TMR_CNTR_COUNTER_SHIFT, SHIFT(0)},
	{"TMR_CNTR_COUNTER_VALUE", TMR_CNTR_COUNTER(1), SHIFT_VALUE(0)},
	{"TMR_CTRL_OUTMODE_MASK", TMR_CTRL_OUTMODE_MASK, MASK(0,3)},
	{"TMR_CTRL_OUTMODE_SHIFT", TMR_CTRL_OUTMODE_SHIFT, SHIFT(0)},
	{"TMR_CTRL_OUTMODE_VALUE", TMR_CTRL_OUTMODE(1), SHIFT_VALUE(0)},
	{"TMR_CTRL_COINIT_MASK", TMR_CTRL_COINIT_MASK, MASK(3,1)},
	{"TMR_CTRL_COINIT_SHIFT", TMR_CTRL_COINIT_SHIFT, SHIFT(3)},
	{"TMR_CTRL_DIR_MASK", TMR_CTRL_DIR_MASK, MASK(4,1)},
	{"TMR_CTRL_DIR_SHIFT", TMR_CTRL_DIR_SHIFT, SHIFT(4)},
	{"TMR_CTRL_LENGTH_MASK", TMR_CTRL_LENGTH_MASK, MASK(5,1)},
	{"TMR_CTRL_LENGTH_SHIFT", TMR_CTRL_LENGTH_SHIFT, SHIFT(5)},
	{"TMR_CTRL_ONCE_MASK", TMR_CTRL_ONCE_MASK, MASK(6,1)},
	{"TMR_CTRL_ONCE_SHIFT", TMR_CTRL_ONCE_SHIFT, SHIFT(6)},
	{"TMR_CTRL_SCS_MASK", TMR_CTRL_SCS_MASK, MASK(7,2)},
	{"TMR_CTRL_SCS_SHIFT", TMR_CTRL_SCS_SHIFT, SHIFT(7)},
	{"TMR_CTRL_SCS_VALUE", TMR_CTRL_SCS(1), SHIFT_VALUE(7)},
	{"TMR_CTRL_PCS_MASK", TMR_CTRL_PCS_MASK, MASK(9,4)},
	{"TMR_CTRL_PCS_SHIFT", TMR_CTRL_PCS_SHIFT, SHIFT(9)},
	{"TMR_CTRL_PCS_VALUE", TMR_CTRL_PCS(1), SHIFT_VALUE(9)},
	{"TMR_CTRL_CM_MASK", TMR_CTRL_CM_MASK, MASK(13,3)},
	{"TMR_CTRL_CM_SHIFT", TMR_CTRL_CM_SHIFT, SHIFT(13)},
	{"TMR_CTRL_CM_VALUE", TMR_CTRL_CM(1), SHIFT_VALUE(13)},
	{"TMR_SCTRL_OEN_MASK", TMR_SCTRL_OEN_MASK, MASK(0,1)},
	{"TMR_SCTRL_OEN_SHIFT", TMR_SCTRL_OEN_SHIFT, SHIFT(0)},
	{"TMR_SCTRL_OPS_MASK", TMR_SCTRL_OPS_MASK, MASK(1,1)},
	{"TMR_SCTRL_OPS_SHIFT", TMR_SCTRL_OPS_SHIFT, SHIFT(1)},
	{"TMR_SCTRL_FORCE_MASK", TMR_SCTRL_FORCE_MASK, MASK(2,1)},
	{"TMR_SCTRL_FORCE_SHIFT", TMR_SCTRL_FORCE_SHIFT, SHIFT(2)},
	{"TMR_SCTRL_VAL_MASK", TMR_SCTRL_VAL_MASK, MASK(3,1)},
	{"TMR_SCTRL_VAL_SHIFT", TMR_SCTRL_VAL_SHIFT, SHIFT(3)},
	{"TMR_SCTRL_EEOF_MASK", TMR_SCTRL_EEOF_MASK, MASK(4,1)},
	{"TMR_SCTRL_EEOF_SHIFT", TMR_SCTRL_EEOF_SHIFT, SHIFT(4)},
	{"TMR_SCTRL_MSTR_MASK", TMR_SCTRL_MSTR_MASK, MASK(5,1)},
	{"TMR_SCTRL_MSTR_SHIFT", TMR_SCTRL_MSTR_SHIFT, SHIFT(5)},
	{"TMR_SCTRL_CAPTURE_MODE_MASK", TMR_SCTRL_CAPTURE_MODE_MASK, MASK(6,2)},
	{"TMR_SCTRL_CAPTURE_MODE_SHIFT", TMR_SCTRL_CAPTURE_MODE_SHIFT, SHIFT(6)},
	{"TMR_SCTRL_CAPTURE_MODE_VALUE", TMR_SCTRL_CAPTURE_MODE(1), SHIFT_VALUE(6)},
	{"TMR_SCTRL_INPUT_MASK", TMR_SCTRL_INPUT_MASK, MASK(8,1)},
	{"TMR_SCTRL_INPUT_SHIFT", TMR_SCTRL_INPUT_SHIFT, SHIFT(8)},
	{"TMR_SCTRL_IPS_MASK", TMR_SCTRL_IPS_MASK, MASK(9,1)},
	{"TMR_SCTRL_IPS_SHIFT", TMR_SCTRL_IPS_SHIFT, SHIFT(9)},
	{"TMR_SCTRL_IEFIE_MASK", TMR_SCTRL_IEFIE_MASK, MASK(10,1)},
	{"TMR_SCTRL_IEFIE_SHIFT", TMR_SCTRL_IEFIE_SHIFT, SHIFT(10)},
	{"TMR_SCTRL_IEF_MASK", TMR_SCTRL_IEF_MASK, MASK(11,1)},
	{"TMR_SCTRL_IEF_SHIFT", TMR_SCTRL_IEF_SHIFT, SHIFT(11)},
	{"TMR_SCTRL_TOFIE_MASK", TMR_SCTRL_TOFIE_MASK, MASK(12,1)},
	{"TMR_SCTRL_TOFIE_SHIFT", TMR_SCTRL_TOFIE_SHIFT, SHIFT(12)},
	{"TMR_SCTRL_TOF_MASK", TMR_SCTRL_TOF_MASK, MASK(13,1)},
	{"TMR_SCTRL_TOF_SHIFT", TMR_SCTRL_TOF_SHIFT, SHIFT(13)},
	{"TMR_SCTRL_TCFIE_MASK", TMR_SCTRL_TCFIE_MASK, MASK(14,1)},
	{"TMR_SCTRL_TCFIE_SHIFT", TMR_SCTRL_TCFIE_SHIFT, SHIFT(14)},
	{"TMR_SCTRL_TCF_MASK", TMR_SCTRL_TCF_MASK, MASK(15,1)},
	{"TMR_SCTRL_TCF_SHIFT", TMR_SCTRL_TCF_SHIFT, SHIFT(15)},
	{"TMR_CMPLD1_COMPARATOR_LOAD_1_MASK", TMR_CMPLD1_COMPARATOR_LOAD_1_MASK, MASK(0,16)},
	{"TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT", TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT, SHIFT(0)},
	{"TMR_CMPLD1_COMPARATOR_LOAD_1_VALUE", TMR_CMPLD1_COMPARATOR_LOAD_1(1), SHIFT_VALUE(0)},
	{"TMR_CMPLD2_COMPARATOR_LOAD_2_MASK", TMR_CMPLD2_COMPARATOR_LOAD_2_MASK, MASK(0,16)},
	{"TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT", TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT, SHIFT(0)},
	{"TMR_CMPLD2_COMPARATOR_LOAD_2_VALUE", TMR_CMPLD2_COMPARATOR_LOAD_2(1), SHIFT_VALUE(0)},
	{"TMR_CSCTRL_CL1_MASK", TMR_CSCTRL_CL1_MASK, MASK(0,2)},
	{"TMR_CSCTRL_CL1_SHIFT", TMR_CSCTRL_CL1_SHIFT, SHIFT(0)},
	{"TMR_CSCTRL_CL1_VALUE", TMR_CSCTRL_CL1(1), SHIFT_VALUE(0)},
	{"TMR_CSCTRL_CL2_MASK", TMR_CSCTRL_CL2_MASK, MASK(2,2)},
	{"TMR_CSCTRL_CL2_SHIFT", TMR_CSCTRL_CL2_SHIFT, SHIFT(2)},
	{"TMR_CSCTRL_CL2_VALUE", TMR_CSCTRL_CL2(1), SHIFT_VALUE(2)},
	{"TMR_CSCTRL_TCF1_MASK", TMR_CSCTRL_TCF1_MASK, MASK(4,1)},
	{"TMR_CSCTRL_TCF1_SHIFT", TMR_CSCTRL_TCF1_SHIFT, SHIFT(4)},
	{"TMR_CSCTRL_TCF2_MASK", TMR_CSCTRL_TCF2_MASK, MASK(5,1)},
	{"TMR_CSCTRL_TCF2_SHIFT", TMR_CSCTRL_TCF2_SHIFT, SHIFT(5)},
	{"TMR_CSCTRL_TCF1EN_MASK", TMR_CSCTRL_TCF1EN_MASK, MASK(6,1)},
	{"TMR_CSCTRL_TCF1EN_SHIFT", TMR_CSCTRL_TCF1EN_SHIFT, SHIFT(6)},
	{"TMR_CSCTRL_TCF2EN_MASK", TMR_CSCTRL_TCF2EN_MASK, MASK(7,1)},
	{"TMR_CSCTRL_TCF2EN_SHIFT", TMR_CSCTRL_TCF2EN_SHIFT, SHIFT(7)},
	{"TMR_CSCTRL_UP_MASK", TMR_CSCTRL_UP_MASK, MASK(9,1)},
	{"TMR_CSCTRL_UP_SHIFT", TMR_CSCTRL_UP_SHIFT, SHIFT(9)},
	{"TMR_CSCTRL_TCI_MASK", TMR_CSCTRL_TCI_MASK, MASK(10,1)},
	{"TMR_CSCTRL_TCI_SHIFT", TMR_CSCTRL_TCI_SHIFT, SHIFT(10)},
	{"TMR_CSCTRL_ROC_MASK", TMR_CSCTRL_ROC_MASK, MASK(11,1)},
	{"TMR_CSCTRL_ROC_SHIFT", TMR_CSCTRL_ROC_SHIFT, SHIFT(11)},
	{"TMR_CSCTRL_ALT_LOAD_MASK", TMR_CSCTRL_ALT_LOAD_MASK, MASK(12,1)},
	{"TMR_CSCTRL_ALT_LOAD_SHIFT", TMR_CSCTRL_ALT_LOAD_SHIFT, SHIFT(12)},
	{"TMR_CSCTRL_FAULT_MASK", TMR_CSCTRL_FAULT_MASK, MASK(13,1)},
	{"TMR_CSCTRL_FAULT_SHIFT", TMR_CSCTRL_FAULT_SHIFT, SHIFT(13)},
	{"TMR_CSCTRL_DBG_EN_MASK", TMR_CSCTRL_DBG_EN_MASK, MASK(14,2)},
	{"TMR_CSCTRL_DBG_EN_SHIFT", TMR_CSCTRL_DBG_EN_SHIFT, SHIFT(14)},
	{"TMR_CSCTRL_DBG_EN_VALUE", TMR_CSCTRL_DBG_EN(1), SHIFT_VALUE(14)},
	{"TMR_FILT_FILT_PER_MASK", TMR_FILT_FILT_PER_MASK, MASK(0,8)},
	{"TMR_FILT_FILT_PER_SHIFT", TMR_FILT_FILT_PER_SHIFT, SHIFT(0)},
	{"TMR_FILT_FILT_PER_VALUE", TMR_FILT_FILT_PER(1), SHIFT_VALUE(0)},
	{"TMR_FILT_FILT_CNT_MASK", TMR_FILT_FILT_CNT_MASK, MASK(8,3)},
	{"TMR_FILT_FILT_CNT_SHIFT", TMR_FILT_FILT_CNT_SHIFT, SHIFT(8)},
	{"TMR_FILT_FILT_CNT_VALUE", TMR_FILT_FILT_CNT(1), SHIFT_VALUE(8)},
	{"UART_C1_PT_MASK", UART_C1_PT_MASK, MASK(0,1)},
	{"UART_C1_PT_SHIFT", UART_C1_PT_SHIFT, SHIFT(0)},
	{"UART_C1_PE_MASK", UART_C1_PE_MASK, MASK(1,1)},
	{"UART_C1_PE_SHIFT", UART_C1_PE_SHIFT, SHIFT(1)},
	{"UART_C1_ILT_MASK", UART_C1_ILT_MASK, MASK(2,1)},
	{"UART_C1_ILT_SHIFT", UART_C1_ILT_SHIFT, SHIFT(2)},
	{"UART_C1_WAKE_MASK", UART_C1_WAKE_MASK, MASK(3,1)},
	{"UART_C1_WAKE_SHIFT", UART_C1_WAKE_SHIFT, SHIFT(3)},
	{"UART_C1_M_MASK", UART_C1_M_MASK, MASK(4,1)},
	{"UART_C1_M_SHIFT", UART_C1_M_SHIFT, SHIFT(4)},
	{"UART_C1_RSRC_MASK", UART_C1_RSRC_MASK, MASK(5,1)},
	{"UART_C1_RSRC_SHIFT", UART_C1_RSRC_SHIFT, SHIFT(5)},
	{"UART_C1_LOOPS_MASK", UART_C1_LOOPS_MASK, MASK(7,1)},
	{"UART_C1_LOOPS_SHIFT", UART_C1_LOOPS_SHIFT, SHIFT(7)},
	{"UART_C2_SBK_MASK", UART_C2_SBK_MASK, MASK(0,1)},
	{"UART_C2_SBK_SHIFT", UART_C2_SBK_SHIFT, SHIFT(0)},
	{"UART_C2_RWU_MASK", UART_C2_RWU_MASK, MASK(1,1)},
	{"UART_C2_RWU_SHIFT", UART_C2_RWU_SHIFT, SHIFT(1)},
	{"UART_C2_RE_MASK", UART_C2_RE_MASK, MASK(2,1)},
	{"UART_C2_RE_SHIFT", UART_C2_RE_SHIFT, SHIFT(2)},
	{"UART_C2_TE_MASK", UART_C2_TE_MASK, MASK(3,1)},
	{"UART_C2_TE_SHIFT", UART_C2_TE_SHIFT, SHIFT(3)},
	{"UART_S1_PF_MASK", UART_S1_PF_MASK, MASK(0,1)},
	{"UART_S1_PF_SHIFT", UART_S1_PF_SHIFT, SHIFT(0)},
	{"UART_S1_FE_MASK", UART_S1_FE_MASK, MASK(1,1)},
	{"UART_S1_FE_SHIFT", UART_S1_FE_SHIFT, SHIFT(1)},
	{"UART_S1_NF_MASK", UART_S1_NF_MASK, MASK(2,1)},
	{"UART_S1_NF_SHIFT", UART_S1_NF_SHIFT, SHIFT(2)},
	{"UART_S1_OR_MASK", UART_S1_OR_MASK, MASK(3,1)},
	{"UART_S1_OR_SHIFT", UART_S1_OR_SHIFT, SHIFT(3)},
	{"UART_S1_IDLE_MASK", UART_S1_IDLE_MASK, MASK(4,1)},
	{"UART_S1_IDLE_SHIFT", UART_S1_IDLE_SHIFT, SHIFT(4)},
	{"UART_S1_RDRF_MASK", UART_S1_RDRF_MASK, MASK(5,1)},
	{"UART_S1_RDRF_SHIFT", UART_S1_RDRF_SHIFT, SHIFT(5)},
	{"UART_S1_TDRE_MASK", UART_S1_TDRE_MASK, MASK(7,1)},
	{"UART_S1_TDRE_SHIFT", UART_S1_TDRE_SHIFT, SHIFT(7)},
	{"UART_S2_RAF_MASK", UART_S2_RAF_MASK, MASK(0,1)},
	{"UART_S2_RAF_SHIFT", UART_S2_RAF_SHIFT, SHIFT(0)},
	{"UART_S2_RXINV_MASK", UART_S2_RXINV_MASK, MASK(4,1)},
	{"UART_S2_RXINV_SHIFT", UART_S2_RXINV_SHIFT, SHIFT(4)},
	{"UART_S2_RXEDGIF_MASK", UART_S2_RXEDGIF_MASK, MASK(6,1)},
	{"UART_S2_RXEDGIF_SHIFT", UART_S2_RXEDGIF_SHIFT, SHIFT(6)},
	{"UART_C3_PEIE_MASK", UART_C3_PEIE_MASK, MASK(0,1)},
	{"UART_C3_PEIE_SHIFT", UART_C3_PEIE_SHIFT, SHIFT(0)},
	{"UART_C3_FEIE_MASK", UART_C3_FEIE_MASK, MASK(1,1)},
	{"UART_C3_FEIE_SHIFT", UART_C3_FEIE_SHIFT, SHIFT(1)},
	{"UART_C3_NEIE_MASK", UART_C3_NEIE_MASK, MASK(2,1)},
	{"UART_C3_NEIE_SHIFT", UART_C3_NEIE_SHIFT, SHIFT(2)},
	{"UART_BDH_SBR_MASK", UART_BDH_SBR_MASK, MASK(0,5)},
	{"UART_BDH_SBR_SHIFT", UART_BDH_SBR_SHIFT, SHIFT(0)},
	{"UART_BDH_SBR_VALUE", UART_BDH_SBR(1), SHIFT_VALUE(0)},
	{"UART_BDH_RXEDGIE_MASK", UART_BDH_RXEDGIE_MASK, MASK(6,1)},
	{"UART_BDH_RXEDGIE_SHIFT", UART_BDH_RXEDGIE_SHIFT, SHIFT(6)},
	{"UART_BDL_SBR_MASK", UART_BDL_SBR_MASK, MASK(0,8)},
	{"UART_BDL_SBR_SHIFT", UART_BDL_SBR_SHIFT, SHIFT(0)},
	{"UART_BDL_SBR_VALUE", UART_BDL_SBR(1), SHIFT_VALUE(0)},
	{"UART_C2_ILIE_MASK", UART_C2_ILIE_MASK, MASK(4,1)},
	{"UART_C2_ILIE_SHIFT", UART_C2_ILIE_SHIFT, SHIFT(4)},
	{"UART_C2_RIE_MASK", UART_C2_RIE_MASK, MASK(5,1)},
	{"UART_C2_RIE_SHIFT", UART_C2_RIE_SHIFT, SHIFT(5)},
	{"UART_C2_TCIE_MASK", UART_C2_TCIE_MASK, MASK(6,1)},
	{"UART_C2_TCIE_SHIFT", UART_C2_TCIE_SHIFT, SHIFT(6)},
	{"UART_C2_TIE_MASK", UART_C2_TIE_MASK, MASK(7,1)},
	{"UART_C2_TIE_SHIFT", UART_C2_TIE_SHIFT, SHIFT(7)},
	{"UART_S1_TC_MASK", UART_S1_TC_MASK, MASK(6,1)},
	{"UART_S1_TC_SHIFT", UART_S1_TC_SHIFT, SHIFT(6)},
	{"UART_S2_BRK13_MASK", UART_S2_BRK13_MASK, MASK(2,1)},
	{"UART_S2_BRK13_SHIFT", UART_S2_BRK13_SHIFT, SHIFT(2)},
	{"UART_S2_RWUID_MASK", UART_S2_RWUID_MASK, MASK(3,1)},
	{"UART_S2_RWUID_SHIFT", UART_S2_RWUID_SHIFT, SHIFT(3)},
	{"UART_S2_MSBF_MASK", UART_S2_MSBF_MASK, MASK(5,1)},
	{"UART_S2_MSBF_SHIFT", UART_S2_MSBF_SHIFT, SHIFT(5)},
	{"UART_C3_ORIE_MASK", UART_C3_ORIE_MASK, MASK(3,1)},
	{"UART_C3_ORIE_SHIFT", UART_C3_ORIE_SHIFT, SHIFT(3)},
	{"UART_C3_TXINV_MASK", UART_C3_TXINV_MASK, MASK(4,1)},
	{"UART_C3_TXINV_SHIFT", UART_C3_TXINV_SHIFT, SHIFT(4)},
	{"UART_C3_TXDIR_MASK", UART_C3_TXDIR_MASK, MASK(5,1)},
	{"UART_C3_TXDIR_SHIFT", UART_C3_TXDIR_SHIFT, SHIFT(5)},
	{"UART_C3_T8_MASK", UART_C3_T8_MASK, MASK(6,1)},
	{"UART_C3_T8_SHIFT", UART_C3_T8_SHIFT, SHIFT(6)},
	{"UART_C3_R8_MASK", UART_C3_R8_MASK, MASK(7,1)},
	{"UART_C3_R8_SHIFT", UART_C3_R8_SHIFT, SHIFT(7)},
	{"UART_D_RT_MASK", UART_D_RT_MASK, MASK(0,8)},
	{"UART_D_RT_SHIFT", UART_D_RT_SHIFT, SHIFT(0)},
	{"UART_D_RT_VALUE", UART_D_RT(1), SHIFT_VALUE(0)},
	{"UART_MA1_MA_MASK", UART_MA1_MA_MASK, MASK(0,8)},
	{"UART_MA1_MA_SHIFT", UART_MA1_MA_SHIFT, SHIFT(0)},
	{"UART_MA1_MA_VALUE", UART_MA1_MA(1), SHIFT_VALUE(0)},
	{"UART_MA2_MA_MASK", UART_MA2_MA_MASK, MASK(0,8)},
	{"UART_MA2_MA_SHIFT", UART_MA2_MA_SHIFT, SHIFT(0)},
	{"UART_MA2_MA_VALUE", UART_MA2_MA(1), SHIFT_VALUE(0)},
	{"UART_C4_BRFA_MASK", UART_C4_BRFA_MASK, MASK(0,5)},
	{"UART_C4_BRFA_SHIFT", UART_C4_BRFA_SHIFT, SHIFT(0)},
	{"UART_C4_BRFA_VALUE", UART_C4_BRFA(1), SHIFT_VALUE(0)},
	{"UART_C4_M10_MASK", UART_C4_M10_MASK, MASK(5,1)},
	{"UART_C4_M10_SHIFT", UART_C4_M10_SHIFT, SHIFT(5)},
	{"UART_C4_MAEN2_MASK", UART_C4_MAEN2_MASK, MASK(6,1)},
	{"UART_C4_MAEN2_SHIFT", UART_C4_MAEN2_SHIFT, SHIFT(6)},
	{"UART_C4_MAEN1_MASK", UART_C4_MAEN1_MASK, MASK(7,1)},
	{"UART_C4_MAEN1_SHIFT", UART_C4_MAEN1_SHIFT, SHIFT(7)},
	{"UART_C5_RDMAS_MASK", UART_C5_RDMAS_MASK, MASK(5,1)},
	{"UART_C5_RDMAS_SHIFT", UART_C5_RDMAS_SHIFT, SHIFT(5)},
	{"UART_C5_TDMAS_MASK", UART_C5_TDMAS_MASK, MASK(7,1)},
	{"UART_C5_TDMAS_SHIFT", UART_C5_TDMAS_SHIFT, SHIFT(7)},
	{"UART_ED_PARITYE_MASK", UART_ED_PARITYE_MASK, MASK(6,1)},
	{"UART_ED_PARITYE_SHIFT", UART_ED_PARITYE_SHIFT, SHIFT(6)},
	{"UART_ED_NOISY_MASK", UART_ED_NOISY_MASK, MASK(7,1)},
	{"UART_ED_NOISY_SHIFT", UART_ED_NOISY_SHIFT, SHIFT(7)},
	{"UART_MODEM_TXCTSE_MASK", UART_MODEM_TXCTSE_MASK, MASK(0,1)},
	{"UART_MODEM_TXCTSE_SHIFT", UART_MODEM_TXCTSE_SHIFT, SHIFT(0)},
	{"UART_MODEM_TXRTSE_MASK", UART_MODEM_TXRTSE_MASK, MASK(1,1)},
	{"UART_MODEM_TXRTSE_SHIFT", UART_MODEM_TXRTSE_SHIFT, SHIFT(1)},
	{"UART_MODEM_TXRTSPOL_MASK", UART_MODEM_TXRTSPOL_MASK, MASK(2,1)},
	{"UART_MODEM_TXRTSPOL_SHIFT", UART_MODEM_TXRTSPOL_SHIFT, SHIFT(2)},
	{"UART_MODEM_RXRTSE_MASK", UART_MODEM_RXRTSE_MASK, MASK(3,1)},
	{"UART_MODEM_RXRTSE_SHIFT", UART_MODEM_RXRTSE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_RXFIFOSIZE_MASK", UART_PFIFO_RXFIFOSIZE_MASK, MASK(0,3)},
	{"UART_PFIFO_RXFIFOSIZE_SHIFT", UART_PFIFO_RXFIFOSIZE_SHIFT, SHIFT(0)},
	{"UART_PFIFO_RXFIFOSIZE_VALUE", UART_PFIFO_RXFIFOSIZE(1), SHIFT_VALUE(0)},
	{"UART_PFIFO_RXFE_MASK", UART_PFIFO_RXFE_MASK, MASK(3,1)},
	{"UART_PFIFO_RXFE_SHIFT", UART_PFIFO_RXFE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_TXFIFOSIZE_MASK", UART_PFIFO_TXFIFOSIZE_MASK, MASK(4,3)},
	{"UART_PFIFO_TXFIFOSIZE_SHIFT", UART_PFIFO_TXFIFOSIZE_SHIFT, SHIFT(4)},
	{"UART_PFIFO_TXFIFOSIZE_VALUE", UART_PFIFO_TXFIFOSIZE(1), SHIFT_VALUE(4)},
	{"UART_PFIFO_TXFE_MASK", UART_PFIFO_TXFE_MASK, MASK(7,1)},
	{"UART_PFIFO_TXFE_SHIFT", UART_PFIFO_TXFE_SHIFT, SHIFT(7)},
	{"UART_CFIFO_RXUFE_MASK", UART_CFIFO_RXUFE_MASK, MASK(0,1)},
	{"UART_CFIFO_RXUFE_SHIFT", UART_CFIFO_RXUFE_SHIFT, SHIFT(0)},
	{"UART_CFIFO_TXOFE_MASK", UART_CFIFO_TXOFE_MASK, MASK(1,1)},
	{"UART_CFIFO_TXOFE_SHIFT", UART_CFIFO_TXOFE_SHIFT, SHIFT(1)},
	{"UART_CFIFO_RXOFE_MASK", UART_CFIFO_RXOFE_MASK, MASK(2,1)},
	{"UART_CFIFO_RXOFE_SHIFT", UART_CFIFO_RXOFE_SHIFT, SHIFT(2)},
	{"UART_CFIFO_RXFLUSH_MASK", UART_CFIFO_RXFLUSH_MASK, MASK(6,1)},
	{"UART_CFIFO_RXFLUSH_SHIFT", UART_CFIFO_RXFLUSH_SHIFT, SHIFT(6)},
	{"UART_CFIFO_TXFLUSH_MASK", UART_CFIFO_TXFLUSH_MASK, MASK(7,1)},
	{"UART_CFIFO_TXFLUSH_SHIFT", UART_CFIFO_TXFLUSH_SHIFT, SHIFT(7)},
	{"UART_SFIFO_RXUF_MASK", UART_SFIFO_RXUF_MASK, MASK(0,1)},
	{"UART_SFIFO_RXUF_SHIFT", UART_SFIFO_RXUF_SHIFT, SHIFT(0)},
	{"UART_SFIFO_TXOF_MASK", UART_SFIFO_TXOF_MASK, MASK(1,1)},
	{"UART_SFIFO_TXOF_SHIFT", UART_SFIFO_TXOF_SHIFT, SHIFT(1)},
	{"UART_SFIFO_RXOF_MASK", UART_SFIFO_RXOF_MASK, MASK(2,1)},
	{"UART_SFIFO_RXOF_SHIFT", UART_SFIFO_RXOF_SHIFT, SHIFT(2)},
	{"UART_SFIFO_RXEMPT_MASK", UART_SFIFO_RXEMPT_MASK, MASK(6,1)},
	{"UART_SFIFO_RXEMPT_SHIFT", UART_SFIFO_RXEMPT_SHIFT, SHIFT(6)},
	{"UART_SFIFO_TXEMPT_MASK", UART_SFIFO_TXEMPT_MASK, MASK(7,1)},
	{"UART_SFIFO_TXEMPT_SHIFT", UART_SFIFO_TXEMPT_SHIFT, SHIFT(7)},
	{"UART_TWFIFO_TXWATER_MASK", UART_TWFIFO_TXWATER_MASK, MASK(0,8)},
	{"UART_TWFIFO_TXWATER_SHIFT", UART_TWFIFO_TXWATER_SHIFT, SHIFT(0)},
	{"UART_TWFIFO_TXWATER_VALUE", UART_TWFIFO_TXWATER(1), SHIFT_VALUE(0)},
	{"UART_TCFIFO_TXCOUNT_MASK", UART_TCFIFO_TXCOUNT_MASK, MASK(0,8)},
	{"UART_TCFIFO_TXCOUNT_SHIFT", UART_TCFIFO_TXCOUNT_SHIFT, SHIFT(0)},
	{"UART_TCFIFO_TXCOUNT_VALUE", UART_TCFIFO_TXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_RWFIFO_RXWATER_MASK", UART_RWFIFO_RXWATER_MASK, MASK(0,8)},
	{"UART_RWFIFO_RXWATER_SHIFT", UART_RWFIFO_RXWATER_SHIFT, SHIFT(0)},
	{"UART_RWFIFO_RXWATER_VALUE", UART_RWFIFO_RXWATER(1), SHIFT_VALUE(0)},
	{"UART_RCFIFO_RXCOUNT_MASK", UART_RCFIFO_RXCOUNT_MASK, MASK(0,8)},
	{"UART_RCFIFO_RXCOUNT_SHIFT", UART_RCFIFO_RXCOUNT_SHIFT, SHIFT(0)},
	{"UART_RCFIFO_RXCOUNT_VALUE", UART_RCFIFO_RXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_C7816_ISO_7816E_MASK", UART_C7816_ISO_7816E_MASK, MASK(0,1)},
	{"UART_C7816_ISO_7816E_SHIFT", UART_C7816_ISO_7816E_SHIFT, SHIFT(0)},
	{"UART_C7816_TTYPE_MASK", UART_C7816_TTYPE_MASK, MASK(1,1)},
	{"UART_C7816_TTYPE_SHIFT", UART_C7816_TTYPE_SHIFT, SHIFT(1)},
	{"UART_C7816_INIT_MASK", UART_C7816_INIT_MASK, MASK(2,1)},
	{"UART_C7816_INIT_SHIFT", UART_C7816_INIT_SHIFT, SHIFT(2)},
	{"UART_C7816_ANACK_MASK", UART_C7816_ANACK_MASK, MASK(3,1)},
	{"UART_C7816_ANACK_SHIFT", UART_C7816_ANACK_SHIFT, SHIFT(3)},
	{"UART_C7816_ONACK_MASK", UART_C7816_ONACK_MASK, MASK(4,1)},
	{"UART_C7816_ONACK_SHIFT", UART_C7816_ONACK_SHIFT, SHIFT(4)},
	{"UART_IE7816_RXTE_MASK", UART_IE7816_RXTE_MASK, MASK(0,1)},
	{"UART_IE7816_RXTE_SHIFT", UART_IE7816_RXTE_SHIFT, SHIFT(0)},
	{"UART_IE7816_TXTE_MASK", UART_IE7816_TXTE_MASK, MASK(1,1)},
	{"UART_IE7816_TXTE_SHIFT", UART_IE7816_TXTE_SHIFT, SHIFT(1)},
	{"UART_IE7816_GTVE_MASK", UART_IE7816_GTVE_MASK, MASK(2,1)},
	{"UART_IE7816_GTVE_SHIFT", UART_IE7816_GTVE_SHIFT, SHIFT(2)},
	{"UART_IE7816_INITDE_MASK", UART_IE7816_INITDE_MASK, MASK(4,1)},
	{"UART_IE7816_INITDE_SHIFT", UART_IE7816_INITDE_SHIFT, SHIFT(4)},
	{"UART_IE7816_BWTE_MASK", UART_IE7816_BWTE_MASK, MASK(5,1)},
	{"UART_IE7816_BWTE_SHIFT", UART_IE7816_BWTE_SHIFT, SHIFT(5)},
	{"UART_IE7816_CWTE_MASK", UART_IE7816_CWTE_MASK, MASK(6,1)},
	{"UART_IE7816_CWTE_SHIFT", UART_IE7816_CWTE_SHIFT, SHIFT(6)},
	{"UART_IE7816_WTE_MASK", UART_IE7816_WTE_MASK, MASK(7,1)},
	{"UART_IE7816_WTE_SHIFT", UART_IE7816_WTE_SHIFT, SHIFT(7)},
	{"UART_IS7816_RXT_MASK", UART_IS7816_RXT_MASK, MASK(0,1)},
	{"UART_IS7816_RXT_SHIFT", UART_IS7816_RXT_SHIFT, SHIFT(0)},
	{"UART_IS7816_TXT_MASK", UART_IS7816_TXT_MASK, MASK(1,1)},
	{"UART_IS7816_TXT_SHIFT", UART_IS7816_TXT_SHIFT, SHIFT(1)},
	{"UART_IS7816_GTV_MASK", UART_IS7816_GTV_MASK, MASK(2,1)},
	{"UART_IS7816_GTV_SHIFT", UART_IS7816_GTV_SHIFT, SHIFT(2)},
	{"UART_IS7816_INITD_MASK", UART_IS7816_INITD_MASK, MASK(4,1)},
	{"UART_IS7816_INITD_SHIFT", UART_IS7816_INITD_SHIFT, SHIFT(4)},
	{"UART_IS7816_BWT_MASK", UART_IS7816_BWT_MASK, MASK(5,1)},
	{"UART_IS7816_BWT_SHIFT", UART_IS7816_BWT_SHIFT, SHIFT(5)},
	{"UART_IS7816_CWT_MASK", UART_IS7816_CWT_MASK, MASK(6,1)},
	{"UART_IS7816_CWT_SHIFT", UART_IS7816_CWT_SHIFT, SHIFT(6)},
	{"UART_IS7816_WT_MASK", UART_IS7816_WT_MASK, MASK(7,1)},
	{"UART_IS7816_WT_SHIFT", UART_IS7816_WT_SHIFT, SHIFT(7)},
	{"UART_WN7816_GTN_MASK", UART_WN7816_GTN_MASK, MASK(0,8)},
	{"UART_WN7816_GTN_SHIFT", UART_WN7816_GTN_SHIFT, SHIFT(0)},
	{"UART_WN7816_GTN_VALUE", UART_WN7816_GTN(1), SHIFT_VALUE(0)},
	{"UART_WF8B_GTFD_MASK", UART_WF8B_GTFD_MASK, MASK(0,8)},
	{"UART_WF8B_GTFD_SHIFT", UART_WF8B_GTFD_SHIFT, SHIFT(0)},
	{"UART_WF8B_GTFD_VALUE", UART_WF8B_GTFD(1), SHIFT_VALUE(0)},
	{"UART_ET7816_RXTHRESHOLD_MASK", UART_ET7816_RXTHRESHOLD_MASK, MASK(0,4)},
	{"UART_ET7816_RXTHRESHOLD_SHIFT", UART_ET7816_RXTHRESHOLD_SHIFT, SHIFT(0)},
	{"UART_ET7816_RXTHRESHOLD_VALUE", UART_ET7816_RXTHRESHOLD(1), SHIFT_VALUE(0)},
	{"UART_ET7816_TXTHRESHOLD_MASK", UART_ET7816_TXTHRESHOLD_MASK, MASK(4,4)},
	{"UART_ET7816_TXTHRESHOLD_SHIFT", UART_ET7816_TXTHRESHOLD_SHIFT, SHIFT(4)},
	{"UART_ET7816_TXTHRESHOLD_VALUE", UART_ET7816_TXTHRESHOLD(1), SHIFT_VALUE(4)},
	{"UART_TL7816_TLEN_MASK", UART_TL7816_TLEN_MASK, MASK(0,8)},
	{"UART_TL7816_TLEN_SHIFT", UART_TL7816_TLEN_SHIFT, SHIFT(0)},
	{"UART_TL7816_TLEN_VALUE", UART_TL7816_TLEN(1), SHIFT_VALUE(0)},
	{"UART_WP7816T0_WI_MASK", UART_WP7816T0_WI_MASK, MASK(0,8)},
	{"UART_WP7816T0_WI_SHIFT", UART_WP7816T0_WI_SHIFT, SHIFT(0)},
	{"UART_WP7816T0_WI_VALUE", UART_WP7816T0_WI(1), SHIFT_VALUE(0)},
	{"UART_WP7816T1_BWI_MASK", UART_WP7816T1_BWI_MASK, MASK(0,4)},
	{"UART_WP7816T1_BWI_SHIFT", UART_WP7816T1_BWI_SHIFT, SHIFT(0)},
	{"UART_WP7816T1_BWI_VALUE", UART_WP7816T1_BWI(1), SHIFT_VALUE(0)},
	{"UART_WP7816T1_CWI_MASK", UART_WP7816T1_CWI_MASK, MASK(4,4)},
	{"UART_WP7816T1_CWI_SHIFT", UART_WP7816T1_CWI_SHIFT, SHIFT(4)},
	{"UART_WP7816T1_CWI_VALUE", UART_WP7816T1_CWI(1), SHIFT_VALUE(4)}
};