\hypertarget{timer0_8cpp}{}\section{timer0.\+cpp File Reference}
\label{timer0_8cpp}\index{timer0.\+cpp@{timer0.\+cpp}}
{\ttfamily \#include \char`\"{}shared.\+h\char`\"{}}\\*
Include dependency graph for timer0.\+cpp\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries System}~Timer\+\_\+\+I\+N\+C\+R\+E\+M\+E\+N\+T\+\_\+\+I\+N\+\_\+\+US 1000\hypertarget{timer0_8cpp_abf7ad056381e1b93d7e0da0c68156f10}{}\label{timer0_8cpp_abf7ad056381e1b93d7e0da0c68156f10}

\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned char {\bfseries U\+C\+H\+AR}\hypertarget{timer0_8cpp_a4f4bb67531a9bf6f0b9c6ad76aeba587}{}\label{timer0_8cpp_a4f4bb67531a9bf6f0b9c6ad76aeba587}

\item 
typedef unsigned char {\bfseries bit}\hypertarget{timer0_8cpp_a789d352559efaa396a258805d44f4289}{}\label{timer0_8cpp_a789d352559efaa396a258805d44f4289}

\item 
typedef unsigned int {\bfseries uint32\+\_\+t}\hypertarget{timer0_8cpp_a435d1572bf3f880d55459d9805097f62}{}\label{timer0_8cpp_a435d1572bf3f880d55459d9805097f62}

\item 
typedef unsigned short {\bfseries uint16\+\_\+t}\hypertarget{timer0_8cpp_a273cf69d639a59973b6019625df33e30}{}\label{timer0_8cpp_a273cf69d639a59973b6019625df33e30}

\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries timer0} (void)\hypertarget{timer0_8cpp_a2143aff1e880c3dc51e02ba9120825ea}{}\label{timer0_8cpp_a2143aff1e880c3dc51e02ba9120825ea}

\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile U\+C\+H\+AR {\bfseries swtimer0} = 0\hypertarget{timer0_8cpp_ab3c7118b2b6cd60ff7109eb2bbcb341c}{}\label{timer0_8cpp_ab3c7118b2b6cd60ff7109eb2bbcb341c}

\item 
volatile U\+C\+H\+AR {\bfseries swtimer1} = 0\hypertarget{timer0_8cpp_a3f17fef7afff10366da305000e60fab8}{}\label{timer0_8cpp_a3f17fef7afff10366da305000e60fab8}

\item 
volatile U\+C\+H\+AR {\bfseries swtimer2} = 0\hypertarget{timer0_8cpp_a950d3e69a88af19d273174a9d9ad9d32}{}\label{timer0_8cpp_a950d3e69a88af19d273174a9d9ad9d32}

\item 
volatile U\+C\+H\+AR {\bfseries swtimer3} = 0\hypertarget{timer0_8cpp_a54f04a4f1b3876feefb6f986665ccbbc}{}\label{timer0_8cpp_a54f04a4f1b3876feefb6f986665ccbbc}

\item 
volatile U\+C\+H\+AR {\bfseries swtimer4} = 0\hypertarget{timer0_8cpp_a53fac1bb12d08ab3f827cb58636f5bf8}{}\label{timer0_8cpp_a53fac1bb12d08ab3f827cb58636f5bf8}

\item 
volatile U\+C\+H\+AR {\bfseries swtimer5} = 0\hypertarget{timer0_8cpp_a690548ce3dd59501dd3f539b665f7b78}{}\label{timer0_8cpp_a690548ce3dd59501dd3f539b665f7b78}

\item 
volatile U\+C\+H\+AR {\bfseries swtimer6} = 0\hypertarget{timer0_8cpp_a2aa5e7d06d65728e09afb95cd7a07ad3}{}\label{timer0_8cpp_a2aa5e7d06d65728e09afb95cd7a07ad3}

\item 
volatile U\+C\+H\+AR {\bfseries swtimer7} = 0\hypertarget{timer0_8cpp_a60c6a425138705b5dd07afa68d558032}{}\label{timer0_8cpp_a60c6a425138705b5dd07afa68d558032}

\item 
volatile uint16\+\_\+t {\bfseries Sw\+Timer\+Isr\+Counter} = 0U\hypertarget{timer0_8cpp_aeca2f6d177dc8e5ee54061e0acb82822}{}\label{timer0_8cpp_aeca2f6d177dc8e5ee54061e0acb82822}

\item 
U\+C\+H\+AR {\bfseries display\+\_\+timer} = 0\hypertarget{timer0_8cpp_a442cda58cb38998e6b401a206812abc7}{}\label{timer0_8cpp_a442cda58cb38998e6b401a206812abc7}

\item 
U\+C\+H\+AR {\bfseries display\+\_\+flag} = 0\hypertarget{timer0_8cpp_a5181f1333dde4900e80f8f5a3a9b8d6f}{}\label{timer0_8cpp_a5181f1333dde4900e80f8f5a3a9b8d6f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}






 -- E\+C\+EN 5803 Mastering Embedded System Architecture -- -- Project 1 Module 4 -- -- Microcontroller Firmware -- -- Timer0.\+cpp -- \subsubsection*{-- -- }

-- \subsubsection*{-- Designed for\+: University of Colorado at Boulder }

-- -- Designed by\+: Tim Scherr \subsubsection*{-- Revised by\+: Matt Haney, Alex St. Clair }

-- Version\+: 2.\+1 -- Date of current revision\+: 2017-\/09-\/25 -- Target Microcontroller\+: Freescale M\+K\+L25\+Z\+V\+M\+T4 -- Tools used\+: A\+RM mbed compiler -- A\+RM mbed S\+DK \subsubsection*{-- Freescale F\+R\+D\+M-\/\+K\+L25Z Freedom Board }

-- Functional Description\+: This file contains code for the only interrupt routine, based on the System Timer. The System Timer interrupt happens every 100 us as determined by mbed Component Configuration. The System Timer interrupt acts as the real time scheduler for the firmware. Each time the interrupt occurs, different tasks are done based on critical timing requirement for each task. There are 256 timer states (an 8-\/bit counter that rolls over) so the period of the scheduler is 25.\+6 ms. However, some tasks are executed every other time (the 200 us group) and some every 4th time (the 400 us group) and so on. Some high priority tasks are executed every time. The code for the tasks is divided up into the groups which define how often the task is executed. The structure of the code is shown below\+:

I. Entry and timer state calculation II. 100 us group A. Fast Software timers B. Read Sensors C. Update I\+II. 200 us group A. B. IV. 400 us group A. Medium Software timers B. V. 800 us group A. Set 420 P\+WM Period VI 1.\+6 ms group A. Display timer and flag B. Heartbeat/ L\+ED outputs V\+II 3.\+2 ms group A. Slow Software Timers V\+I\+II 6.\+4 ms group A A. Very Slow Software Timers IX. Long time group A. Determine Mode B. Heartbeat/ L\+ED outputs X. Exit 

 -- Copyright (c) 2015 Tim Scherr All rights reserved. 