
IO_Tile_2_33

 (3 6)  (99 535)  (99 535)  IO control bit: IOUP_IE_1

 (12 8)  (106 536)  (106 536)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (0 9)  (95 537)  (95 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (12 9)  (106 537)  (106 537)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (15 9)  (109 537)  (109 537)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_3 wire_io_cluster/io_1/inclk


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (10 5)  (212 533)  (212 533)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (4 11)  (196 538)  (196 538)  routing T_4_33.span12_vert_18 <X> T_4_33.lc_trk_g1_2
 (6 11)  (198 538)  (198 538)  routing T_4_33.span12_vert_18 <X> T_4_33.lc_trk_g1_2
 (7 11)  (199 538)  (199 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (5 14)  (197 543)  (197 543)  routing T_4_33.span4_horz_r_15 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (200 543)  (200 543)  routing T_4_33.span4_horz_r_15 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (12 10)  (268 539)  (268 539)  routing T_5_33.lc_trk_g1_6 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (269 539)  (269 539)  routing T_5_33.lc_trk_g1_6 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (12 11)  (268 538)  (268 538)  routing T_5_33.lc_trk_g1_6 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (268 540)  (268 540)  routing T_5_33.span4_vert_43 <X> T_5_33.span4_horz_l_15
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit
 (4 15)  (250 542)  (250 542)  routing T_5_33.span4_horz_r_6 <X> T_5_33.lc_trk_g1_6
 (5 15)  (251 542)  (251 542)  routing T_5_33.span4_horz_r_6 <X> T_5_33.lc_trk_g1_6
 (7 15)  (253 542)  (253 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (11 6)  (429 535)  (429 535)  routing T_8_33.span4_vert_13 <X> T_8_33.span4_horz_l_14
 (12 6)  (430 535)  (430 535)  routing T_8_33.span4_vert_13 <X> T_8_33.span4_horz_l_14


LogicTile_1_32

 (21 0)  (39 512)  (39 512)  routing T_1_32.wire_logic_cluster/lc_3/out <X> T_1_32.lc_trk_g0_3
 (22 0)  (40 512)  (40 512)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (44 512)  (44 512)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 512)  (47 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 512)  (50 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 512)  (54 512)  LC_0 Logic Functioning bit
 (41 0)  (59 512)  (59 512)  LC_0 Logic Functioning bit
 (26 1)  (44 513)  (44 513)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 513)  (45 513)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 513)  (46 513)  routing T_1_32.lc_trk_g3_7 <X> T_1_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 513)  (47 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 513)  (48 513)  routing T_1_32.lc_trk_g0_3 <X> T_1_32.wire_logic_cluster/lc_0/in_1
 (39 1)  (57 513)  (57 513)  LC_0 Logic Functioning bit
 (42 1)  (60 513)  (60 513)  LC_0 Logic Functioning bit
 (49 1)  (67 513)  (67 513)  Carry_In_Mux bit 

 (0 2)  (18 514)  (18 514)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (2 2)  (20 514)  (20 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (34 514)  (34 514)  routing T_1_32.sp12_h_r_13 <X> T_1_32.lc_trk_g0_5
 (17 2)  (35 514)  (35 514)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (40 514)  (40 514)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 514)  (42 514)  routing T_1_32.bot_op_7 <X> T_1_32.lc_trk_g0_7
 (26 2)  (44 514)  (44 514)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 514)  (45 514)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 514)  (46 514)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 514)  (47 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 514)  (50 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 514)  (51 514)  routing T_1_32.lc_trk_g3_1 <X> T_1_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 514)  (52 514)  routing T_1_32.lc_trk_g3_1 <X> T_1_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 514)  (54 514)  LC_1 Logic Functioning bit
 (38 2)  (56 514)  (56 514)  LC_1 Logic Functioning bit
 (45 2)  (63 514)  (63 514)  LC_1 Logic Functioning bit
 (0 3)  (18 515)  (18 515)  routing T_1_32.glb_netwk_3 <X> T_1_32.wire_logic_cluster/lc_7/clk
 (26 3)  (44 515)  (44 515)  routing T_1_32.lc_trk_g0_7 <X> T_1_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 515)  (47 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 515)  (48 515)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 515)  (54 515)  LC_1 Logic Functioning bit
 (37 3)  (55 515)  (55 515)  LC_1 Logic Functioning bit
 (38 3)  (56 515)  (56 515)  LC_1 Logic Functioning bit
 (39 3)  (57 515)  (57 515)  LC_1 Logic Functioning bit
 (40 3)  (58 515)  (58 515)  LC_1 Logic Functioning bit
 (42 3)  (60 515)  (60 515)  LC_1 Logic Functioning bit
 (3 4)  (21 516)  (21 516)  routing T_1_32.sp12_v_b_0 <X> T_1_32.sp12_h_r_0
 (27 4)  (45 516)  (45 516)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 516)  (46 516)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 516)  (47 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 516)  (49 516)  routing T_1_32.lc_trk_g1_6 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 516)  (50 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 516)  (52 516)  routing T_1_32.lc_trk_g1_6 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 516)  (54 516)  LC_2 Logic Functioning bit
 (37 4)  (55 516)  (55 516)  LC_2 Logic Functioning bit
 (38 4)  (56 516)  (56 516)  LC_2 Logic Functioning bit
 (39 4)  (57 516)  (57 516)  LC_2 Logic Functioning bit
 (41 4)  (59 516)  (59 516)  LC_2 Logic Functioning bit
 (43 4)  (61 516)  (61 516)  LC_2 Logic Functioning bit
 (45 4)  (63 516)  (63 516)  LC_2 Logic Functioning bit
 (3 5)  (21 517)  (21 517)  routing T_1_32.sp12_v_b_0 <X> T_1_32.sp12_h_r_0
 (26 5)  (44 517)  (44 517)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 517)  (45 517)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 517)  (46 517)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 517)  (47 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 517)  (48 517)  routing T_1_32.lc_trk_g3_2 <X> T_1_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 517)  (49 517)  routing T_1_32.lc_trk_g1_6 <X> T_1_32.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 517)  (54 517)  LC_2 Logic Functioning bit
 (38 5)  (56 517)  (56 517)  LC_2 Logic Functioning bit
 (14 6)  (32 518)  (32 518)  routing T_1_32.wire_logic_cluster/lc_4/out <X> T_1_32.lc_trk_g1_4
 (15 6)  (33 518)  (33 518)  routing T_1_32.bot_op_5 <X> T_1_32.lc_trk_g1_5
 (17 6)  (35 518)  (35 518)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (40 518)  (40 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (41 518)  (41 518)  routing T_1_32.sp4_h_r_7 <X> T_1_32.lc_trk_g1_7
 (24 6)  (42 518)  (42 518)  routing T_1_32.sp4_h_r_7 <X> T_1_32.lc_trk_g1_7
 (27 6)  (45 518)  (45 518)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 518)  (46 518)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 518)  (47 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 518)  (50 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 518)  (51 518)  routing T_1_32.lc_trk_g2_0 <X> T_1_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 518)  (54 518)  LC_3 Logic Functioning bit
 (37 6)  (55 518)  (55 518)  LC_3 Logic Functioning bit
 (38 6)  (56 518)  (56 518)  LC_3 Logic Functioning bit
 (39 6)  (57 518)  (57 518)  LC_3 Logic Functioning bit
 (41 6)  (59 518)  (59 518)  LC_3 Logic Functioning bit
 (43 6)  (61 518)  (61 518)  LC_3 Logic Functioning bit
 (45 6)  (63 518)  (63 518)  LC_3 Logic Functioning bit
 (46 6)  (64 518)  (64 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (35 519)  (35 519)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (39 519)  (39 519)  routing T_1_32.sp4_h_r_7 <X> T_1_32.lc_trk_g1_7
 (22 7)  (40 519)  (40 519)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 519)  (42 519)  routing T_1_32.bot_op_6 <X> T_1_32.lc_trk_g1_6
 (26 7)  (44 519)  (44 519)  routing T_1_32.lc_trk_g0_3 <X> T_1_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 519)  (47 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 519)  (48 519)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.wire_logic_cluster/lc_3/in_1
 (37 7)  (55 519)  (55 519)  LC_3 Logic Functioning bit
 (39 7)  (57 519)  (57 519)  LC_3 Logic Functioning bit
 (11 8)  (29 520)  (29 520)  routing T_1_32.sp4_h_r_3 <X> T_1_32.sp4_v_b_8
 (14 8)  (32 520)  (32 520)  routing T_1_32.wire_logic_cluster/lc_0/out <X> T_1_32.lc_trk_g2_0
 (21 8)  (39 520)  (39 520)  routing T_1_32.rgt_op_3 <X> T_1_32.lc_trk_g2_3
 (22 8)  (40 520)  (40 520)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 520)  (42 520)  routing T_1_32.rgt_op_3 <X> T_1_32.lc_trk_g2_3
 (25 8)  (43 520)  (43 520)  routing T_1_32.rgt_op_2 <X> T_1_32.lc_trk_g2_2
 (26 8)  (44 520)  (44 520)  routing T_1_32.lc_trk_g1_5 <X> T_1_32.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 520)  (45 520)  routing T_1_32.lc_trk_g1_4 <X> T_1_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 520)  (47 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 520)  (48 520)  routing T_1_32.lc_trk_g1_4 <X> T_1_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 520)  (49 520)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 520)  (50 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 520)  (51 520)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 520)  (54 520)  LC_4 Logic Functioning bit
 (38 8)  (56 520)  (56 520)  LC_4 Logic Functioning bit
 (45 8)  (63 520)  (63 520)  LC_4 Logic Functioning bit
 (17 9)  (35 521)  (35 521)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (40 521)  (40 521)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 521)  (42 521)  routing T_1_32.rgt_op_2 <X> T_1_32.lc_trk_g2_2
 (27 9)  (45 521)  (45 521)  routing T_1_32.lc_trk_g1_5 <X> T_1_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 521)  (47 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 521)  (49 521)  routing T_1_32.lc_trk_g2_7 <X> T_1_32.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 521)  (50 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (51 521)  (51 521)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.input_2_4
 (34 9)  (52 521)  (52 521)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.input_2_4
 (35 9)  (53 521)  (53 521)  routing T_1_32.lc_trk_g3_3 <X> T_1_32.input_2_4
 (36 9)  (54 521)  (54 521)  LC_4 Logic Functioning bit
 (39 9)  (57 521)  (57 521)  LC_4 Logic Functioning bit
 (2 10)  (20 522)  (20 522)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (21 10)  (39 522)  (39 522)  routing T_1_32.wire_logic_cluster/lc_7/out <X> T_1_32.lc_trk_g2_7
 (22 10)  (40 522)  (40 522)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 12)  (23 524)  (23 524)  routing T_1_32.sp4_v_b_3 <X> T_1_32.sp4_h_r_9
 (17 12)  (35 524)  (35 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 524)  (36 524)  routing T_1_32.wire_logic_cluster/lc_1/out <X> T_1_32.lc_trk_g3_1
 (21 12)  (39 524)  (39 524)  routing T_1_32.rgt_op_3 <X> T_1_32.lc_trk_g3_3
 (22 12)  (40 524)  (40 524)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 524)  (42 524)  routing T_1_32.rgt_op_3 <X> T_1_32.lc_trk_g3_3
 (25 12)  (43 524)  (43 524)  routing T_1_32.wire_logic_cluster/lc_2/out <X> T_1_32.lc_trk_g3_2
 (4 13)  (22 525)  (22 525)  routing T_1_32.sp4_v_b_3 <X> T_1_32.sp4_h_r_9
 (6 13)  (24 525)  (24 525)  routing T_1_32.sp4_v_b_3 <X> T_1_32.sp4_h_r_9
 (22 13)  (40 525)  (40 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (39 526)  (39 526)  routing T_1_32.wire_logic_cluster/lc_7/out <X> T_1_32.lc_trk_g3_7
 (22 14)  (40 526)  (40 526)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (44 526)  (44 526)  routing T_1_32.lc_trk_g0_5 <X> T_1_32.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 526)  (46 526)  routing T_1_32.lc_trk_g2_2 <X> T_1_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 526)  (47 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 526)  (49 526)  routing T_1_32.lc_trk_g1_7 <X> T_1_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 526)  (50 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 526)  (52 526)  routing T_1_32.lc_trk_g1_7 <X> T_1_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 526)  (54 526)  LC_7 Logic Functioning bit
 (37 14)  (55 526)  (55 526)  LC_7 Logic Functioning bit
 (41 14)  (59 526)  (59 526)  LC_7 Logic Functioning bit
 (42 14)  (60 526)  (60 526)  LC_7 Logic Functioning bit
 (43 14)  (61 526)  (61 526)  LC_7 Logic Functioning bit
 (29 15)  (47 527)  (47 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 527)  (48 527)  routing T_1_32.lc_trk_g2_2 <X> T_1_32.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 527)  (49 527)  routing T_1_32.lc_trk_g1_7 <X> T_1_32.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 527)  (50 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (51 527)  (51 527)  routing T_1_32.lc_trk_g2_3 <X> T_1_32.input_2_7
 (35 15)  (53 527)  (53 527)  routing T_1_32.lc_trk_g2_3 <X> T_1_32.input_2_7
 (36 15)  (54 527)  (54 527)  LC_7 Logic Functioning bit
 (37 15)  (55 527)  (55 527)  LC_7 Logic Functioning bit
 (40 15)  (58 527)  (58 527)  LC_7 Logic Functioning bit
 (41 15)  (59 527)  (59 527)  LC_7 Logic Functioning bit
 (42 15)  (60 527)  (60 527)  LC_7 Logic Functioning bit
 (43 15)  (61 527)  (61 527)  LC_7 Logic Functioning bit


LogicTile_2_32

 (15 0)  (87 512)  (87 512)  routing T_2_32.lft_op_1 <X> T_2_32.lc_trk_g0_1
 (17 0)  (89 512)  (89 512)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 512)  (90 512)  routing T_2_32.lft_op_1 <X> T_2_32.lc_trk_g0_1
 (21 0)  (93 512)  (93 512)  routing T_2_32.wire_logic_cluster/lc_3/out <X> T_2_32.lc_trk_g0_3
 (22 0)  (94 512)  (94 512)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 512)  (97 512)  routing T_2_32.lft_op_2 <X> T_2_32.lc_trk_g0_2
 (27 0)  (99 512)  (99 512)  routing T_2_32.lc_trk_g3_4 <X> T_2_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 512)  (100 512)  routing T_2_32.lc_trk_g3_4 <X> T_2_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 512)  (101 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 512)  (102 512)  routing T_2_32.lc_trk_g3_4 <X> T_2_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 512)  (104 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 512)  (105 512)  routing T_2_32.lc_trk_g2_1 <X> T_2_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 512)  (108 512)  LC_0 Logic Functioning bit
 (38 0)  (110 512)  (110 512)  LC_0 Logic Functioning bit
 (46 0)  (118 512)  (118 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (84 513)  (84 513)  routing T_2_32.sp4_h_r_2 <X> T_2_32.sp4_v_b_2
 (22 1)  (94 513)  (94 513)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 513)  (96 513)  routing T_2_32.lft_op_2 <X> T_2_32.lc_trk_g0_2
 (26 1)  (98 513)  (98 513)  routing T_2_32.lc_trk_g3_3 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 513)  (99 513)  routing T_2_32.lc_trk_g3_3 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 513)  (100 513)  routing T_2_32.lc_trk_g3_3 <X> T_2_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 513)  (101 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (0 2)  (72 514)  (72 514)  routing T_2_32.glb_netwk_3 <X> T_2_32.wire_logic_cluster/lc_7/clk
 (2 2)  (74 514)  (74 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 514)  (86 514)  routing T_2_32.wire_logic_cluster/lc_4/out <X> T_2_32.lc_trk_g0_4
 (21 2)  (93 514)  (93 514)  routing T_2_32.lft_op_7 <X> T_2_32.lc_trk_g0_7
 (22 2)  (94 514)  (94 514)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 514)  (96 514)  routing T_2_32.lft_op_7 <X> T_2_32.lc_trk_g0_7
 (29 2)  (101 514)  (101 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 514)  (103 514)  routing T_2_32.lc_trk_g0_6 <X> T_2_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 514)  (104 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 514)  (108 514)  LC_1 Logic Functioning bit
 (37 2)  (109 514)  (109 514)  LC_1 Logic Functioning bit
 (38 2)  (110 514)  (110 514)  LC_1 Logic Functioning bit
 (39 2)  (111 514)  (111 514)  LC_1 Logic Functioning bit
 (41 2)  (113 514)  (113 514)  LC_1 Logic Functioning bit
 (42 2)  (114 514)  (114 514)  LC_1 Logic Functioning bit
 (43 2)  (115 514)  (115 514)  LC_1 Logic Functioning bit
 (46 2)  (118 514)  (118 514)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (72 515)  (72 515)  routing T_2_32.glb_netwk_3 <X> T_2_32.wire_logic_cluster/lc_7/clk
 (17 3)  (89 515)  (89 515)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (94 515)  (94 515)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 515)  (96 515)  routing T_2_32.bot_op_6 <X> T_2_32.lc_trk_g0_6
 (29 3)  (101 515)  (101 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 515)  (102 515)  routing T_2_32.lc_trk_g0_2 <X> T_2_32.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 515)  (103 515)  routing T_2_32.lc_trk_g0_6 <X> T_2_32.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 515)  (104 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (105 515)  (105 515)  routing T_2_32.lc_trk_g2_3 <X> T_2_32.input_2_1
 (35 3)  (107 515)  (107 515)  routing T_2_32.lc_trk_g2_3 <X> T_2_32.input_2_1
 (36 3)  (108 515)  (108 515)  LC_1 Logic Functioning bit
 (37 3)  (109 515)  (109 515)  LC_1 Logic Functioning bit
 (38 3)  (110 515)  (110 515)  LC_1 Logic Functioning bit
 (39 3)  (111 515)  (111 515)  LC_1 Logic Functioning bit
 (40 3)  (112 515)  (112 515)  LC_1 Logic Functioning bit
 (41 3)  (113 515)  (113 515)  LC_1 Logic Functioning bit
 (42 3)  (114 515)  (114 515)  LC_1 Logic Functioning bit
 (43 3)  (115 515)  (115 515)  LC_1 Logic Functioning bit
 (17 4)  (89 516)  (89 516)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (90 516)  (90 516)  routing T_2_32.wire_logic_cluster/lc_1/out <X> T_2_32.lc_trk_g1_1
 (21 4)  (93 516)  (93 516)  routing T_2_32.wire_logic_cluster/lc_3/out <X> T_2_32.lc_trk_g1_3
 (22 4)  (94 516)  (94 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (99 516)  (99 516)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 516)  (101 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 516)  (102 516)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 516)  (104 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (113 516)  (113 516)  LC_2 Logic Functioning bit
 (45 4)  (117 516)  (117 516)  LC_2 Logic Functioning bit
 (50 4)  (122 516)  (122 516)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (98 517)  (98 517)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 517)  (100 517)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 517)  (101 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 517)  (102 517)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 517)  (103 517)  routing T_2_32.lc_trk_g0_3 <X> T_2_32.wire_logic_cluster/lc_2/in_3
 (40 5)  (112 517)  (112 517)  LC_2 Logic Functioning bit
 (42 5)  (114 517)  (114 517)  LC_2 Logic Functioning bit
 (43 5)  (115 517)  (115 517)  LC_2 Logic Functioning bit
 (46 5)  (118 517)  (118 517)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (94 518)  (94 518)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 518)  (96 518)  routing T_2_32.bot_op_7 <X> T_2_32.lc_trk_g1_7
 (26 6)  (98 518)  (98 518)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 518)  (99 518)  routing T_2_32.lc_trk_g1_1 <X> T_2_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 518)  (101 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 518)  (104 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 518)  (105 518)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 518)  (110 518)  LC_3 Logic Functioning bit
 (45 6)  (117 518)  (117 518)  LC_3 Logic Functioning bit
 (46 6)  (118 518)  (118 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (94 519)  (94 519)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (95 519)  (95 519)  routing T_2_32.sp12_h_r_14 <X> T_2_32.lc_trk_g1_6
 (26 7)  (98 519)  (98 519)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 519)  (99 519)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 519)  (101 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 519)  (103 519)  routing T_2_32.lc_trk_g2_2 <X> T_2_32.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 519)  (104 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 519)  (107 519)  routing T_2_32.lc_trk_g0_3 <X> T_2_32.input_2_3
 (17 8)  (89 520)  (89 520)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 520)  (90 520)  routing T_2_32.wire_logic_cluster/lc_1/out <X> T_2_32.lc_trk_g2_1
 (19 8)  (91 520)  (91 520)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (93 520)  (93 520)  routing T_2_32.sp4_h_r_35 <X> T_2_32.lc_trk_g2_3
 (22 8)  (94 520)  (94 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (95 520)  (95 520)  routing T_2_32.sp4_h_r_35 <X> T_2_32.lc_trk_g2_3
 (24 8)  (96 520)  (96 520)  routing T_2_32.sp4_h_r_35 <X> T_2_32.lc_trk_g2_3
 (25 8)  (97 520)  (97 520)  routing T_2_32.wire_logic_cluster/lc_2/out <X> T_2_32.lc_trk_g2_2
 (29 8)  (101 520)  (101 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 520)  (103 520)  routing T_2_32.lc_trk_g0_7 <X> T_2_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 520)  (104 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 520)  (107 520)  routing T_2_32.lc_trk_g0_4 <X> T_2_32.input_2_4
 (36 8)  (108 520)  (108 520)  LC_4 Logic Functioning bit
 (45 8)  (117 520)  (117 520)  LC_4 Logic Functioning bit
 (22 9)  (94 521)  (94 521)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (99 521)  (99 521)  routing T_2_32.lc_trk_g3_1 <X> T_2_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 521)  (100 521)  routing T_2_32.lc_trk_g3_1 <X> T_2_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 521)  (101 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 521)  (102 521)  routing T_2_32.lc_trk_g0_3 <X> T_2_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 521)  (103 521)  routing T_2_32.lc_trk_g0_7 <X> T_2_32.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 521)  (104 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (108 521)  (108 521)  LC_4 Logic Functioning bit
 (37 9)  (109 521)  (109 521)  LC_4 Logic Functioning bit
 (39 9)  (111 521)  (111 521)  LC_4 Logic Functioning bit
 (8 12)  (80 524)  (80 524)  routing T_2_32.sp4_v_b_4 <X> T_2_32.sp4_h_r_10
 (9 12)  (81 524)  (81 524)  routing T_2_32.sp4_v_b_4 <X> T_2_32.sp4_h_r_10
 (10 12)  (82 524)  (82 524)  routing T_2_32.sp4_v_b_4 <X> T_2_32.sp4_h_r_10
 (17 12)  (89 524)  (89 524)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (90 524)  (90 524)  routing T_2_32.bnl_op_1 <X> T_2_32.lc_trk_g3_1
 (22 12)  (94 524)  (94 524)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (95 524)  (95 524)  routing T_2_32.sp12_v_b_19 <X> T_2_32.lc_trk_g3_3
 (25 12)  (97 524)  (97 524)  routing T_2_32.wire_logic_cluster/lc_2/out <X> T_2_32.lc_trk_g3_2
 (26 12)  (98 524)  (98 524)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 524)  (99 524)  routing T_2_32.lc_trk_g3_2 <X> T_2_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 524)  (100 524)  routing T_2_32.lc_trk_g3_2 <X> T_2_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 524)  (101 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 524)  (103 524)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 524)  (104 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 524)  (106 524)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 524)  (108 524)  LC_6 Logic Functioning bit
 (38 12)  (110 524)  (110 524)  LC_6 Logic Functioning bit
 (40 12)  (112 524)  (112 524)  LC_6 Logic Functioning bit
 (41 12)  (113 524)  (113 524)  LC_6 Logic Functioning bit
 (42 12)  (114 524)  (114 524)  LC_6 Logic Functioning bit
 (43 12)  (115 524)  (115 524)  LC_6 Logic Functioning bit
 (18 13)  (90 525)  (90 525)  routing T_2_32.bnl_op_1 <X> T_2_32.lc_trk_g3_1
 (21 13)  (93 525)  (93 525)  routing T_2_32.sp12_v_b_19 <X> T_2_32.lc_trk_g3_3
 (22 13)  (94 525)  (94 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 525)  (98 525)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 525)  (99 525)  routing T_2_32.lc_trk_g1_7 <X> T_2_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 525)  (101 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 525)  (102 525)  routing T_2_32.lc_trk_g3_2 <X> T_2_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 525)  (103 525)  routing T_2_32.lc_trk_g1_6 <X> T_2_32.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 525)  (108 525)  LC_6 Logic Functioning bit
 (38 13)  (110 525)  (110 525)  LC_6 Logic Functioning bit
 (40 13)  (112 525)  (112 525)  LC_6 Logic Functioning bit
 (42 13)  (114 525)  (114 525)  LC_6 Logic Functioning bit
 (21 14)  (93 526)  (93 526)  routing T_2_32.wire_logic_cluster/lc_7/out <X> T_2_32.lc_trk_g3_7
 (22 14)  (94 526)  (94 526)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 526)  (99 526)  routing T_2_32.lc_trk_g1_3 <X> T_2_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 526)  (101 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 526)  (103 526)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 526)  (104 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 526)  (105 526)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 526)  (106 526)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 526)  (108 526)  LC_7 Logic Functioning bit
 (37 14)  (109 526)  (109 526)  LC_7 Logic Functioning bit
 (38 14)  (110 526)  (110 526)  LC_7 Logic Functioning bit
 (42 14)  (114 526)  (114 526)  LC_7 Logic Functioning bit
 (45 14)  (117 526)  (117 526)  LC_7 Logic Functioning bit
 (50 14)  (122 526)  (122 526)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (89 527)  (89 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (30 15)  (102 527)  (102 527)  routing T_2_32.lc_trk_g1_3 <X> T_2_32.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 527)  (103 527)  routing T_2_32.lc_trk_g3_7 <X> T_2_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 527)  (108 527)  LC_7 Logic Functioning bit
 (37 15)  (109 527)  (109 527)  LC_7 Logic Functioning bit
 (38 15)  (110 527)  (110 527)  LC_7 Logic Functioning bit
 (42 15)  (114 527)  (114 527)  LC_7 Logic Functioning bit
 (46 15)  (118 527)  (118 527)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_32

 (14 0)  (140 512)  (140 512)  routing T_3_32.bnr_op_0 <X> T_3_32.lc_trk_g0_0
 (15 0)  (141 512)  (141 512)  routing T_3_32.sp4_v_b_17 <X> T_3_32.lc_trk_g0_1
 (16 0)  (142 512)  (142 512)  routing T_3_32.sp4_v_b_17 <X> T_3_32.lc_trk_g0_1
 (17 0)  (143 512)  (143 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (147 512)  (147 512)  routing T_3_32.wire_logic_cluster/lc_3/out <X> T_3_32.lc_trk_g0_3
 (22 0)  (148 512)  (148 512)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (151 512)  (151 512)  routing T_3_32.sp4_h_l_7 <X> T_3_32.lc_trk_g0_2
 (28 0)  (154 512)  (154 512)  routing T_3_32.lc_trk_g2_3 <X> T_3_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 512)  (155 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 512)  (157 512)  routing T_3_32.lc_trk_g1_4 <X> T_3_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 512)  (158 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 512)  (160 512)  routing T_3_32.lc_trk_g1_4 <X> T_3_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 512)  (162 512)  LC_0 Logic Functioning bit
 (38 0)  (164 512)  (164 512)  LC_0 Logic Functioning bit
 (41 0)  (167 512)  (167 512)  LC_0 Logic Functioning bit
 (43 0)  (169 512)  (169 512)  LC_0 Logic Functioning bit
 (14 1)  (140 513)  (140 513)  routing T_3_32.bnr_op_0 <X> T_3_32.lc_trk_g0_0
 (17 1)  (143 513)  (143 513)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (148 513)  (148 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (149 513)  (149 513)  routing T_3_32.sp4_h_l_7 <X> T_3_32.lc_trk_g0_2
 (24 1)  (150 513)  (150 513)  routing T_3_32.sp4_h_l_7 <X> T_3_32.lc_trk_g0_2
 (25 1)  (151 513)  (151 513)  routing T_3_32.sp4_h_l_7 <X> T_3_32.lc_trk_g0_2
 (27 1)  (153 513)  (153 513)  routing T_3_32.lc_trk_g3_1 <X> T_3_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 513)  (154 513)  routing T_3_32.lc_trk_g3_1 <X> T_3_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 513)  (155 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 513)  (156 513)  routing T_3_32.lc_trk_g2_3 <X> T_3_32.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 513)  (162 513)  LC_0 Logic Functioning bit
 (38 1)  (164 513)  (164 513)  LC_0 Logic Functioning bit
 (0 2)  (126 514)  (126 514)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (2 2)  (128 514)  (128 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (152 514)  (152 514)  routing T_3_32.lc_trk_g2_7 <X> T_3_32.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 514)  (153 514)  routing T_3_32.lc_trk_g3_3 <X> T_3_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 514)  (154 514)  routing T_3_32.lc_trk_g3_3 <X> T_3_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 514)  (155 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 514)  (158 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 514)  (159 514)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 514)  (162 514)  LC_1 Logic Functioning bit
 (37 2)  (163 514)  (163 514)  LC_1 Logic Functioning bit
 (38 2)  (164 514)  (164 514)  LC_1 Logic Functioning bit
 (39 2)  (165 514)  (165 514)  LC_1 Logic Functioning bit
 (41 2)  (167 514)  (167 514)  LC_1 Logic Functioning bit
 (42 2)  (168 514)  (168 514)  LC_1 Logic Functioning bit
 (43 2)  (169 514)  (169 514)  LC_1 Logic Functioning bit
 (46 2)  (172 514)  (172 514)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (176 514)  (176 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 515)  (126 515)  routing T_3_32.glb_netwk_3 <X> T_3_32.wire_logic_cluster/lc_7/clk
 (26 3)  (152 515)  (152 515)  routing T_3_32.lc_trk_g2_7 <X> T_3_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 515)  (154 515)  routing T_3_32.lc_trk_g2_7 <X> T_3_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 515)  (155 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 515)  (156 515)  routing T_3_32.lc_trk_g3_3 <X> T_3_32.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 515)  (157 515)  routing T_3_32.lc_trk_g2_2 <X> T_3_32.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 515)  (162 515)  LC_1 Logic Functioning bit
 (37 3)  (163 515)  (163 515)  LC_1 Logic Functioning bit
 (38 3)  (164 515)  (164 515)  LC_1 Logic Functioning bit
 (39 3)  (165 515)  (165 515)  LC_1 Logic Functioning bit
 (40 3)  (166 515)  (166 515)  LC_1 Logic Functioning bit
 (41 3)  (167 515)  (167 515)  LC_1 Logic Functioning bit
 (42 3)  (168 515)  (168 515)  LC_1 Logic Functioning bit
 (43 3)  (169 515)  (169 515)  LC_1 Logic Functioning bit
 (14 4)  (140 516)  (140 516)  routing T_3_32.bnr_op_0 <X> T_3_32.lc_trk_g1_0
 (17 4)  (143 516)  (143 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (19 4)  (145 516)  (145 516)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (31 4)  (157 516)  (157 516)  routing T_3_32.lc_trk_g3_6 <X> T_3_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 516)  (158 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 516)  (159 516)  routing T_3_32.lc_trk_g3_6 <X> T_3_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 516)  (160 516)  routing T_3_32.lc_trk_g3_6 <X> T_3_32.wire_logic_cluster/lc_2/in_3
 (40 4)  (166 516)  (166 516)  LC_2 Logic Functioning bit
 (41 4)  (167 516)  (167 516)  LC_2 Logic Functioning bit
 (50 4)  (176 516)  (176 516)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (177 516)  (177 516)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (140 517)  (140 517)  routing T_3_32.bnr_op_0 <X> T_3_32.lc_trk_g1_0
 (17 5)  (143 517)  (143 517)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (31 5)  (157 517)  (157 517)  routing T_3_32.lc_trk_g3_6 <X> T_3_32.wire_logic_cluster/lc_2/in_3
 (40 5)  (166 517)  (166 517)  LC_2 Logic Functioning bit
 (41 5)  (167 517)  (167 517)  LC_2 Logic Functioning bit
 (14 6)  (140 518)  (140 518)  routing T_3_32.sp12_h_l_3 <X> T_3_32.lc_trk_g1_4
 (29 6)  (155 518)  (155 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 518)  (158 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 518)  (160 518)  routing T_3_32.lc_trk_g1_1 <X> T_3_32.wire_logic_cluster/lc_3/in_3
 (45 6)  (171 518)  (171 518)  LC_3 Logic Functioning bit
 (46 6)  (172 518)  (172 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (176 518)  (176 518)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (140 519)  (140 519)  routing T_3_32.sp12_h_l_3 <X> T_3_32.lc_trk_g1_4
 (15 7)  (141 519)  (141 519)  routing T_3_32.sp12_h_l_3 <X> T_3_32.lc_trk_g1_4
 (17 7)  (143 519)  (143 519)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (29 7)  (155 519)  (155 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (43 7)  (169 519)  (169 519)  LC_3 Logic Functioning bit
 (44 7)  (170 519)  (170 519)  LC_3 Logic Functioning bit
 (15 8)  (141 520)  (141 520)  routing T_3_32.rgt_op_1 <X> T_3_32.lc_trk_g2_1
 (17 8)  (143 520)  (143 520)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (144 520)  (144 520)  routing T_3_32.rgt_op_1 <X> T_3_32.lc_trk_g2_1
 (21 8)  (147 520)  (147 520)  routing T_3_32.sp4_v_t_22 <X> T_3_32.lc_trk_g2_3
 (22 8)  (148 520)  (148 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (149 520)  (149 520)  routing T_3_32.sp4_v_t_22 <X> T_3_32.lc_trk_g2_3
 (25 8)  (151 520)  (151 520)  routing T_3_32.sp4_v_b_26 <X> T_3_32.lc_trk_g2_2
 (29 8)  (155 520)  (155 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 520)  (158 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 520)  (160 520)  routing T_3_32.lc_trk_g1_0 <X> T_3_32.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 520)  (163 520)  LC_4 Logic Functioning bit
 (39 8)  (165 520)  (165 520)  LC_4 Logic Functioning bit
 (5 9)  (131 521)  (131 521)  routing T_3_32.sp4_h_r_6 <X> T_3_32.sp4_v_b_6
 (10 9)  (136 521)  (136 521)  routing T_3_32.sp4_h_r_2 <X> T_3_32.sp4_v_b_7
 (12 9)  (138 521)  (138 521)  routing T_3_32.sp4_h_r_8 <X> T_3_32.sp4_v_b_8
 (21 9)  (147 521)  (147 521)  routing T_3_32.sp4_v_t_22 <X> T_3_32.lc_trk_g2_3
 (22 9)  (148 521)  (148 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (149 521)  (149 521)  routing T_3_32.sp4_v_b_26 <X> T_3_32.lc_trk_g2_2
 (27 9)  (153 521)  (153 521)  routing T_3_32.lc_trk_g1_1 <X> T_3_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 521)  (155 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (21 10)  (147 522)  (147 522)  routing T_3_32.sp4_v_t_18 <X> T_3_32.lc_trk_g2_7
 (22 10)  (148 522)  (148 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (149 522)  (149 522)  routing T_3_32.sp4_v_t_18 <X> T_3_32.lc_trk_g2_7
 (25 10)  (151 522)  (151 522)  routing T_3_32.sp12_v_b_6 <X> T_3_32.lc_trk_g2_6
 (26 10)  (152 522)  (152 522)  routing T_3_32.lc_trk_g3_6 <X> T_3_32.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 522)  (155 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 522)  (157 522)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 522)  (158 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 522)  (159 522)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 522)  (162 522)  LC_5 Logic Functioning bit
 (37 10)  (163 522)  (163 522)  LC_5 Logic Functioning bit
 (38 10)  (164 522)  (164 522)  LC_5 Logic Functioning bit
 (39 10)  (165 522)  (165 522)  LC_5 Logic Functioning bit
 (42 10)  (168 522)  (168 522)  LC_5 Logic Functioning bit
 (43 10)  (169 522)  (169 522)  LC_5 Logic Functioning bit
 (50 10)  (176 522)  (176 522)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (148 523)  (148 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (150 523)  (150 523)  routing T_3_32.sp12_v_b_6 <X> T_3_32.lc_trk_g2_6
 (25 11)  (151 523)  (151 523)  routing T_3_32.sp12_v_b_6 <X> T_3_32.lc_trk_g2_6
 (26 11)  (152 523)  (152 523)  routing T_3_32.lc_trk_g3_6 <X> T_3_32.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 523)  (153 523)  routing T_3_32.lc_trk_g3_6 <X> T_3_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 523)  (154 523)  routing T_3_32.lc_trk_g3_6 <X> T_3_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 523)  (155 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 523)  (156 523)  routing T_3_32.lc_trk_g0_2 <X> T_3_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 523)  (157 523)  routing T_3_32.lc_trk_g2_6 <X> T_3_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 523)  (162 523)  LC_5 Logic Functioning bit
 (37 11)  (163 523)  (163 523)  LC_5 Logic Functioning bit
 (38 11)  (164 523)  (164 523)  LC_5 Logic Functioning bit
 (39 11)  (165 523)  (165 523)  LC_5 Logic Functioning bit
 (42 11)  (168 523)  (168 523)  LC_5 Logic Functioning bit
 (5 12)  (131 524)  (131 524)  routing T_3_32.sp4_v_b_9 <X> T_3_32.sp4_h_r_9
 (11 12)  (137 524)  (137 524)  routing T_3_32.sp4_h_r_6 <X> T_3_32.sp4_v_b_11
 (15 12)  (141 524)  (141 524)  routing T_3_32.sp4_h_r_33 <X> T_3_32.lc_trk_g3_1
 (16 12)  (142 524)  (142 524)  routing T_3_32.sp4_h_r_33 <X> T_3_32.lc_trk_g3_1
 (17 12)  (143 524)  (143 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (144 524)  (144 524)  routing T_3_32.sp4_h_r_33 <X> T_3_32.lc_trk_g3_1
 (21 12)  (147 524)  (147 524)  routing T_3_32.sp4_v_t_14 <X> T_3_32.lc_trk_g3_3
 (22 12)  (148 524)  (148 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 524)  (149 524)  routing T_3_32.sp4_v_t_14 <X> T_3_32.lc_trk_g3_3
 (29 12)  (155 524)  (155 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 524)  (158 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 524)  (159 524)  routing T_3_32.lc_trk_g2_1 <X> T_3_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 524)  (162 524)  LC_6 Logic Functioning bit
 (37 12)  (163 524)  (163 524)  LC_6 Logic Functioning bit
 (38 12)  (164 524)  (164 524)  LC_6 Logic Functioning bit
 (39 12)  (165 524)  (165 524)  LC_6 Logic Functioning bit
 (41 12)  (167 524)  (167 524)  LC_6 Logic Functioning bit
 (43 12)  (169 524)  (169 524)  LC_6 Logic Functioning bit
 (6 13)  (132 525)  (132 525)  routing T_3_32.sp4_v_b_9 <X> T_3_32.sp4_h_r_9
 (30 13)  (156 525)  (156 525)  routing T_3_32.lc_trk_g0_3 <X> T_3_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (162 525)  (162 525)  LC_6 Logic Functioning bit
 (37 13)  (163 525)  (163 525)  LC_6 Logic Functioning bit
 (38 13)  (164 525)  (164 525)  LC_6 Logic Functioning bit
 (39 13)  (165 525)  (165 525)  LC_6 Logic Functioning bit
 (41 13)  (167 525)  (167 525)  LC_6 Logic Functioning bit
 (43 13)  (169 525)  (169 525)  LC_6 Logic Functioning bit
 (0 14)  (126 526)  (126 526)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 526)  (127 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (141 526)  (141 526)  routing T_3_32.sp4_h_r_45 <X> T_3_32.lc_trk_g3_5
 (16 14)  (142 526)  (142 526)  routing T_3_32.sp4_h_r_45 <X> T_3_32.lc_trk_g3_5
 (17 14)  (143 526)  (143 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (144 526)  (144 526)  routing T_3_32.sp4_h_r_45 <X> T_3_32.lc_trk_g3_5
 (19 14)  (145 526)  (145 526)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (151 526)  (151 526)  routing T_3_32.wire_logic_cluster/lc_6/out <X> T_3_32.lc_trk_g3_6
 (29 14)  (155 526)  (155 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 526)  (158 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 526)  (160 526)  routing T_3_32.lc_trk_g1_1 <X> T_3_32.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 526)  (163 526)  LC_7 Logic Functioning bit
 (39 14)  (165 526)  (165 526)  LC_7 Logic Functioning bit
 (48 14)  (174 526)  (174 526)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (177 526)  (177 526)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (178 526)  (178 526)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (126 527)  (126 527)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 527)  (127 527)  routing T_3_32.lc_trk_g3_5 <X> T_3_32.wire_logic_cluster/lc_7/s_r
 (18 15)  (144 527)  (144 527)  routing T_3_32.sp4_h_r_45 <X> T_3_32.lc_trk_g3_5
 (19 15)  (145 527)  (145 527)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (148 527)  (148 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (155 527)  (155 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (163 527)  (163 527)  LC_7 Logic Functioning bit
 (39 15)  (165 527)  (165 527)  LC_7 Logic Functioning bit
 (40 15)  (166 527)  (166 527)  LC_7 Logic Functioning bit
 (42 15)  (168 527)  (168 527)  LC_7 Logic Functioning bit
 (48 15)  (174 527)  (174 527)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_32

 (21 0)  (201 512)  (201 512)  routing T_4_32.wire_logic_cluster/lc_3/out <X> T_4_32.lc_trk_g0_3
 (22 0)  (202 512)  (202 512)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (205 512)  (205 512)  routing T_4_32.wire_logic_cluster/lc_2/out <X> T_4_32.lc_trk_g0_2
 (26 0)  (206 512)  (206 512)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 512)  (207 512)  routing T_4_32.lc_trk_g1_2 <X> T_4_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 512)  (209 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 512)  (212 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (215 512)  (215 512)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.input_2_0
 (38 0)  (218 512)  (218 512)  LC_0 Logic Functioning bit
 (22 1)  (202 513)  (202 513)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (208 513)  (208 513)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 513)  (209 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 513)  (210 513)  routing T_4_32.lc_trk_g1_2 <X> T_4_32.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 513)  (211 513)  routing T_4_32.lc_trk_g0_3 <X> T_4_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 513)  (212 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (213 513)  (213 513)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.input_2_0
 (35 1)  (215 513)  (215 513)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.input_2_0
 (38 1)  (218 513)  (218 513)  LC_0 Logic Functioning bit
 (39 1)  (219 513)  (219 513)  LC_0 Logic Functioning bit
 (41 1)  (221 513)  (221 513)  LC_0 Logic Functioning bit
 (0 2)  (180 514)  (180 514)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (2 2)  (182 514)  (182 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (195 514)  (195 514)  routing T_4_32.sp4_v_b_21 <X> T_4_32.lc_trk_g0_5
 (16 2)  (196 514)  (196 514)  routing T_4_32.sp4_v_b_21 <X> T_4_32.lc_trk_g0_5
 (17 2)  (197 514)  (197 514)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (208 514)  (208 514)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 514)  (209 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 514)  (210 514)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 514)  (212 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 514)  (213 514)  routing T_4_32.lc_trk_g3_1 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 514)  (214 514)  routing T_4_32.lc_trk_g3_1 <X> T_4_32.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 514)  (217 514)  LC_1 Logic Functioning bit
 (38 2)  (218 514)  (218 514)  LC_1 Logic Functioning bit
 (39 2)  (219 514)  (219 514)  LC_1 Logic Functioning bit
 (42 2)  (222 514)  (222 514)  LC_1 Logic Functioning bit
 (45 2)  (225 514)  (225 514)  LC_1 Logic Functioning bit
 (50 2)  (230 514)  (230 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 515)  (180 515)  routing T_4_32.glb_netwk_3 <X> T_4_32.wire_logic_cluster/lc_7/clk
 (37 3)  (217 515)  (217 515)  LC_1 Logic Functioning bit
 (38 3)  (218 515)  (218 515)  LC_1 Logic Functioning bit
 (39 3)  (219 515)  (219 515)  LC_1 Logic Functioning bit
 (42 3)  (222 515)  (222 515)  LC_1 Logic Functioning bit
 (22 4)  (202 516)  (202 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (203 516)  (203 516)  routing T_4_32.sp4_v_b_19 <X> T_4_32.lc_trk_g1_3
 (24 4)  (204 516)  (204 516)  routing T_4_32.sp4_v_b_19 <X> T_4_32.lc_trk_g1_3
 (26 4)  (206 516)  (206 516)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 516)  (207 516)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 516)  (208 516)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 516)  (209 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 516)  (210 516)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 516)  (212 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 516)  (213 516)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 516)  (214 516)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 516)  (215 516)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.input_2_2
 (37 4)  (217 516)  (217 516)  LC_2 Logic Functioning bit
 (39 4)  (219 516)  (219 516)  LC_2 Logic Functioning bit
 (40 4)  (220 516)  (220 516)  LC_2 Logic Functioning bit
 (48 4)  (228 516)  (228 516)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (192 517)  (192 517)  routing T_4_32.sp4_h_r_5 <X> T_4_32.sp4_v_b_5
 (22 5)  (202 517)  (202 517)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (204 517)  (204 517)  routing T_4_32.bot_op_2 <X> T_4_32.lc_trk_g1_2
 (27 5)  (207 517)  (207 517)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 517)  (208 517)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 517)  (209 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 517)  (210 517)  routing T_4_32.lc_trk_g3_6 <X> T_4_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 517)  (211 517)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 517)  (212 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (213 517)  (213 517)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.input_2_2
 (48 5)  (228 517)  (228 517)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (31 6)  (211 518)  (211 518)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 518)  (212 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 518)  (213 518)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 518)  (214 518)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 518)  (216 518)  LC_3 Logic Functioning bit
 (38 6)  (218 518)  (218 518)  LC_3 Logic Functioning bit
 (26 7)  (206 519)  (206 519)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 519)  (207 519)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 519)  (208 519)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 519)  (209 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (217 519)  (217 519)  LC_3 Logic Functioning bit
 (39 7)  (219 519)  (219 519)  LC_3 Logic Functioning bit
 (21 8)  (201 520)  (201 520)  routing T_4_32.sp4_h_r_35 <X> T_4_32.lc_trk_g2_3
 (22 8)  (202 520)  (202 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (203 520)  (203 520)  routing T_4_32.sp4_h_r_35 <X> T_4_32.lc_trk_g2_3
 (24 8)  (204 520)  (204 520)  routing T_4_32.sp4_h_r_35 <X> T_4_32.lc_trk_g2_3
 (28 8)  (208 520)  (208 520)  routing T_4_32.lc_trk_g2_3 <X> T_4_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 520)  (209 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 520)  (212 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 520)  (213 520)  routing T_4_32.lc_trk_g3_0 <X> T_4_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 520)  (214 520)  routing T_4_32.lc_trk_g3_0 <X> T_4_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 520)  (215 520)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.input_2_4
 (36 8)  (216 520)  (216 520)  LC_4 Logic Functioning bit
 (38 8)  (218 520)  (218 520)  LC_4 Logic Functioning bit
 (41 8)  (221 520)  (221 520)  LC_4 Logic Functioning bit
 (3 9)  (183 521)  (183 521)  routing T_4_32.sp12_h_l_22 <X> T_4_32.sp12_v_b_1
 (26 9)  (206 521)  (206 521)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 521)  (207 521)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 521)  (209 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 521)  (210 521)  routing T_4_32.lc_trk_g2_3 <X> T_4_32.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 521)  (212 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (213 521)  (213 521)  routing T_4_32.lc_trk_g2_4 <X> T_4_32.input_2_4
 (37 9)  (217 521)  (217 521)  LC_4 Logic Functioning bit
 (38 9)  (218 521)  (218 521)  LC_4 Logic Functioning bit
 (41 9)  (221 521)  (221 521)  LC_4 Logic Functioning bit
 (25 10)  (205 522)  (205 522)  routing T_4_32.sp4_h_r_46 <X> T_4_32.lc_trk_g2_6
 (27 10)  (207 522)  (207 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 522)  (208 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 522)  (209 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 522)  (210 522)  routing T_4_32.lc_trk_g3_5 <X> T_4_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 522)  (211 522)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 522)  (212 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 522)  (213 522)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (42 10)  (222 522)  (222 522)  LC_5 Logic Functioning bit
 (45 10)  (225 522)  (225 522)  LC_5 Logic Functioning bit
 (48 10)  (228 522)  (228 522)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (230 522)  (230 522)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (231 522)  (231 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (194 523)  (194 523)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g2_4
 (15 11)  (195 523)  (195 523)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g2_4
 (16 11)  (196 523)  (196 523)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g2_4
 (17 11)  (197 523)  (197 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (202 523)  (202 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (203 523)  (203 523)  routing T_4_32.sp4_h_r_46 <X> T_4_32.lc_trk_g2_6
 (24 11)  (204 523)  (204 523)  routing T_4_32.sp4_h_r_46 <X> T_4_32.lc_trk_g2_6
 (25 11)  (205 523)  (205 523)  routing T_4_32.sp4_h_r_46 <X> T_4_32.lc_trk_g2_6
 (26 11)  (206 523)  (206 523)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 523)  (207 523)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 523)  (208 523)  routing T_4_32.lc_trk_g3_2 <X> T_4_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 523)  (209 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 523)  (211 523)  routing T_4_32.lc_trk_g2_6 <X> T_4_32.wire_logic_cluster/lc_5/in_3
 (41 11)  (221 523)  (221 523)  LC_5 Logic Functioning bit
 (42 11)  (222 523)  (222 523)  LC_5 Logic Functioning bit
 (43 11)  (223 523)  (223 523)  LC_5 Logic Functioning bit
 (14 12)  (194 524)  (194 524)  routing T_4_32.sp4_h_r_40 <X> T_4_32.lc_trk_g3_0
 (17 12)  (197 524)  (197 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 524)  (198 524)  routing T_4_32.wire_logic_cluster/lc_1/out <X> T_4_32.lc_trk_g3_1
 (25 12)  (205 524)  (205 524)  routing T_4_32.sp4_h_r_42 <X> T_4_32.lc_trk_g3_2
 (26 12)  (206 524)  (206 524)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_6/in_0
 (31 12)  (211 524)  (211 524)  routing T_4_32.lc_trk_g0_5 <X> T_4_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 524)  (212 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (216 524)  (216 524)  LC_6 Logic Functioning bit
 (38 12)  (218 524)  (218 524)  LC_6 Logic Functioning bit
 (12 13)  (192 525)  (192 525)  routing T_4_32.sp4_h_r_11 <X> T_4_32.sp4_v_b_11
 (14 13)  (194 525)  (194 525)  routing T_4_32.sp4_h_r_40 <X> T_4_32.lc_trk_g3_0
 (15 13)  (195 525)  (195 525)  routing T_4_32.sp4_h_r_40 <X> T_4_32.lc_trk_g3_0
 (16 13)  (196 525)  (196 525)  routing T_4_32.sp4_h_r_40 <X> T_4_32.lc_trk_g3_0
 (17 13)  (197 525)  (197 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (202 525)  (202 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (203 525)  (203 525)  routing T_4_32.sp4_h_r_42 <X> T_4_32.lc_trk_g3_2
 (24 13)  (204 525)  (204 525)  routing T_4_32.sp4_h_r_42 <X> T_4_32.lc_trk_g3_2
 (25 13)  (205 525)  (205 525)  routing T_4_32.sp4_h_r_42 <X> T_4_32.lc_trk_g3_2
 (26 13)  (206 525)  (206 525)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 525)  (207 525)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 525)  (208 525)  routing T_4_32.lc_trk_g3_7 <X> T_4_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 525)  (209 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (217 525)  (217 525)  LC_6 Logic Functioning bit
 (39 13)  (219 525)  (219 525)  LC_6 Logic Functioning bit
 (17 14)  (197 526)  (197 526)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 526)  (198 526)  routing T_4_32.wire_logic_cluster/lc_5/out <X> T_4_32.lc_trk_g3_5
 (22 14)  (202 526)  (202 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (205 526)  (205 526)  routing T_4_32.sp4_h_r_46 <X> T_4_32.lc_trk_g3_6
 (26 14)  (206 526)  (206 526)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 526)  (207 526)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 526)  (209 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 526)  (212 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (216 526)  (216 526)  LC_7 Logic Functioning bit
 (37 14)  (217 526)  (217 526)  LC_7 Logic Functioning bit
 (39 14)  (219 526)  (219 526)  LC_7 Logic Functioning bit
 (50 14)  (230 526)  (230 526)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (194 527)  (194 527)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g3_4
 (15 15)  (195 527)  (195 527)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g3_4
 (16 15)  (196 527)  (196 527)  routing T_4_32.sp4_h_l_17 <X> T_4_32.lc_trk_g3_4
 (17 15)  (197 527)  (197 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (202 527)  (202 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (203 527)  (203 527)  routing T_4_32.sp4_h_r_46 <X> T_4_32.lc_trk_g3_6
 (24 15)  (204 527)  (204 527)  routing T_4_32.sp4_h_r_46 <X> T_4_32.lc_trk_g3_6
 (25 15)  (205 527)  (205 527)  routing T_4_32.sp4_h_r_46 <X> T_4_32.lc_trk_g3_6
 (27 15)  (207 527)  (207 527)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 527)  (208 527)  routing T_4_32.lc_trk_g3_4 <X> T_4_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 527)  (209 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 527)  (210 527)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 527)  (211 527)  routing T_4_32.lc_trk_g0_2 <X> T_4_32.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 527)  (216 527)  LC_7 Logic Functioning bit
 (38 15)  (218 527)  (218 527)  LC_7 Logic Functioning bit
 (48 15)  (228 527)  (228 527)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_32

 (2 0)  (236 512)  (236 512)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (27 0)  (261 512)  (261 512)  routing T_5_32.lc_trk_g3_0 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 512)  (262 512)  routing T_5_32.lc_trk_g3_0 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 512)  (263 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 512)  (266 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 512)  (270 512)  LC_0 Logic Functioning bit
 (39 0)  (273 512)  (273 512)  LC_0 Logic Functioning bit
 (41 0)  (275 512)  (275 512)  LC_0 Logic Functioning bit
 (42 0)  (276 512)  (276 512)  LC_0 Logic Functioning bit
 (44 0)  (278 512)  (278 512)  LC_0 Logic Functioning bit
 (45 0)  (279 512)  (279 512)  LC_0 Logic Functioning bit
 (36 1)  (270 513)  (270 513)  LC_0 Logic Functioning bit
 (39 1)  (273 513)  (273 513)  LC_0 Logic Functioning bit
 (41 1)  (275 513)  (275 513)  LC_0 Logic Functioning bit
 (42 1)  (276 513)  (276 513)  LC_0 Logic Functioning bit
 (46 1)  (280 513)  (280 513)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (281 513)  (281 513)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (283 513)  (283 513)  Carry_In_Mux bit 

 (51 1)  (285 513)  (285 513)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 514)  (234 514)  routing T_5_32.glb_netwk_3 <X> T_5_32.wire_logic_cluster/lc_7/clk
 (2 2)  (236 514)  (236 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 514)  (242 514)  routing T_5_32.sp4_v_t_42 <X> T_5_32.sp4_h_l_36
 (9 2)  (243 514)  (243 514)  routing T_5_32.sp4_v_t_42 <X> T_5_32.sp4_h_l_36
 (10 2)  (244 514)  (244 514)  routing T_5_32.sp4_v_t_42 <X> T_5_32.sp4_h_l_36
 (27 2)  (261 514)  (261 514)  routing T_5_32.lc_trk_g3_1 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 514)  (262 514)  routing T_5_32.lc_trk_g3_1 <X> T_5_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 514)  (263 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 514)  (266 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 514)  (270 514)  LC_1 Logic Functioning bit
 (39 2)  (273 514)  (273 514)  LC_1 Logic Functioning bit
 (41 2)  (275 514)  (275 514)  LC_1 Logic Functioning bit
 (42 2)  (276 514)  (276 514)  LC_1 Logic Functioning bit
 (44 2)  (278 514)  (278 514)  LC_1 Logic Functioning bit
 (45 2)  (279 514)  (279 514)  LC_1 Logic Functioning bit
 (47 2)  (281 514)  (281 514)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (287 514)  (287 514)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 515)  (234 515)  routing T_5_32.glb_netwk_3 <X> T_5_32.wire_logic_cluster/lc_7/clk
 (19 3)  (253 515)  (253 515)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (36 3)  (270 515)  (270 515)  LC_1 Logic Functioning bit
 (39 3)  (273 515)  (273 515)  LC_1 Logic Functioning bit
 (41 3)  (275 515)  (275 515)  LC_1 Logic Functioning bit
 (42 3)  (276 515)  (276 515)  LC_1 Logic Functioning bit
 (53 3)  (287 515)  (287 515)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 4)  (238 516)  (238 516)  routing T_5_32.sp4_h_l_38 <X> T_5_32.sp4_v_b_3
 (21 4)  (255 516)  (255 516)  routing T_5_32.wire_logic_cluster/lc_3/out <X> T_5_32.lc_trk_g1_3
 (22 4)  (256 516)  (256 516)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 516)  (259 516)  routing T_5_32.wire_logic_cluster/lc_2/out <X> T_5_32.lc_trk_g1_2
 (27 4)  (261 516)  (261 516)  routing T_5_32.lc_trk_g1_2 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 516)  (263 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 516)  (266 516)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 516)  (270 516)  LC_2 Logic Functioning bit
 (39 4)  (273 516)  (273 516)  LC_2 Logic Functioning bit
 (41 4)  (275 516)  (275 516)  LC_2 Logic Functioning bit
 (42 4)  (276 516)  (276 516)  LC_2 Logic Functioning bit
 (44 4)  (278 516)  (278 516)  LC_2 Logic Functioning bit
 (45 4)  (279 516)  (279 516)  LC_2 Logic Functioning bit
 (47 4)  (281 516)  (281 516)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (287 516)  (287 516)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (239 517)  (239 517)  routing T_5_32.sp4_h_l_38 <X> T_5_32.sp4_v_b_3
 (11 5)  (245 517)  (245 517)  routing T_5_32.sp4_h_l_44 <X> T_5_32.sp4_h_r_5
 (13 5)  (247 517)  (247 517)  routing T_5_32.sp4_h_l_44 <X> T_5_32.sp4_h_r_5
 (22 5)  (256 517)  (256 517)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 517)  (264 517)  routing T_5_32.lc_trk_g1_2 <X> T_5_32.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 517)  (270 517)  LC_2 Logic Functioning bit
 (39 5)  (273 517)  (273 517)  LC_2 Logic Functioning bit
 (41 5)  (275 517)  (275 517)  LC_2 Logic Functioning bit
 (42 5)  (276 517)  (276 517)  LC_2 Logic Functioning bit
 (17 6)  (251 518)  (251 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 518)  (252 518)  routing T_5_32.wire_logic_cluster/lc_5/out <X> T_5_32.lc_trk_g1_5
 (21 6)  (255 518)  (255 518)  routing T_5_32.wire_logic_cluster/lc_7/out <X> T_5_32.lc_trk_g1_7
 (22 6)  (256 518)  (256 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 518)  (259 518)  routing T_5_32.wire_logic_cluster/lc_6/out <X> T_5_32.lc_trk_g1_6
 (27 6)  (261 518)  (261 518)  routing T_5_32.lc_trk_g1_3 <X> T_5_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 518)  (263 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 518)  (266 518)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 518)  (270 518)  LC_3 Logic Functioning bit
 (39 6)  (273 518)  (273 518)  LC_3 Logic Functioning bit
 (41 6)  (275 518)  (275 518)  LC_3 Logic Functioning bit
 (42 6)  (276 518)  (276 518)  LC_3 Logic Functioning bit
 (44 6)  (278 518)  (278 518)  LC_3 Logic Functioning bit
 (45 6)  (279 518)  (279 518)  LC_3 Logic Functioning bit
 (46 6)  (280 518)  (280 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (281 518)  (281 518)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (256 519)  (256 519)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 519)  (264 519)  routing T_5_32.lc_trk_g1_3 <X> T_5_32.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 519)  (270 519)  LC_3 Logic Functioning bit
 (39 7)  (273 519)  (273 519)  LC_3 Logic Functioning bit
 (41 7)  (275 519)  (275 519)  LC_3 Logic Functioning bit
 (42 7)  (276 519)  (276 519)  LC_3 Logic Functioning bit
 (51 7)  (285 519)  (285 519)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (286 519)  (286 519)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (27 8)  (261 520)  (261 520)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 520)  (262 520)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 520)  (263 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 520)  (264 520)  routing T_5_32.lc_trk_g3_4 <X> T_5_32.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 520)  (266 520)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 520)  (270 520)  LC_4 Logic Functioning bit
 (39 8)  (273 520)  (273 520)  LC_4 Logic Functioning bit
 (41 8)  (275 520)  (275 520)  LC_4 Logic Functioning bit
 (42 8)  (276 520)  (276 520)  LC_4 Logic Functioning bit
 (44 8)  (278 520)  (278 520)  LC_4 Logic Functioning bit
 (45 8)  (279 520)  (279 520)  LC_4 Logic Functioning bit
 (46 8)  (280 520)  (280 520)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (286 520)  (286 520)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (270 521)  (270 521)  LC_4 Logic Functioning bit
 (39 9)  (273 521)  (273 521)  LC_4 Logic Functioning bit
 (41 9)  (275 521)  (275 521)  LC_4 Logic Functioning bit
 (42 9)  (276 521)  (276 521)  LC_4 Logic Functioning bit
 (48 9)  (282 521)  (282 521)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (240 522)  (240 522)  routing T_5_32.sp4_h_l_36 <X> T_5_32.sp4_v_t_43
 (27 10)  (261 522)  (261 522)  routing T_5_32.lc_trk_g1_5 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 522)  (263 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 522)  (264 522)  routing T_5_32.lc_trk_g1_5 <X> T_5_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 522)  (266 522)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 522)  (270 522)  LC_5 Logic Functioning bit
 (39 10)  (273 522)  (273 522)  LC_5 Logic Functioning bit
 (41 10)  (275 522)  (275 522)  LC_5 Logic Functioning bit
 (42 10)  (276 522)  (276 522)  LC_5 Logic Functioning bit
 (44 10)  (278 522)  (278 522)  LC_5 Logic Functioning bit
 (45 10)  (279 522)  (279 522)  LC_5 Logic Functioning bit
 (46 10)  (280 522)  (280 522)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (281 522)  (281 522)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (9 11)  (243 523)  (243 523)  routing T_5_32.sp4_v_b_11 <X> T_5_32.sp4_v_t_42
 (10 11)  (244 523)  (244 523)  routing T_5_32.sp4_v_b_11 <X> T_5_32.sp4_v_t_42
 (36 11)  (270 523)  (270 523)  LC_5 Logic Functioning bit
 (39 11)  (273 523)  (273 523)  LC_5 Logic Functioning bit
 (41 11)  (275 523)  (275 523)  LC_5 Logic Functioning bit
 (42 11)  (276 523)  (276 523)  LC_5 Logic Functioning bit
 (52 11)  (286 523)  (286 523)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (248 524)  (248 524)  routing T_5_32.wire_logic_cluster/lc_0/out <X> T_5_32.lc_trk_g3_0
 (17 12)  (251 524)  (251 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 524)  (252 524)  routing T_5_32.wire_logic_cluster/lc_1/out <X> T_5_32.lc_trk_g3_1
 (27 12)  (261 524)  (261 524)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 524)  (263 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 524)  (264 524)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 524)  (266 524)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 524)  (270 524)  LC_6 Logic Functioning bit
 (39 12)  (273 524)  (273 524)  LC_6 Logic Functioning bit
 (41 12)  (275 524)  (275 524)  LC_6 Logic Functioning bit
 (42 12)  (276 524)  (276 524)  LC_6 Logic Functioning bit
 (44 12)  (278 524)  (278 524)  LC_6 Logic Functioning bit
 (45 12)  (279 524)  (279 524)  LC_6 Logic Functioning bit
 (47 12)  (281 524)  (281 524)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (286 524)  (286 524)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (251 525)  (251 525)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (264 525)  (264 525)  routing T_5_32.lc_trk_g1_6 <X> T_5_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 525)  (270 525)  LC_6 Logic Functioning bit
 (39 13)  (273 525)  (273 525)  LC_6 Logic Functioning bit
 (41 13)  (275 525)  (275 525)  LC_6 Logic Functioning bit
 (42 13)  (276 525)  (276 525)  LC_6 Logic Functioning bit
 (48 13)  (282 525)  (282 525)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (248 526)  (248 526)  routing T_5_32.wire_logic_cluster/lc_4/out <X> T_5_32.lc_trk_g3_4
 (27 14)  (261 526)  (261 526)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 526)  (263 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 526)  (264 526)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 526)  (266 526)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 526)  (270 526)  LC_7 Logic Functioning bit
 (39 14)  (273 526)  (273 526)  LC_7 Logic Functioning bit
 (41 14)  (275 526)  (275 526)  LC_7 Logic Functioning bit
 (42 14)  (276 526)  (276 526)  LC_7 Logic Functioning bit
 (45 14)  (279 526)  (279 526)  LC_7 Logic Functioning bit
 (46 14)  (280 526)  (280 526)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (251 527)  (251 527)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 527)  (264 527)  routing T_5_32.lc_trk_g1_7 <X> T_5_32.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 527)  (270 527)  LC_7 Logic Functioning bit
 (39 15)  (273 527)  (273 527)  LC_7 Logic Functioning bit
 (41 15)  (275 527)  (275 527)  LC_7 Logic Functioning bit
 (42 15)  (276 527)  (276 527)  LC_7 Logic Functioning bit


LogicTile_6_32

 (14 0)  (302 512)  (302 512)  routing T_6_32.sp4_h_l_5 <X> T_6_32.lc_trk_g0_0
 (16 0)  (304 512)  (304 512)  routing T_6_32.sp4_v_b_1 <X> T_6_32.lc_trk_g0_1
 (17 0)  (305 512)  (305 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (306 512)  (306 512)  routing T_6_32.sp4_v_b_1 <X> T_6_32.lc_trk_g0_1
 (22 0)  (310 512)  (310 512)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (311 512)  (311 512)  routing T_6_32.sp12_h_r_11 <X> T_6_32.lc_trk_g0_3
 (26 0)  (314 512)  (314 512)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 512)  (315 512)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 512)  (316 512)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 512)  (317 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 512)  (318 512)  routing T_6_32.lc_trk_g3_4 <X> T_6_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 512)  (320 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 512)  (322 512)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 512)  (324 512)  LC_0 Logic Functioning bit
 (41 0)  (329 512)  (329 512)  LC_0 Logic Functioning bit
 (43 0)  (331 512)  (331 512)  LC_0 Logic Functioning bit
 (14 1)  (302 513)  (302 513)  routing T_6_32.sp4_h_l_5 <X> T_6_32.lc_trk_g0_0
 (15 1)  (303 513)  (303 513)  routing T_6_32.sp4_h_l_5 <X> T_6_32.lc_trk_g0_0
 (16 1)  (304 513)  (304 513)  routing T_6_32.sp4_h_l_5 <X> T_6_32.lc_trk_g0_0
 (17 1)  (305 513)  (305 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (310 513)  (310 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (313 513)  (313 513)  routing T_6_32.sp4_r_v_b_33 <X> T_6_32.lc_trk_g0_2
 (26 1)  (314 513)  (314 513)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 513)  (315 513)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 513)  (317 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 513)  (319 513)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 513)  (320 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 513)  (322 513)  routing T_6_32.lc_trk_g1_3 <X> T_6_32.input_2_0
 (35 1)  (323 513)  (323 513)  routing T_6_32.lc_trk_g1_3 <X> T_6_32.input_2_0
 (36 1)  (324 513)  (324 513)  LC_0 Logic Functioning bit
 (37 1)  (325 513)  (325 513)  LC_0 Logic Functioning bit
 (38 1)  (326 513)  (326 513)  LC_0 Logic Functioning bit
 (40 1)  (328 513)  (328 513)  LC_0 Logic Functioning bit
 (42 1)  (330 513)  (330 513)  LC_0 Logic Functioning bit
 (0 2)  (288 514)  (288 514)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (2 2)  (290 514)  (290 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (310 514)  (310 514)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (312 514)  (312 514)  routing T_6_32.bot_op_7 <X> T_6_32.lc_trk_g0_7
 (25 2)  (313 514)  (313 514)  routing T_6_32.bnr_op_6 <X> T_6_32.lc_trk_g0_6
 (27 2)  (315 514)  (315 514)  routing T_6_32.lc_trk_g1_5 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 514)  (317 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 514)  (318 514)  routing T_6_32.lc_trk_g1_5 <X> T_6_32.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 514)  (319 514)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 514)  (320 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 514)  (321 514)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 514)  (322 514)  routing T_6_32.lc_trk_g3_5 <X> T_6_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 514)  (324 514)  LC_1 Logic Functioning bit
 (37 2)  (325 514)  (325 514)  LC_1 Logic Functioning bit
 (43 2)  (331 514)  (331 514)  LC_1 Logic Functioning bit
 (50 2)  (338 514)  (338 514)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 515)  (288 515)  routing T_6_32.glb_netwk_3 <X> T_6_32.wire_logic_cluster/lc_7/clk
 (22 3)  (310 515)  (310 515)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (313 515)  (313 515)  routing T_6_32.bnr_op_6 <X> T_6_32.lc_trk_g0_6
 (26 3)  (314 515)  (314 515)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 515)  (315 515)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 515)  (317 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 515)  (324 515)  LC_1 Logic Functioning bit
 (37 3)  (325 515)  (325 515)  LC_1 Logic Functioning bit
 (38 3)  (326 515)  (326 515)  LC_1 Logic Functioning bit
 (41 3)  (329 515)  (329 515)  LC_1 Logic Functioning bit
 (42 3)  (330 515)  (330 515)  LC_1 Logic Functioning bit
 (0 4)  (288 516)  (288 516)  routing T_6_32.lc_trk_g3_3 <X> T_6_32.wire_logic_cluster/lc_7/cen
 (1 4)  (289 516)  (289 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (305 516)  (305 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (309 516)  (309 516)  routing T_6_32.sp4_v_b_3 <X> T_6_32.lc_trk_g1_3
 (22 4)  (310 516)  (310 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (311 516)  (311 516)  routing T_6_32.sp4_v_b_3 <X> T_6_32.lc_trk_g1_3
 (25 4)  (313 516)  (313 516)  routing T_6_32.sp4_h_r_10 <X> T_6_32.lc_trk_g1_2
 (29 4)  (317 516)  (317 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 516)  (320 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (330 516)  (330 516)  LC_2 Logic Functioning bit
 (43 4)  (331 516)  (331 516)  LC_2 Logic Functioning bit
 (50 4)  (338 516)  (338 516)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (288 517)  (288 517)  routing T_6_32.lc_trk_g3_3 <X> T_6_32.wire_logic_cluster/lc_7/cen
 (1 5)  (289 517)  (289 517)  routing T_6_32.lc_trk_g3_3 <X> T_6_32.wire_logic_cluster/lc_7/cen
 (18 5)  (306 517)  (306 517)  routing T_6_32.sp4_r_v_b_25 <X> T_6_32.lc_trk_g1_1
 (22 5)  (310 517)  (310 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (311 517)  (311 517)  routing T_6_32.sp4_h_r_10 <X> T_6_32.lc_trk_g1_2
 (24 5)  (312 517)  (312 517)  routing T_6_32.sp4_h_r_10 <X> T_6_32.lc_trk_g1_2
 (27 5)  (315 517)  (315 517)  routing T_6_32.lc_trk_g1_1 <X> T_6_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 517)  (317 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 517)  (319 517)  routing T_6_32.lc_trk_g0_3 <X> T_6_32.wire_logic_cluster/lc_2/in_3
 (37 5)  (325 517)  (325 517)  LC_2 Logic Functioning bit
 (39 5)  (327 517)  (327 517)  LC_2 Logic Functioning bit
 (42 5)  (330 517)  (330 517)  LC_2 Logic Functioning bit
 (43 5)  (331 517)  (331 517)  LC_2 Logic Functioning bit
 (16 6)  (304 518)  (304 518)  routing T_6_32.sp4_v_b_13 <X> T_6_32.lc_trk_g1_5
 (17 6)  (305 518)  (305 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (306 518)  (306 518)  routing T_6_32.sp4_v_b_13 <X> T_6_32.lc_trk_g1_5
 (22 6)  (310 518)  (310 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (315 518)  (315 518)  routing T_6_32.lc_trk_g3_1 <X> T_6_32.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 518)  (316 518)  routing T_6_32.lc_trk_g3_1 <X> T_6_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 518)  (317 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 518)  (319 518)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 518)  (320 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 518)  (322 518)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 518)  (324 518)  LC_3 Logic Functioning bit
 (38 6)  (326 518)  (326 518)  LC_3 Logic Functioning bit
 (18 7)  (306 519)  (306 519)  routing T_6_32.sp4_v_b_13 <X> T_6_32.lc_trk_g1_5
 (21 7)  (309 519)  (309 519)  routing T_6_32.sp4_r_v_b_31 <X> T_6_32.lc_trk_g1_7
 (31 7)  (319 519)  (319 519)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 519)  (324 519)  LC_3 Logic Functioning bit
 (38 7)  (326 519)  (326 519)  LC_3 Logic Functioning bit
 (26 8)  (314 520)  (314 520)  routing T_6_32.lc_trk_g0_6 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 520)  (315 520)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 520)  (317 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 520)  (320 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 520)  (324 520)  LC_4 Logic Functioning bit
 (37 8)  (325 520)  (325 520)  LC_4 Logic Functioning bit
 (38 8)  (326 520)  (326 520)  LC_4 Logic Functioning bit
 (41 8)  (329 520)  (329 520)  LC_4 Logic Functioning bit
 (43 8)  (331 520)  (331 520)  LC_4 Logic Functioning bit
 (50 8)  (338 520)  (338 520)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (314 521)  (314 521)  routing T_6_32.lc_trk_g0_6 <X> T_6_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 521)  (317 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 521)  (318 521)  routing T_6_32.lc_trk_g1_2 <X> T_6_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 521)  (319 521)  routing T_6_32.lc_trk_g0_3 <X> T_6_32.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 521)  (325 521)  LC_4 Logic Functioning bit
 (41 9)  (329 521)  (329 521)  LC_4 Logic Functioning bit
 (43 9)  (331 521)  (331 521)  LC_4 Logic Functioning bit
 (15 10)  (303 522)  (303 522)  routing T_6_32.sp12_v_t_2 <X> T_6_32.lc_trk_g2_5
 (17 10)  (305 522)  (305 522)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (306 522)  (306 522)  routing T_6_32.sp12_v_t_2 <X> T_6_32.lc_trk_g2_5
 (25 10)  (313 522)  (313 522)  routing T_6_32.sp4_v_b_30 <X> T_6_32.lc_trk_g2_6
 (28 10)  (316 522)  (316 522)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 522)  (317 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 522)  (318 522)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 522)  (319 522)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 522)  (320 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 522)  (322 522)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 522)  (324 522)  LC_5 Logic Functioning bit
 (37 10)  (325 522)  (325 522)  LC_5 Logic Functioning bit
 (43 10)  (331 522)  (331 522)  LC_5 Logic Functioning bit
 (50 10)  (338 522)  (338 522)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (306 523)  (306 523)  routing T_6_32.sp12_v_t_2 <X> T_6_32.lc_trk_g2_5
 (22 11)  (310 523)  (310 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (311 523)  (311 523)  routing T_6_32.sp4_v_b_30 <X> T_6_32.lc_trk_g2_6
 (26 11)  (314 523)  (314 523)  routing T_6_32.lc_trk_g0_3 <X> T_6_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 523)  (317 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 523)  (318 523)  routing T_6_32.lc_trk_g2_6 <X> T_6_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 523)  (319 523)  routing T_6_32.lc_trk_g1_7 <X> T_6_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 523)  (324 523)  LC_5 Logic Functioning bit
 (37 11)  (325 523)  (325 523)  LC_5 Logic Functioning bit
 (41 11)  (329 523)  (329 523)  LC_5 Logic Functioning bit
 (42 11)  (330 523)  (330 523)  LC_5 Logic Functioning bit
 (4 12)  (292 524)  (292 524)  routing T_6_32.sp4_h_l_38 <X> T_6_32.sp4_v_b_9
 (6 12)  (294 524)  (294 524)  routing T_6_32.sp4_h_l_38 <X> T_6_32.sp4_v_b_9
 (8 12)  (296 524)  (296 524)  routing T_6_32.sp4_h_l_47 <X> T_6_32.sp4_h_r_10
 (16 12)  (304 524)  (304 524)  routing T_6_32.sp4_v_b_33 <X> T_6_32.lc_trk_g3_1
 (17 12)  (305 524)  (305 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (306 524)  (306 524)  routing T_6_32.sp4_v_b_33 <X> T_6_32.lc_trk_g3_1
 (22 12)  (310 524)  (310 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 524)  (311 524)  routing T_6_32.sp4_v_t_30 <X> T_6_32.lc_trk_g3_3
 (24 12)  (312 524)  (312 524)  routing T_6_32.sp4_v_t_30 <X> T_6_32.lc_trk_g3_3
 (25 12)  (313 524)  (313 524)  routing T_6_32.wire_logic_cluster/lc_2/out <X> T_6_32.lc_trk_g3_2
 (29 12)  (317 524)  (317 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 524)  (318 524)  routing T_6_32.lc_trk_g0_7 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 524)  (319 524)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 524)  (320 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 524)  (321 524)  routing T_6_32.lc_trk_g2_5 <X> T_6_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 524)  (324 524)  LC_6 Logic Functioning bit
 (38 12)  (326 524)  (326 524)  LC_6 Logic Functioning bit
 (42 12)  (330 524)  (330 524)  LC_6 Logic Functioning bit
 (43 12)  (331 524)  (331 524)  LC_6 Logic Functioning bit
 (50 12)  (338 524)  (338 524)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (293 525)  (293 525)  routing T_6_32.sp4_h_l_38 <X> T_6_32.sp4_v_b_9
 (18 13)  (306 525)  (306 525)  routing T_6_32.sp4_v_b_33 <X> T_6_32.lc_trk_g3_1
 (22 13)  (310 525)  (310 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (318 525)  (318 525)  routing T_6_32.lc_trk_g0_7 <X> T_6_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 525)  (324 525)  LC_6 Logic Functioning bit
 (38 13)  (326 525)  (326 525)  LC_6 Logic Functioning bit
 (42 13)  (330 525)  (330 525)  LC_6 Logic Functioning bit
 (43 13)  (331 525)  (331 525)  LC_6 Logic Functioning bit
 (14 14)  (302 526)  (302 526)  routing T_6_32.sp4_h_r_44 <X> T_6_32.lc_trk_g3_4
 (16 14)  (304 526)  (304 526)  routing T_6_32.sp12_v_t_10 <X> T_6_32.lc_trk_g3_5
 (17 14)  (305 526)  (305 526)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (29 14)  (317 526)  (317 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 526)  (320 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (42 14)  (330 526)  (330 526)  LC_7 Logic Functioning bit
 (43 14)  (331 526)  (331 526)  LC_7 Logic Functioning bit
 (45 14)  (333 526)  (333 526)  LC_7 Logic Functioning bit
 (50 14)  (338 526)  (338 526)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (339 526)  (339 526)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (302 527)  (302 527)  routing T_6_32.sp4_h_r_44 <X> T_6_32.lc_trk_g3_4
 (15 15)  (303 527)  (303 527)  routing T_6_32.sp4_h_r_44 <X> T_6_32.lc_trk_g3_4
 (16 15)  (304 527)  (304 527)  routing T_6_32.sp4_h_r_44 <X> T_6_32.lc_trk_g3_4
 (17 15)  (305 527)  (305 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (314 527)  (314 527)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 527)  (315 527)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 527)  (316 527)  routing T_6_32.lc_trk_g3_2 <X> T_6_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 527)  (317 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 527)  (319 527)  routing T_6_32.lc_trk_g0_2 <X> T_6_32.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 527)  (325 527)  LC_7 Logic Functioning bit
 (39 15)  (327 527)  (327 527)  LC_7 Logic Functioning bit
 (42 15)  (330 527)  (330 527)  LC_7 Logic Functioning bit
 (43 15)  (331 527)  (331 527)  LC_7 Logic Functioning bit


LogicTile_7_32

 (29 0)  (371 512)  (371 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 512)  (372 512)  routing T_7_32.lc_trk_g0_7 <X> T_7_32.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 512)  (373 512)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 512)  (374 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 512)  (375 512)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 512)  (378 512)  LC_0 Logic Functioning bit
 (37 0)  (379 512)  (379 512)  LC_0 Logic Functioning bit
 (38 0)  (380 512)  (380 512)  LC_0 Logic Functioning bit
 (39 0)  (381 512)  (381 512)  LC_0 Logic Functioning bit
 (26 1)  (368 513)  (368 513)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 513)  (369 513)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 513)  (371 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 513)  (372 513)  routing T_7_32.lc_trk_g0_7 <X> T_7_32.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 513)  (373 513)  routing T_7_32.lc_trk_g2_7 <X> T_7_32.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 513)  (378 513)  LC_0 Logic Functioning bit
 (37 1)  (379 513)  (379 513)  LC_0 Logic Functioning bit
 (38 1)  (380 513)  (380 513)  LC_0 Logic Functioning bit
 (39 1)  (381 513)  (381 513)  LC_0 Logic Functioning bit
 (40 1)  (382 513)  (382 513)  LC_0 Logic Functioning bit
 (42 1)  (384 513)  (384 513)  LC_0 Logic Functioning bit
 (53 1)  (395 513)  (395 513)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (342 514)  (342 514)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (2 2)  (344 514)  (344 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (363 514)  (363 514)  routing T_7_32.sp4_h_l_10 <X> T_7_32.lc_trk_g0_7
 (22 2)  (364 514)  (364 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (365 514)  (365 514)  routing T_7_32.sp4_h_l_10 <X> T_7_32.lc_trk_g0_7
 (24 2)  (366 514)  (366 514)  routing T_7_32.sp4_h_l_10 <X> T_7_32.lc_trk_g0_7
 (28 2)  (370 514)  (370 514)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 514)  (371 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 514)  (372 514)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 514)  (374 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 514)  (375 514)  routing T_7_32.lc_trk_g3_1 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 514)  (376 514)  routing T_7_32.lc_trk_g3_1 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 514)  (378 514)  LC_1 Logic Functioning bit
 (37 2)  (379 514)  (379 514)  LC_1 Logic Functioning bit
 (38 2)  (380 514)  (380 514)  LC_1 Logic Functioning bit
 (39 2)  (381 514)  (381 514)  LC_1 Logic Functioning bit
 (41 2)  (383 514)  (383 514)  LC_1 Logic Functioning bit
 (43 2)  (385 514)  (385 514)  LC_1 Logic Functioning bit
 (45 2)  (387 514)  (387 514)  LC_1 Logic Functioning bit
 (48 2)  (390 514)  (390 514)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (342 515)  (342 515)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (21 3)  (363 515)  (363 515)  routing T_7_32.sp4_h_l_10 <X> T_7_32.lc_trk_g0_7
 (26 3)  (368 515)  (368 515)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 515)  (369 515)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 515)  (370 515)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 515)  (371 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 515)  (372 515)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (37 3)  (379 515)  (379 515)  LC_1 Logic Functioning bit
 (39 3)  (381 515)  (381 515)  LC_1 Logic Functioning bit
 (5 4)  (347 516)  (347 516)  routing T_7_32.sp4_h_l_37 <X> T_7_32.sp4_h_r_3
 (21 4)  (363 516)  (363 516)  routing T_7_32.sp4_v_b_3 <X> T_7_32.lc_trk_g1_3
 (22 4)  (364 516)  (364 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (365 516)  (365 516)  routing T_7_32.sp4_v_b_3 <X> T_7_32.lc_trk_g1_3
 (32 4)  (374 516)  (374 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 516)  (375 516)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 516)  (376 516)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 516)  (377 516)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.input_2_2
 (36 4)  (378 516)  (378 516)  LC_2 Logic Functioning bit
 (38 4)  (380 516)  (380 516)  LC_2 Logic Functioning bit
 (39 4)  (381 516)  (381 516)  LC_2 Logic Functioning bit
 (43 4)  (385 516)  (385 516)  LC_2 Logic Functioning bit
 (45 4)  (387 516)  (387 516)  LC_2 Logic Functioning bit
 (4 5)  (346 517)  (346 517)  routing T_7_32.sp4_h_l_37 <X> T_7_32.sp4_h_r_3
 (26 5)  (368 517)  (368 517)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 517)  (369 517)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 517)  (370 517)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 517)  (371 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 517)  (373 517)  routing T_7_32.lc_trk_g3_2 <X> T_7_32.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 517)  (374 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (375 517)  (375 517)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.input_2_2
 (35 5)  (377 517)  (377 517)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.input_2_2
 (37 5)  (379 517)  (379 517)  LC_2 Logic Functioning bit
 (38 5)  (380 517)  (380 517)  LC_2 Logic Functioning bit
 (39 5)  (381 517)  (381 517)  LC_2 Logic Functioning bit
 (42 5)  (384 517)  (384 517)  LC_2 Logic Functioning bit
 (14 6)  (356 518)  (356 518)  routing T_7_32.wire_logic_cluster/lc_4/out <X> T_7_32.lc_trk_g1_4
 (17 6)  (359 518)  (359 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 518)  (360 518)  routing T_7_32.wire_logic_cluster/lc_5/out <X> T_7_32.lc_trk_g1_5
 (26 6)  (368 518)  (368 518)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 518)  (370 518)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 518)  (371 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 518)  (372 518)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 518)  (374 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 518)  (375 518)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 518)  (376 518)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 518)  (378 518)  LC_3 Logic Functioning bit
 (37 6)  (379 518)  (379 518)  LC_3 Logic Functioning bit
 (38 6)  (380 518)  (380 518)  LC_3 Logic Functioning bit
 (39 6)  (381 518)  (381 518)  LC_3 Logic Functioning bit
 (41 6)  (383 518)  (383 518)  LC_3 Logic Functioning bit
 (43 6)  (385 518)  (385 518)  LC_3 Logic Functioning bit
 (45 6)  (387 518)  (387 518)  LC_3 Logic Functioning bit
 (17 7)  (359 519)  (359 519)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (369 519)  (369 519)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 519)  (371 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 519)  (372 519)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 519)  (373 519)  routing T_7_32.lc_trk_g3_3 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 519)  (379 519)  LC_3 Logic Functioning bit
 (39 7)  (381 519)  (381 519)  LC_3 Logic Functioning bit
 (22 8)  (364 520)  (364 520)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (365 520)  (365 520)  routing T_7_32.sp12_v_b_11 <X> T_7_32.lc_trk_g2_3
 (26 8)  (368 520)  (368 520)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_4/in_0
 (31 8)  (373 520)  (373 520)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 520)  (374 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 520)  (376 520)  routing T_7_32.lc_trk_g1_4 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 520)  (377 520)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.input_2_4
 (36 8)  (378 520)  (378 520)  LC_4 Logic Functioning bit
 (38 8)  (380 520)  (380 520)  LC_4 Logic Functioning bit
 (39 8)  (381 520)  (381 520)  LC_4 Logic Functioning bit
 (43 8)  (385 520)  (385 520)  LC_4 Logic Functioning bit
 (45 8)  (387 520)  (387 520)  LC_4 Logic Functioning bit
 (6 9)  (348 521)  (348 521)  routing T_7_32.sp4_h_l_43 <X> T_7_32.sp4_h_r_6
 (8 9)  (350 521)  (350 521)  routing T_7_32.sp4_h_r_7 <X> T_7_32.sp4_v_b_7
 (27 9)  (369 521)  (369 521)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 521)  (371 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 521)  (374 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (375 521)  (375 521)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.input_2_4
 (35 9)  (377 521)  (377 521)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.input_2_4
 (37 9)  (379 521)  (379 521)  LC_4 Logic Functioning bit
 (38 9)  (380 521)  (380 521)  LC_4 Logic Functioning bit
 (39 9)  (381 521)  (381 521)  LC_4 Logic Functioning bit
 (42 9)  (384 521)  (384 521)  LC_4 Logic Functioning bit
 (21 10)  (363 522)  (363 522)  routing T_7_32.sp4_v_t_18 <X> T_7_32.lc_trk_g2_7
 (22 10)  (364 522)  (364 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (365 522)  (365 522)  routing T_7_32.sp4_v_t_18 <X> T_7_32.lc_trk_g2_7
 (26 10)  (368 522)  (368 522)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 522)  (370 522)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 522)  (371 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 522)  (372 522)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 522)  (373 522)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 522)  (374 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 522)  (376 522)  routing T_7_32.lc_trk_g1_5 <X> T_7_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 522)  (378 522)  LC_5 Logic Functioning bit
 (37 10)  (379 522)  (379 522)  LC_5 Logic Functioning bit
 (38 10)  (380 522)  (380 522)  LC_5 Logic Functioning bit
 (39 10)  (381 522)  (381 522)  LC_5 Logic Functioning bit
 (41 10)  (383 522)  (383 522)  LC_5 Logic Functioning bit
 (43 10)  (385 522)  (385 522)  LC_5 Logic Functioning bit
 (45 10)  (387 522)  (387 522)  LC_5 Logic Functioning bit
 (22 11)  (364 523)  (364 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 523)  (365 523)  routing T_7_32.sp4_h_r_30 <X> T_7_32.lc_trk_g2_6
 (24 11)  (366 523)  (366 523)  routing T_7_32.sp4_h_r_30 <X> T_7_32.lc_trk_g2_6
 (25 11)  (367 523)  (367 523)  routing T_7_32.sp4_h_r_30 <X> T_7_32.lc_trk_g2_6
 (26 11)  (368 523)  (368 523)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 523)  (369 523)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 523)  (370 523)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 523)  (371 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 523)  (372 523)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_5/in_1
 (37 11)  (379 523)  (379 523)  LC_5 Logic Functioning bit
 (39 11)  (381 523)  (381 523)  LC_5 Logic Functioning bit
 (17 12)  (359 524)  (359 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 524)  (360 524)  routing T_7_32.wire_logic_cluster/lc_1/out <X> T_7_32.lc_trk_g3_1
 (21 12)  (363 524)  (363 524)  routing T_7_32.wire_logic_cluster/lc_3/out <X> T_7_32.lc_trk_g3_3
 (22 12)  (364 524)  (364 524)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (367 524)  (367 524)  routing T_7_32.wire_logic_cluster/lc_2/out <X> T_7_32.lc_trk_g3_2
 (26 12)  (368 524)  (368 524)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 524)  (369 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 524)  (370 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 524)  (371 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 524)  (372 524)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 524)  (374 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 524)  (375 524)  routing T_7_32.lc_trk_g2_3 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 524)  (378 524)  LC_6 Logic Functioning bit
 (38 12)  (380 524)  (380 524)  LC_6 Logic Functioning bit
 (45 12)  (387 524)  (387 524)  LC_6 Logic Functioning bit
 (12 13)  (354 525)  (354 525)  routing T_7_32.sp4_h_r_11 <X> T_7_32.sp4_v_b_11
 (22 13)  (364 525)  (364 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 525)  (368 525)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 525)  (370 525)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 525)  (371 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 525)  (372 525)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 525)  (373 525)  routing T_7_32.lc_trk_g2_3 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 525)  (378 525)  LC_6 Logic Functioning bit
 (37 13)  (379 525)  (379 525)  LC_6 Logic Functioning bit
 (38 13)  (380 525)  (380 525)  LC_6 Logic Functioning bit
 (39 13)  (381 525)  (381 525)  LC_6 Logic Functioning bit
 (41 13)  (383 525)  (383 525)  LC_6 Logic Functioning bit
 (43 13)  (385 525)  (385 525)  LC_6 Logic Functioning bit
 (25 14)  (367 526)  (367 526)  routing T_7_32.wire_logic_cluster/lc_6/out <X> T_7_32.lc_trk_g3_6
 (22 15)  (364 527)  (364 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_9_32

 (14 0)  (452 512)  (452 512)  routing T_9_32.wire_logic_cluster/lc_0/out <X> T_9_32.lc_trk_g0_0
 (21 0)  (459 512)  (459 512)  routing T_9_32.wire_logic_cluster/lc_3/out <X> T_9_32.lc_trk_g0_3
 (22 0)  (460 512)  (460 512)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (465 512)  (465 512)  routing T_9_32.lc_trk_g1_0 <X> T_9_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 512)  (467 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 512)  (470 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 512)  (474 512)  LC_0 Logic Functioning bit
 (39 0)  (477 512)  (477 512)  LC_0 Logic Functioning bit
 (41 0)  (479 512)  (479 512)  LC_0 Logic Functioning bit
 (42 0)  (480 512)  (480 512)  LC_0 Logic Functioning bit
 (44 0)  (482 512)  (482 512)  LC_0 Logic Functioning bit
 (45 0)  (483 512)  (483 512)  LC_0 Logic Functioning bit
 (17 1)  (455 513)  (455 513)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 513)  (460 513)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (461 513)  (461 513)  routing T_9_32.sp12_h_l_17 <X> T_9_32.lc_trk_g0_2
 (25 1)  (463 513)  (463 513)  routing T_9_32.sp12_h_l_17 <X> T_9_32.lc_trk_g0_2
 (32 1)  (470 513)  (470 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 513)  (474 513)  LC_0 Logic Functioning bit
 (39 1)  (477 513)  (477 513)  LC_0 Logic Functioning bit
 (41 1)  (479 513)  (479 513)  LC_0 Logic Functioning bit
 (42 1)  (480 513)  (480 513)  LC_0 Logic Functioning bit
 (49 1)  (487 513)  (487 513)  Carry_In_Mux bit 

 (0 2)  (438 514)  (438 514)  routing T_9_32.glb_netwk_3 <X> T_9_32.wire_logic_cluster/lc_7/clk
 (2 2)  (440 514)  (440 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (467 514)  (467 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 514)  (470 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 514)  (474 514)  LC_1 Logic Functioning bit
 (39 2)  (477 514)  (477 514)  LC_1 Logic Functioning bit
 (41 2)  (479 514)  (479 514)  LC_1 Logic Functioning bit
 (42 2)  (480 514)  (480 514)  LC_1 Logic Functioning bit
 (44 2)  (482 514)  (482 514)  LC_1 Logic Functioning bit
 (45 2)  (483 514)  (483 514)  LC_1 Logic Functioning bit
 (0 3)  (438 515)  (438 515)  routing T_9_32.glb_netwk_3 <X> T_9_32.wire_logic_cluster/lc_7/clk
 (16 3)  (454 515)  (454 515)  routing T_9_32.sp12_h_r_12 <X> T_9_32.lc_trk_g0_4
 (17 3)  (455 515)  (455 515)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (460 515)  (460 515)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (461 515)  (461 515)  routing T_9_32.sp12_h_l_21 <X> T_9_32.lc_trk_g0_6
 (25 3)  (463 515)  (463 515)  routing T_9_32.sp12_h_l_21 <X> T_9_32.lc_trk_g0_6
 (30 3)  (468 515)  (468 515)  routing T_9_32.lc_trk_g0_2 <X> T_9_32.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 515)  (470 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 515)  (471 515)  routing T_9_32.lc_trk_g2_1 <X> T_9_32.input_2_1
 (36 3)  (474 515)  (474 515)  LC_1 Logic Functioning bit
 (39 3)  (477 515)  (477 515)  LC_1 Logic Functioning bit
 (41 3)  (479 515)  (479 515)  LC_1 Logic Functioning bit
 (42 3)  (480 515)  (480 515)  LC_1 Logic Functioning bit
 (52 3)  (490 515)  (490 515)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (452 516)  (452 516)  routing T_9_32.sp4_h_r_8 <X> T_9_32.lc_trk_g1_0
 (27 4)  (465 516)  (465 516)  routing T_9_32.lc_trk_g1_4 <X> T_9_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 516)  (467 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 516)  (468 516)  routing T_9_32.lc_trk_g1_4 <X> T_9_32.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 516)  (470 516)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 516)  (474 516)  LC_2 Logic Functioning bit
 (39 4)  (477 516)  (477 516)  LC_2 Logic Functioning bit
 (41 4)  (479 516)  (479 516)  LC_2 Logic Functioning bit
 (42 4)  (480 516)  (480 516)  LC_2 Logic Functioning bit
 (44 4)  (482 516)  (482 516)  LC_2 Logic Functioning bit
 (45 4)  (483 516)  (483 516)  LC_2 Logic Functioning bit
 (15 5)  (453 517)  (453 517)  routing T_9_32.sp4_h_r_8 <X> T_9_32.lc_trk_g1_0
 (16 5)  (454 517)  (454 517)  routing T_9_32.sp4_h_r_8 <X> T_9_32.lc_trk_g1_0
 (17 5)  (455 517)  (455 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (460 517)  (460 517)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 517)  (461 517)  routing T_9_32.sp12_h_r_10 <X> T_9_32.lc_trk_g1_2
 (32 5)  (470 517)  (470 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 517)  (471 517)  routing T_9_32.lc_trk_g2_2 <X> T_9_32.input_2_2
 (35 5)  (473 517)  (473 517)  routing T_9_32.lc_trk_g2_2 <X> T_9_32.input_2_2
 (36 5)  (474 517)  (474 517)  LC_2 Logic Functioning bit
 (39 5)  (477 517)  (477 517)  LC_2 Logic Functioning bit
 (41 5)  (479 517)  (479 517)  LC_2 Logic Functioning bit
 (42 5)  (480 517)  (480 517)  LC_2 Logic Functioning bit
 (51 5)  (489 517)  (489 517)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (455 518)  (455 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 518)  (456 518)  routing T_9_32.wire_logic_cluster/lc_5/out <X> T_9_32.lc_trk_g1_5
 (21 6)  (459 518)  (459 518)  routing T_9_32.wire_logic_cluster/lc_7/out <X> T_9_32.lc_trk_g1_7
 (22 6)  (460 518)  (460 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 518)  (463 518)  routing T_9_32.wire_logic_cluster/lc_6/out <X> T_9_32.lc_trk_g1_6
 (29 6)  (467 518)  (467 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 518)  (468 518)  routing T_9_32.lc_trk_g0_6 <X> T_9_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 518)  (470 518)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 518)  (474 518)  LC_3 Logic Functioning bit
 (39 6)  (477 518)  (477 518)  LC_3 Logic Functioning bit
 (41 6)  (479 518)  (479 518)  LC_3 Logic Functioning bit
 (42 6)  (480 518)  (480 518)  LC_3 Logic Functioning bit
 (44 6)  (482 518)  (482 518)  LC_3 Logic Functioning bit
 (45 6)  (483 518)  (483 518)  LC_3 Logic Functioning bit
 (14 7)  (452 519)  (452 519)  routing T_9_32.sp12_h_r_20 <X> T_9_32.lc_trk_g1_4
 (16 7)  (454 519)  (454 519)  routing T_9_32.sp12_h_r_20 <X> T_9_32.lc_trk_g1_4
 (17 7)  (455 519)  (455 519)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (460 519)  (460 519)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 519)  (468 519)  routing T_9_32.lc_trk_g0_6 <X> T_9_32.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 519)  (470 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 519)  (473 519)  routing T_9_32.lc_trk_g0_3 <X> T_9_32.input_2_3
 (36 7)  (474 519)  (474 519)  LC_3 Logic Functioning bit
 (39 7)  (477 519)  (477 519)  LC_3 Logic Functioning bit
 (41 7)  (479 519)  (479 519)  LC_3 Logic Functioning bit
 (42 7)  (480 519)  (480 519)  LC_3 Logic Functioning bit
 (4 8)  (442 520)  (442 520)  routing T_9_32.sp4_h_l_37 <X> T_9_32.sp4_v_b_6
 (6 8)  (444 520)  (444 520)  routing T_9_32.sp4_h_l_37 <X> T_9_32.sp4_v_b_6
 (17 8)  (455 520)  (455 520)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 520)  (456 520)  routing T_9_32.wire_logic_cluster/lc_1/out <X> T_9_32.lc_trk_g2_1
 (22 8)  (460 520)  (460 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 520)  (461 520)  routing T_9_32.sp4_h_r_27 <X> T_9_32.lc_trk_g2_3
 (24 8)  (462 520)  (462 520)  routing T_9_32.sp4_h_r_27 <X> T_9_32.lc_trk_g2_3
 (25 8)  (463 520)  (463 520)  routing T_9_32.wire_logic_cluster/lc_2/out <X> T_9_32.lc_trk_g2_2
 (28 8)  (466 520)  (466 520)  routing T_9_32.lc_trk_g2_3 <X> T_9_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 520)  (467 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 520)  (470 520)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (473 520)  (473 520)  routing T_9_32.lc_trk_g2_4 <X> T_9_32.input_2_4
 (36 8)  (474 520)  (474 520)  LC_4 Logic Functioning bit
 (39 8)  (477 520)  (477 520)  LC_4 Logic Functioning bit
 (41 8)  (479 520)  (479 520)  LC_4 Logic Functioning bit
 (42 8)  (480 520)  (480 520)  LC_4 Logic Functioning bit
 (44 8)  (482 520)  (482 520)  LC_4 Logic Functioning bit
 (45 8)  (483 520)  (483 520)  LC_4 Logic Functioning bit
 (5 9)  (443 521)  (443 521)  routing T_9_32.sp4_h_l_37 <X> T_9_32.sp4_v_b_6
 (11 9)  (449 521)  (449 521)  routing T_9_32.sp4_h_l_37 <X> T_9_32.sp4_h_r_8
 (13 9)  (451 521)  (451 521)  routing T_9_32.sp4_h_l_37 <X> T_9_32.sp4_h_r_8
 (21 9)  (459 521)  (459 521)  routing T_9_32.sp4_h_r_27 <X> T_9_32.lc_trk_g2_3
 (22 9)  (460 521)  (460 521)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (468 521)  (468 521)  routing T_9_32.lc_trk_g2_3 <X> T_9_32.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 521)  (470 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 521)  (471 521)  routing T_9_32.lc_trk_g2_4 <X> T_9_32.input_2_4
 (36 9)  (474 521)  (474 521)  LC_4 Logic Functioning bit
 (39 9)  (477 521)  (477 521)  LC_4 Logic Functioning bit
 (41 9)  (479 521)  (479 521)  LC_4 Logic Functioning bit
 (42 9)  (480 521)  (480 521)  LC_4 Logic Functioning bit
 (53 9)  (491 521)  (491 521)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (452 522)  (452 522)  routing T_9_32.wire_logic_cluster/lc_4/out <X> T_9_32.lc_trk_g2_4
 (27 10)  (465 522)  (465 522)  routing T_9_32.lc_trk_g1_5 <X> T_9_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 522)  (467 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 522)  (468 522)  routing T_9_32.lc_trk_g1_5 <X> T_9_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 522)  (470 522)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 522)  (474 522)  LC_5 Logic Functioning bit
 (39 10)  (477 522)  (477 522)  LC_5 Logic Functioning bit
 (41 10)  (479 522)  (479 522)  LC_5 Logic Functioning bit
 (42 10)  (480 522)  (480 522)  LC_5 Logic Functioning bit
 (44 10)  (482 522)  (482 522)  LC_5 Logic Functioning bit
 (45 10)  (483 522)  (483 522)  LC_5 Logic Functioning bit
 (6 11)  (444 523)  (444 523)  routing T_9_32.sp4_h_r_6 <X> T_9_32.sp4_h_l_43
 (17 11)  (455 523)  (455 523)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (32 11)  (470 523)  (470 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (472 523)  (472 523)  routing T_9_32.lc_trk_g1_2 <X> T_9_32.input_2_5
 (35 11)  (473 523)  (473 523)  routing T_9_32.lc_trk_g1_2 <X> T_9_32.input_2_5
 (36 11)  (474 523)  (474 523)  LC_5 Logic Functioning bit
 (39 11)  (477 523)  (477 523)  LC_5 Logic Functioning bit
 (41 11)  (479 523)  (479 523)  LC_5 Logic Functioning bit
 (42 11)  (480 523)  (480 523)  LC_5 Logic Functioning bit
 (11 12)  (449 524)  (449 524)  routing T_9_32.sp4_h_r_6 <X> T_9_32.sp4_v_b_11
 (27 12)  (465 524)  (465 524)  routing T_9_32.lc_trk_g1_6 <X> T_9_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 524)  (467 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 524)  (468 524)  routing T_9_32.lc_trk_g1_6 <X> T_9_32.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 524)  (470 524)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (473 524)  (473 524)  routing T_9_32.lc_trk_g0_4 <X> T_9_32.input_2_6
 (36 12)  (474 524)  (474 524)  LC_6 Logic Functioning bit
 (39 12)  (477 524)  (477 524)  LC_6 Logic Functioning bit
 (41 12)  (479 524)  (479 524)  LC_6 Logic Functioning bit
 (42 12)  (480 524)  (480 524)  LC_6 Logic Functioning bit
 (44 12)  (482 524)  (482 524)  LC_6 Logic Functioning bit
 (45 12)  (483 524)  (483 524)  LC_6 Logic Functioning bit
 (30 13)  (468 525)  (468 525)  routing T_9_32.lc_trk_g1_6 <X> T_9_32.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 525)  (470 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (474 525)  (474 525)  LC_6 Logic Functioning bit
 (39 13)  (477 525)  (477 525)  LC_6 Logic Functioning bit
 (41 13)  (479 525)  (479 525)  LC_6 Logic Functioning bit
 (42 13)  (480 525)  (480 525)  LC_6 Logic Functioning bit
 (51 13)  (489 525)  (489 525)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (464 526)  (464 526)  routing T_9_32.lc_trk_g3_6 <X> T_9_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 526)  (465 526)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 526)  (467 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 526)  (468 526)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 526)  (470 526)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 526)  (474 526)  LC_7 Logic Functioning bit
 (37 14)  (475 526)  (475 526)  LC_7 Logic Functioning bit
 (38 14)  (476 526)  (476 526)  LC_7 Logic Functioning bit
 (39 14)  (477 526)  (477 526)  LC_7 Logic Functioning bit
 (45 14)  (483 526)  (483 526)  LC_7 Logic Functioning bit
 (22 15)  (460 527)  (460 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 527)  (461 527)  routing T_9_32.sp4_h_r_30 <X> T_9_32.lc_trk_g3_6
 (24 15)  (462 527)  (462 527)  routing T_9_32.sp4_h_r_30 <X> T_9_32.lc_trk_g3_6
 (25 15)  (463 527)  (463 527)  routing T_9_32.sp4_h_r_30 <X> T_9_32.lc_trk_g3_6
 (26 15)  (464 527)  (464 527)  routing T_9_32.lc_trk_g3_6 <X> T_9_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 527)  (465 527)  routing T_9_32.lc_trk_g3_6 <X> T_9_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 527)  (466 527)  routing T_9_32.lc_trk_g3_6 <X> T_9_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 527)  (467 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 527)  (468 527)  routing T_9_32.lc_trk_g1_7 <X> T_9_32.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 527)  (478 527)  LC_7 Logic Functioning bit
 (41 15)  (479 527)  (479 527)  LC_7 Logic Functioning bit
 (42 15)  (480 527)  (480 527)  LC_7 Logic Functioning bit
 (43 15)  (481 527)  (481 527)  LC_7 Logic Functioning bit
 (52 15)  (490 527)  (490 527)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_32

 (0 2)  (492 514)  (492 514)  routing T_10_32.glb_netwk_3 <X> T_10_32.wire_logic_cluster/lc_7/clk
 (2 2)  (494 514)  (494 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 515)  (492 515)  routing T_10_32.glb_netwk_3 <X> T_10_32.wire_logic_cluster/lc_7/clk
 (5 4)  (497 516)  (497 516)  routing T_10_32.sp4_v_b_9 <X> T_10_32.sp4_h_r_3
 (26 4)  (518 516)  (518 516)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 516)  (519 516)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 516)  (520 516)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 516)  (521 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 516)  (524 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 516)  (526 516)  routing T_10_32.lc_trk_g1_2 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 516)  (528 516)  LC_2 Logic Functioning bit
 (38 4)  (530 516)  (530 516)  LC_2 Logic Functioning bit
 (45 4)  (537 516)  (537 516)  LC_2 Logic Functioning bit
 (4 5)  (496 517)  (496 517)  routing T_10_32.sp4_v_b_9 <X> T_10_32.sp4_h_r_3
 (6 5)  (498 517)  (498 517)  routing T_10_32.sp4_v_b_9 <X> T_10_32.sp4_h_r_3
 (22 5)  (514 517)  (514 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 517)  (517 517)  routing T_10_32.sp4_r_v_b_26 <X> T_10_32.lc_trk_g1_2
 (26 5)  (518 517)  (518 517)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 517)  (519 517)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 517)  (520 517)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 517)  (521 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 517)  (522 517)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 517)  (523 517)  routing T_10_32.lc_trk_g1_2 <X> T_10_32.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 517)  (528 517)  LC_2 Logic Functioning bit
 (37 5)  (529 517)  (529 517)  LC_2 Logic Functioning bit
 (38 5)  (530 517)  (530 517)  LC_2 Logic Functioning bit
 (39 5)  (531 517)  (531 517)  LC_2 Logic Functioning bit
 (41 5)  (533 517)  (533 517)  LC_2 Logic Functioning bit
 (43 5)  (535 517)  (535 517)  LC_2 Logic Functioning bit
 (14 6)  (506 518)  (506 518)  routing T_10_32.wire_logic_cluster/lc_4/out <X> T_10_32.lc_trk_g1_4
 (17 6)  (509 518)  (509 518)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 518)  (510 518)  routing T_10_32.wire_logic_cluster/lc_5/out <X> T_10_32.lc_trk_g1_5
 (21 6)  (513 518)  (513 518)  routing T_10_32.wire_logic_cluster/lc_7/out <X> T_10_32.lc_trk_g1_7
 (22 6)  (514 518)  (514 518)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (509 519)  (509 519)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (518 520)  (518 520)  routing T_10_32.lc_trk_g1_5 <X> T_10_32.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 520)  (520 520)  routing T_10_32.lc_trk_g2_7 <X> T_10_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 520)  (521 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 520)  (522 520)  routing T_10_32.lc_trk_g2_7 <X> T_10_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 520)  (523 520)  routing T_10_32.lc_trk_g1_4 <X> T_10_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 520)  (524 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 520)  (526 520)  routing T_10_32.lc_trk_g1_4 <X> T_10_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 520)  (528 520)  LC_4 Logic Functioning bit
 (37 8)  (529 520)  (529 520)  LC_4 Logic Functioning bit
 (38 8)  (530 520)  (530 520)  LC_4 Logic Functioning bit
 (39 8)  (531 520)  (531 520)  LC_4 Logic Functioning bit
 (41 8)  (533 520)  (533 520)  LC_4 Logic Functioning bit
 (43 8)  (535 520)  (535 520)  LC_4 Logic Functioning bit
 (45 8)  (537 520)  (537 520)  LC_4 Logic Functioning bit
 (27 9)  (519 521)  (519 521)  routing T_10_32.lc_trk_g1_5 <X> T_10_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 521)  (521 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 521)  (522 521)  routing T_10_32.lc_trk_g2_7 <X> T_10_32.wire_logic_cluster/lc_4/in_1
 (37 9)  (529 521)  (529 521)  LC_4 Logic Functioning bit
 (39 9)  (531 521)  (531 521)  LC_4 Logic Functioning bit
 (21 10)  (513 522)  (513 522)  routing T_10_32.rgt_op_7 <X> T_10_32.lc_trk_g2_7
 (22 10)  (514 522)  (514 522)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 522)  (516 522)  routing T_10_32.rgt_op_7 <X> T_10_32.lc_trk_g2_7
 (26 10)  (518 522)  (518 522)  routing T_10_32.lc_trk_g2_7 <X> T_10_32.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 522)  (519 522)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 522)  (520 522)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 522)  (521 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 522)  (523 522)  routing T_10_32.lc_trk_g1_5 <X> T_10_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 522)  (524 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 522)  (526 522)  routing T_10_32.lc_trk_g1_5 <X> T_10_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 522)  (528 522)  LC_5 Logic Functioning bit
 (37 10)  (529 522)  (529 522)  LC_5 Logic Functioning bit
 (38 10)  (530 522)  (530 522)  LC_5 Logic Functioning bit
 (39 10)  (531 522)  (531 522)  LC_5 Logic Functioning bit
 (41 10)  (533 522)  (533 522)  LC_5 Logic Functioning bit
 (43 10)  (535 522)  (535 522)  LC_5 Logic Functioning bit
 (45 10)  (537 522)  (537 522)  LC_5 Logic Functioning bit
 (26 11)  (518 523)  (518 523)  routing T_10_32.lc_trk_g2_7 <X> T_10_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 523)  (520 523)  routing T_10_32.lc_trk_g2_7 <X> T_10_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 523)  (521 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 523)  (522 523)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 523)  (528 523)  LC_5 Logic Functioning bit
 (38 11)  (530 523)  (530 523)  LC_5 Logic Functioning bit
 (12 12)  (504 524)  (504 524)  routing T_10_32.sp4_v_b_11 <X> T_10_32.sp4_h_r_11
 (22 12)  (514 524)  (514 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (517 524)  (517 524)  routing T_10_32.wire_logic_cluster/lc_2/out <X> T_10_32.lc_trk_g3_2
 (26 12)  (518 524)  (518 524)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 524)  (519 524)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 524)  (520 524)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 524)  (521 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 524)  (522 524)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 524)  (523 524)  routing T_10_32.lc_trk_g1_4 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 524)  (524 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 524)  (526 524)  routing T_10_32.lc_trk_g1_4 <X> T_10_32.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 524)  (528 524)  LC_6 Logic Functioning bit
 (38 12)  (530 524)  (530 524)  LC_6 Logic Functioning bit
 (45 12)  (537 524)  (537 524)  LC_6 Logic Functioning bit
 (11 13)  (503 525)  (503 525)  routing T_10_32.sp4_v_b_11 <X> T_10_32.sp4_h_r_11
 (22 13)  (514 525)  (514 525)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 525)  (518 525)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 525)  (519 525)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 525)  (520 525)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 525)  (521 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 525)  (522 525)  routing T_10_32.lc_trk_g3_6 <X> T_10_32.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 525)  (528 525)  LC_6 Logic Functioning bit
 (37 13)  (529 525)  (529 525)  LC_6 Logic Functioning bit
 (38 13)  (530 525)  (530 525)  LC_6 Logic Functioning bit
 (39 13)  (531 525)  (531 525)  LC_6 Logic Functioning bit
 (41 13)  (533 525)  (533 525)  LC_6 Logic Functioning bit
 (43 13)  (535 525)  (535 525)  LC_6 Logic Functioning bit
 (52 13)  (544 525)  (544 525)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (513 526)  (513 526)  routing T_10_32.rgt_op_7 <X> T_10_32.lc_trk_g3_7
 (22 14)  (514 526)  (514 526)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 526)  (516 526)  routing T_10_32.rgt_op_7 <X> T_10_32.lc_trk_g3_7
 (25 14)  (517 526)  (517 526)  routing T_10_32.wire_logic_cluster/lc_6/out <X> T_10_32.lc_trk_g3_6
 (27 14)  (519 526)  (519 526)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 526)  (520 526)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 526)  (521 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 526)  (522 526)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 526)  (523 526)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 526)  (524 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 526)  (526 526)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 526)  (528 526)  LC_7 Logic Functioning bit
 (37 14)  (529 526)  (529 526)  LC_7 Logic Functioning bit
 (38 14)  (530 526)  (530 526)  LC_7 Logic Functioning bit
 (39 14)  (531 526)  (531 526)  LC_7 Logic Functioning bit
 (41 14)  (533 526)  (533 526)  LC_7 Logic Functioning bit
 (43 14)  (535 526)  (535 526)  LC_7 Logic Functioning bit
 (45 14)  (537 526)  (537 526)  LC_7 Logic Functioning bit
 (22 15)  (514 527)  (514 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 527)  (518 527)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 527)  (519 527)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 527)  (520 527)  routing T_10_32.lc_trk_g3_2 <X> T_10_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 527)  (521 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 527)  (522 527)  routing T_10_32.lc_trk_g3_7 <X> T_10_32.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 527)  (523 527)  routing T_10_32.lc_trk_g1_7 <X> T_10_32.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 527)  (529 527)  LC_7 Logic Functioning bit
 (39 15)  (531 527)  (531 527)  LC_7 Logic Functioning bit
 (51 15)  (543 527)  (543 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_32

 (26 0)  (572 512)  (572 512)  routing T_11_32.lc_trk_g2_4 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 512)  (574 512)  routing T_11_32.lc_trk_g2_1 <X> T_11_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 512)  (575 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 512)  (578 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 512)  (580 512)  routing T_11_32.lc_trk_g1_0 <X> T_11_32.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 512)  (584 512)  LC_0 Logic Functioning bit
 (41 0)  (587 512)  (587 512)  LC_0 Logic Functioning bit
 (42 0)  (588 512)  (588 512)  LC_0 Logic Functioning bit
 (45 0)  (591 512)  (591 512)  LC_0 Logic Functioning bit
 (46 0)  (592 512)  (592 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (599 512)  (599 512)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (28 1)  (574 513)  (574 513)  routing T_11_32.lc_trk_g2_4 <X> T_11_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 513)  (575 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 513)  (578 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 513)  (579 513)  routing T_11_32.lc_trk_g2_0 <X> T_11_32.input_2_0
 (38 1)  (584 513)  (584 513)  LC_0 Logic Functioning bit
 (41 1)  (587 513)  (587 513)  LC_0 Logic Functioning bit
 (43 1)  (589 513)  (589 513)  LC_0 Logic Functioning bit
 (53 1)  (599 513)  (599 513)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 514)  (546 514)  routing T_11_32.glb_netwk_3 <X> T_11_32.wire_logic_cluster/lc_7/clk
 (2 2)  (548 514)  (548 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 514)  (560 514)  routing T_11_32.sp4_v_t_1 <X> T_11_32.lc_trk_g0_4
 (21 2)  (567 514)  (567 514)  routing T_11_32.wire_logic_cluster/lc_7/out <X> T_11_32.lc_trk_g0_7
 (22 2)  (568 514)  (568 514)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (571 514)  (571 514)  routing T_11_32.sp4_h_r_14 <X> T_11_32.lc_trk_g0_6
 (28 2)  (574 514)  (574 514)  routing T_11_32.lc_trk_g2_0 <X> T_11_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 514)  (575 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 514)  (577 514)  routing T_11_32.lc_trk_g2_4 <X> T_11_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 514)  (578 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 514)  (579 514)  routing T_11_32.lc_trk_g2_4 <X> T_11_32.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 514)  (583 514)  LC_1 Logic Functioning bit
 (42 2)  (588 514)  (588 514)  LC_1 Logic Functioning bit
 (45 2)  (591 514)  (591 514)  LC_1 Logic Functioning bit
 (46 2)  (592 514)  (592 514)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 515)  (546 515)  routing T_11_32.glb_netwk_3 <X> T_11_32.wire_logic_cluster/lc_7/clk
 (14 3)  (560 515)  (560 515)  routing T_11_32.sp4_v_t_1 <X> T_11_32.lc_trk_g0_4
 (16 3)  (562 515)  (562 515)  routing T_11_32.sp4_v_t_1 <X> T_11_32.lc_trk_g0_4
 (17 3)  (563 515)  (563 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (568 515)  (568 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 515)  (569 515)  routing T_11_32.sp4_h_r_14 <X> T_11_32.lc_trk_g0_6
 (24 3)  (570 515)  (570 515)  routing T_11_32.sp4_h_r_14 <X> T_11_32.lc_trk_g0_6
 (27 3)  (573 515)  (573 515)  routing T_11_32.lc_trk_g1_0 <X> T_11_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 515)  (575 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 515)  (578 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (580 515)  (580 515)  routing T_11_32.lc_trk_g1_2 <X> T_11_32.input_2_1
 (35 3)  (581 515)  (581 515)  routing T_11_32.lc_trk_g1_2 <X> T_11_32.input_2_1
 (36 3)  (582 515)  (582 515)  LC_1 Logic Functioning bit
 (37 3)  (583 515)  (583 515)  LC_1 Logic Functioning bit
 (38 3)  (584 515)  (584 515)  LC_1 Logic Functioning bit
 (42 3)  (588 515)  (588 515)  LC_1 Logic Functioning bit
 (25 4)  (571 516)  (571 516)  routing T_11_32.sp4_h_l_7 <X> T_11_32.lc_trk_g1_2
 (26 4)  (572 516)  (572 516)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 516)  (573 516)  routing T_11_32.lc_trk_g1_0 <X> T_11_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 516)  (575 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 516)  (578 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 516)  (579 516)  routing T_11_32.lc_trk_g3_0 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 516)  (580 516)  routing T_11_32.lc_trk_g3_0 <X> T_11_32.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 516)  (582 516)  LC_2 Logic Functioning bit
 (37 4)  (583 516)  (583 516)  LC_2 Logic Functioning bit
 (42 4)  (588 516)  (588 516)  LC_2 Logic Functioning bit
 (45 4)  (591 516)  (591 516)  LC_2 Logic Functioning bit
 (46 4)  (592 516)  (592 516)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (598 516)  (598 516)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (561 517)  (561 517)  routing T_11_32.sp4_v_t_5 <X> T_11_32.lc_trk_g1_0
 (16 5)  (562 517)  (562 517)  routing T_11_32.sp4_v_t_5 <X> T_11_32.lc_trk_g1_0
 (17 5)  (563 517)  (563 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (568 517)  (568 517)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 517)  (569 517)  routing T_11_32.sp4_h_l_7 <X> T_11_32.lc_trk_g1_2
 (24 5)  (570 517)  (570 517)  routing T_11_32.sp4_h_l_7 <X> T_11_32.lc_trk_g1_2
 (25 5)  (571 517)  (571 517)  routing T_11_32.sp4_h_l_7 <X> T_11_32.lc_trk_g1_2
 (26 5)  (572 517)  (572 517)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 517)  (573 517)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 517)  (574 517)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 517)  (575 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 517)  (578 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 517)  (579 517)  routing T_11_32.lc_trk_g2_2 <X> T_11_32.input_2_2
 (35 5)  (581 517)  (581 517)  routing T_11_32.lc_trk_g2_2 <X> T_11_32.input_2_2
 (36 5)  (582 517)  (582 517)  LC_2 Logic Functioning bit
 (37 5)  (583 517)  (583 517)  LC_2 Logic Functioning bit
 (40 5)  (586 517)  (586 517)  LC_2 Logic Functioning bit
 (42 5)  (588 517)  (588 517)  LC_2 Logic Functioning bit
 (43 5)  (589 517)  (589 517)  LC_2 Logic Functioning bit
 (22 6)  (568 518)  (568 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (571 518)  (571 518)  routing T_11_32.sp4_v_t_3 <X> T_11_32.lc_trk_g1_6
 (21 7)  (567 519)  (567 519)  routing T_11_32.sp4_r_v_b_31 <X> T_11_32.lc_trk_g1_7
 (22 7)  (568 519)  (568 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 519)  (569 519)  routing T_11_32.sp4_v_t_3 <X> T_11_32.lc_trk_g1_6
 (25 7)  (571 519)  (571 519)  routing T_11_32.sp4_v_t_3 <X> T_11_32.lc_trk_g1_6
 (14 8)  (560 520)  (560 520)  routing T_11_32.bnl_op_0 <X> T_11_32.lc_trk_g2_0
 (17 8)  (563 520)  (563 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (567 520)  (567 520)  routing T_11_32.sp4_h_r_43 <X> T_11_32.lc_trk_g2_3
 (22 8)  (568 520)  (568 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (569 520)  (569 520)  routing T_11_32.sp4_h_r_43 <X> T_11_32.lc_trk_g2_3
 (24 8)  (570 520)  (570 520)  routing T_11_32.sp4_h_r_43 <X> T_11_32.lc_trk_g2_3
 (25 8)  (571 520)  (571 520)  routing T_11_32.wire_logic_cluster/lc_2/out <X> T_11_32.lc_trk_g2_2
 (26 8)  (572 520)  (572 520)  routing T_11_32.lc_trk_g0_6 <X> T_11_32.wire_logic_cluster/lc_4/in_0
 (31 8)  (577 520)  (577 520)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 520)  (578 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 520)  (579 520)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 520)  (583 520)  LC_4 Logic Functioning bit
 (39 8)  (585 520)  (585 520)  LC_4 Logic Functioning bit
 (41 8)  (587 520)  (587 520)  LC_4 Logic Functioning bit
 (43 8)  (589 520)  (589 520)  LC_4 Logic Functioning bit
 (53 8)  (599 520)  (599 520)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (560 521)  (560 521)  routing T_11_32.bnl_op_0 <X> T_11_32.lc_trk_g2_0
 (17 9)  (563 521)  (563 521)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (564 521)  (564 521)  routing T_11_32.sp4_r_v_b_33 <X> T_11_32.lc_trk_g2_1
 (21 9)  (567 521)  (567 521)  routing T_11_32.sp4_h_r_43 <X> T_11_32.lc_trk_g2_3
 (22 9)  (568 521)  (568 521)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 521)  (572 521)  routing T_11_32.lc_trk_g0_6 <X> T_11_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 521)  (575 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 521)  (577 521)  routing T_11_32.lc_trk_g2_7 <X> T_11_32.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 521)  (582 521)  LC_4 Logic Functioning bit
 (38 9)  (584 521)  (584 521)  LC_4 Logic Functioning bit
 (40 9)  (586 521)  (586 521)  LC_4 Logic Functioning bit
 (42 9)  (588 521)  (588 521)  LC_4 Logic Functioning bit
 (8 10)  (554 522)  (554 522)  routing T_11_32.sp4_h_r_7 <X> T_11_32.sp4_h_l_42
 (21 10)  (567 522)  (567 522)  routing T_11_32.bnl_op_7 <X> T_11_32.lc_trk_g2_7
 (22 10)  (568 522)  (568 522)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (571 522)  (571 522)  routing T_11_32.wire_logic_cluster/lc_6/out <X> T_11_32.lc_trk_g2_6
 (27 10)  (573 522)  (573 522)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 522)  (574 522)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 522)  (575 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 522)  (576 522)  routing T_11_32.lc_trk_g3_5 <X> T_11_32.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 522)  (577 522)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 522)  (578 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 522)  (579 522)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 522)  (580 522)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 522)  (582 522)  LC_5 Logic Functioning bit
 (37 10)  (583 522)  (583 522)  LC_5 Logic Functioning bit
 (38 10)  (584 522)  (584 522)  LC_5 Logic Functioning bit
 (41 10)  (587 522)  (587 522)  LC_5 Logic Functioning bit
 (43 10)  (589 522)  (589 522)  LC_5 Logic Functioning bit
 (45 10)  (591 522)  (591 522)  LC_5 Logic Functioning bit
 (51 10)  (597 522)  (597 522)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (563 523)  (563 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (567 523)  (567 523)  routing T_11_32.bnl_op_7 <X> T_11_32.lc_trk_g2_7
 (22 11)  (568 523)  (568 523)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 523)  (573 523)  routing T_11_32.lc_trk_g3_0 <X> T_11_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 523)  (574 523)  routing T_11_32.lc_trk_g3_0 <X> T_11_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 523)  (575 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 523)  (577 523)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 523)  (578 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (579 523)  (579 523)  routing T_11_32.lc_trk_g2_3 <X> T_11_32.input_2_5
 (35 11)  (581 523)  (581 523)  routing T_11_32.lc_trk_g2_3 <X> T_11_32.input_2_5
 (36 11)  (582 523)  (582 523)  LC_5 Logic Functioning bit
 (41 11)  (587 523)  (587 523)  LC_5 Logic Functioning bit
 (43 11)  (589 523)  (589 523)  LC_5 Logic Functioning bit
 (52 11)  (598 523)  (598 523)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (572 524)  (572 524)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 524)  (573 524)  routing T_11_32.lc_trk_g3_0 <X> T_11_32.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 524)  (574 524)  routing T_11_32.lc_trk_g3_0 <X> T_11_32.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 524)  (575 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 524)  (578 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 524)  (579 524)  routing T_11_32.lc_trk_g2_3 <X> T_11_32.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 524)  (581 524)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.input_2_6
 (36 12)  (582 524)  (582 524)  LC_6 Logic Functioning bit
 (37 12)  (583 524)  (583 524)  LC_6 Logic Functioning bit
 (42 12)  (588 524)  (588 524)  LC_6 Logic Functioning bit
 (43 12)  (589 524)  (589 524)  LC_6 Logic Functioning bit
 (45 12)  (591 524)  (591 524)  LC_6 Logic Functioning bit
 (51 12)  (597 524)  (597 524)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (598 524)  (598 524)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (10 13)  (556 525)  (556 525)  routing T_11_32.sp4_h_r_5 <X> T_11_32.sp4_v_b_10
 (17 13)  (563 525)  (563 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (572 525)  (572 525)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 525)  (573 525)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 525)  (574 525)  routing T_11_32.lc_trk_g3_7 <X> T_11_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 525)  (575 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 525)  (577 525)  routing T_11_32.lc_trk_g2_3 <X> T_11_32.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 525)  (578 525)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 525)  (579 525)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.input_2_6
 (35 13)  (581 525)  (581 525)  routing T_11_32.lc_trk_g2_6 <X> T_11_32.input_2_6
 (36 13)  (582 525)  (582 525)  LC_6 Logic Functioning bit
 (37 13)  (583 525)  (583 525)  LC_6 Logic Functioning bit
 (39 13)  (585 525)  (585 525)  LC_6 Logic Functioning bit
 (43 13)  (589 525)  (589 525)  LC_6 Logic Functioning bit
 (52 13)  (598 525)  (598 525)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (12 14)  (558 526)  (558 526)  routing T_11_32.sp4_h_r_8 <X> T_11_32.sp4_h_l_46
 (17 14)  (563 526)  (563 526)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 526)  (564 526)  routing T_11_32.wire_logic_cluster/lc_5/out <X> T_11_32.lc_trk_g3_5
 (22 14)  (568 526)  (568 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (572 526)  (572 526)  routing T_11_32.lc_trk_g1_6 <X> T_11_32.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 526)  (573 526)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 526)  (575 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 526)  (576 526)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 526)  (577 526)  routing T_11_32.lc_trk_g0_4 <X> T_11_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 526)  (578 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 526)  (581 526)  routing T_11_32.lc_trk_g0_7 <X> T_11_32.input_2_7
 (37 14)  (583 526)  (583 526)  LC_7 Logic Functioning bit
 (42 14)  (588 526)  (588 526)  LC_7 Logic Functioning bit
 (45 14)  (591 526)  (591 526)  LC_7 Logic Functioning bit
 (46 14)  (592 526)  (592 526)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (597 526)  (597 526)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (598 526)  (598 526)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (13 15)  (559 527)  (559 527)  routing T_11_32.sp4_h_r_8 <X> T_11_32.sp4_h_l_46
 (21 15)  (567 527)  (567 527)  routing T_11_32.sp4_r_v_b_47 <X> T_11_32.lc_trk_g3_7
 (26 15)  (572 527)  (572 527)  routing T_11_32.lc_trk_g1_6 <X> T_11_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 527)  (573 527)  routing T_11_32.lc_trk_g1_6 <X> T_11_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 527)  (575 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 527)  (576 527)  routing T_11_32.lc_trk_g1_7 <X> T_11_32.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 527)  (578 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (581 527)  (581 527)  routing T_11_32.lc_trk_g0_7 <X> T_11_32.input_2_7
 (36 15)  (582 527)  (582 527)  LC_7 Logic Functioning bit
 (37 15)  (583 527)  (583 527)  LC_7 Logic Functioning bit
 (39 15)  (585 527)  (585 527)  LC_7 Logic Functioning bit
 (43 15)  (589 527)  (589 527)  LC_7 Logic Functioning bit
 (51 15)  (597 527)  (597 527)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_32

 (21 0)  (621 512)  (621 512)  routing T_12_32.wire_logic_cluster/lc_3/out <X> T_12_32.lc_trk_g0_3
 (22 0)  (622 512)  (622 512)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 512)  (625 512)  routing T_12_32.sp4_h_r_10 <X> T_12_32.lc_trk_g0_2
 (27 0)  (627 512)  (627 512)  routing T_12_32.lc_trk_g1_0 <X> T_12_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 512)  (629 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 512)  (632 512)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 512)  (633 512)  routing T_12_32.lc_trk_g3_0 <X> T_12_32.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 512)  (634 512)  routing T_12_32.lc_trk_g3_0 <X> T_12_32.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 512)  (635 512)  routing T_12_32.lc_trk_g1_5 <X> T_12_32.input_2_0
 (39 0)  (639 512)  (639 512)  LC_0 Logic Functioning bit
 (41 0)  (641 512)  (641 512)  LC_0 Logic Functioning bit
 (43 0)  (643 512)  (643 512)  LC_0 Logic Functioning bit
 (45 0)  (645 512)  (645 512)  LC_0 Logic Functioning bit
 (46 0)  (646 512)  (646 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (648 512)  (648 512)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (622 513)  (622 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 513)  (623 513)  routing T_12_32.sp4_h_r_10 <X> T_12_32.lc_trk_g0_2
 (24 1)  (624 513)  (624 513)  routing T_12_32.sp4_h_r_10 <X> T_12_32.lc_trk_g0_2
 (26 1)  (626 513)  (626 513)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 513)  (627 513)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 513)  (628 513)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 513)  (629 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 513)  (632 513)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 513)  (634 513)  routing T_12_32.lc_trk_g1_5 <X> T_12_32.input_2_0
 (38 1)  (638 513)  (638 513)  LC_0 Logic Functioning bit
 (41 1)  (641 513)  (641 513)  LC_0 Logic Functioning bit
 (43 1)  (643 513)  (643 513)  LC_0 Logic Functioning bit
 (47 1)  (647 513)  (647 513)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 514)  (600 514)  routing T_12_32.glb_netwk_3 <X> T_12_32.wire_logic_cluster/lc_7/clk
 (2 2)  (602 514)  (602 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (622 514)  (622 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (626 514)  (626 514)  routing T_12_32.lc_trk_g0_7 <X> T_12_32.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 514)  (627 514)  routing T_12_32.lc_trk_g3_1 <X> T_12_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 514)  (628 514)  routing T_12_32.lc_trk_g3_1 <X> T_12_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 514)  (629 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 514)  (632 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 514)  (634 514)  routing T_12_32.lc_trk_g1_3 <X> T_12_32.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 514)  (635 514)  routing T_12_32.lc_trk_g2_7 <X> T_12_32.input_2_1
 (36 2)  (636 514)  (636 514)  LC_1 Logic Functioning bit
 (37 2)  (637 514)  (637 514)  LC_1 Logic Functioning bit
 (38 2)  (638 514)  (638 514)  LC_1 Logic Functioning bit
 (41 2)  (641 514)  (641 514)  LC_1 Logic Functioning bit
 (43 2)  (643 514)  (643 514)  LC_1 Logic Functioning bit
 (45 2)  (645 514)  (645 514)  LC_1 Logic Functioning bit
 (0 3)  (600 515)  (600 515)  routing T_12_32.glb_netwk_3 <X> T_12_32.wire_logic_cluster/lc_7/clk
 (21 3)  (621 515)  (621 515)  routing T_12_32.sp4_r_v_b_31 <X> T_12_32.lc_trk_g0_7
 (26 3)  (626 515)  (626 515)  routing T_12_32.lc_trk_g0_7 <X> T_12_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 515)  (629 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 515)  (631 515)  routing T_12_32.lc_trk_g1_3 <X> T_12_32.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 515)  (632 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 515)  (633 515)  routing T_12_32.lc_trk_g2_7 <X> T_12_32.input_2_1
 (35 3)  (635 515)  (635 515)  routing T_12_32.lc_trk_g2_7 <X> T_12_32.input_2_1
 (36 3)  (636 515)  (636 515)  LC_1 Logic Functioning bit
 (38 3)  (638 515)  (638 515)  LC_1 Logic Functioning bit
 (41 3)  (641 515)  (641 515)  LC_1 Logic Functioning bit
 (48 3)  (648 515)  (648 515)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (6 4)  (606 516)  (606 516)  routing T_12_32.sp4_h_r_10 <X> T_12_32.sp4_v_b_3
 (14 4)  (614 516)  (614 516)  routing T_12_32.sp4_h_l_5 <X> T_12_32.lc_trk_g1_0
 (22 4)  (622 516)  (622 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 516)  (623 516)  routing T_12_32.sp4_h_r_3 <X> T_12_32.lc_trk_g1_3
 (24 4)  (624 516)  (624 516)  routing T_12_32.sp4_h_r_3 <X> T_12_32.lc_trk_g1_3
 (26 4)  (626 516)  (626 516)  routing T_12_32.lc_trk_g2_4 <X> T_12_32.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 516)  (629 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 516)  (631 516)  routing T_12_32.lc_trk_g3_6 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 516)  (632 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 516)  (633 516)  routing T_12_32.lc_trk_g3_6 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 516)  (634 516)  routing T_12_32.lc_trk_g3_6 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 516)  (635 516)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.input_2_2
 (38 4)  (638 516)  (638 516)  LC_2 Logic Functioning bit
 (39 4)  (639 516)  (639 516)  LC_2 Logic Functioning bit
 (42 4)  (642 516)  (642 516)  LC_2 Logic Functioning bit
 (43 4)  (643 516)  (643 516)  LC_2 Logic Functioning bit
 (46 4)  (646 516)  (646 516)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (614 517)  (614 517)  routing T_12_32.sp4_h_l_5 <X> T_12_32.lc_trk_g1_0
 (15 5)  (615 517)  (615 517)  routing T_12_32.sp4_h_l_5 <X> T_12_32.lc_trk_g1_0
 (16 5)  (616 517)  (616 517)  routing T_12_32.sp4_h_l_5 <X> T_12_32.lc_trk_g1_0
 (17 5)  (617 517)  (617 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (621 517)  (621 517)  routing T_12_32.sp4_h_r_3 <X> T_12_32.lc_trk_g1_3
 (28 5)  (628 517)  (628 517)  routing T_12_32.lc_trk_g2_4 <X> T_12_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 517)  (629 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 517)  (630 517)  routing T_12_32.lc_trk_g0_3 <X> T_12_32.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 517)  (631 517)  routing T_12_32.lc_trk_g3_6 <X> T_12_32.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 517)  (632 517)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 517)  (633 517)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.input_2_2
 (35 5)  (635 517)  (635 517)  routing T_12_32.lc_trk_g2_6 <X> T_12_32.input_2_2
 (36 5)  (636 517)  (636 517)  LC_2 Logic Functioning bit
 (37 5)  (637 517)  (637 517)  LC_2 Logic Functioning bit
 (40 5)  (640 517)  (640 517)  LC_2 Logic Functioning bit
 (41 5)  (641 517)  (641 517)  LC_2 Logic Functioning bit
 (17 6)  (617 518)  (617 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (622 518)  (622 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (627 518)  (627 518)  routing T_12_32.lc_trk_g1_5 <X> T_12_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 518)  (629 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 518)  (630 518)  routing T_12_32.lc_trk_g1_5 <X> T_12_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 518)  (632 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 518)  (633 518)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 518)  (634 518)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 518)  (637 518)  LC_3 Logic Functioning bit
 (42 6)  (642 518)  (642 518)  LC_3 Logic Functioning bit
 (45 6)  (645 518)  (645 518)  LC_3 Logic Functioning bit
 (46 6)  (646 518)  (646 518)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (651 518)  (651 518)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (653 518)  (653 518)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (618 519)  (618 519)  routing T_12_32.sp4_r_v_b_29 <X> T_12_32.lc_trk_g1_5
 (21 7)  (621 519)  (621 519)  routing T_12_32.sp4_r_v_b_31 <X> T_12_32.lc_trk_g1_7
 (27 7)  (627 519)  (627 519)  routing T_12_32.lc_trk_g3_0 <X> T_12_32.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 519)  (628 519)  routing T_12_32.lc_trk_g3_0 <X> T_12_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 519)  (629 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 519)  (631 519)  routing T_12_32.lc_trk_g3_3 <X> T_12_32.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 519)  (632 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 519)  (635 519)  routing T_12_32.lc_trk_g0_3 <X> T_12_32.input_2_3
 (36 7)  (636 519)  (636 519)  LC_3 Logic Functioning bit
 (40 7)  (640 519)  (640 519)  LC_3 Logic Functioning bit
 (42 7)  (642 519)  (642 519)  LC_3 Logic Functioning bit
 (43 7)  (643 519)  (643 519)  LC_3 Logic Functioning bit
 (17 8)  (617 520)  (617 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (627 520)  (627 520)  routing T_12_32.lc_trk_g3_4 <X> T_12_32.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 520)  (628 520)  routing T_12_32.lc_trk_g3_4 <X> T_12_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 520)  (629 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 520)  (630 520)  routing T_12_32.lc_trk_g3_4 <X> T_12_32.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 520)  (632 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 520)  (633 520)  routing T_12_32.lc_trk_g2_1 <X> T_12_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 520)  (635 520)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.input_2_4
 (36 8)  (636 520)  (636 520)  LC_4 Logic Functioning bit
 (41 8)  (641 520)  (641 520)  LC_4 Logic Functioning bit
 (43 8)  (643 520)  (643 520)  LC_4 Logic Functioning bit
 (45 8)  (645 520)  (645 520)  LC_4 Logic Functioning bit
 (18 9)  (618 521)  (618 521)  routing T_12_32.sp4_r_v_b_33 <X> T_12_32.lc_trk_g2_1
 (22 9)  (622 521)  (622 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 521)  (623 521)  routing T_12_32.sp4_v_b_42 <X> T_12_32.lc_trk_g2_2
 (24 9)  (624 521)  (624 521)  routing T_12_32.sp4_v_b_42 <X> T_12_32.lc_trk_g2_2
 (26 9)  (626 521)  (626 521)  routing T_12_32.lc_trk_g2_2 <X> T_12_32.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 521)  (628 521)  routing T_12_32.lc_trk_g2_2 <X> T_12_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 521)  (629 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 521)  (632 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (634 521)  (634 521)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.input_2_4
 (35 9)  (635 521)  (635 521)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.input_2_4
 (36 9)  (636 521)  (636 521)  LC_4 Logic Functioning bit
 (38 9)  (638 521)  (638 521)  LC_4 Logic Functioning bit
 (40 9)  (640 521)  (640 521)  LC_4 Logic Functioning bit
 (41 9)  (641 521)  (641 521)  LC_4 Logic Functioning bit
 (43 9)  (643 521)  (643 521)  LC_4 Logic Functioning bit
 (48 9)  (648 521)  (648 521)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (605 522)  (605 522)  routing T_12_32.sp4_h_r_3 <X> T_12_32.sp4_h_l_43
 (14 10)  (614 522)  (614 522)  routing T_12_32.sp12_v_t_3 <X> T_12_32.lc_trk_g2_4
 (17 10)  (617 522)  (617 522)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 522)  (618 522)  routing T_12_32.wire_logic_cluster/lc_5/out <X> T_12_32.lc_trk_g2_5
 (22 10)  (622 522)  (622 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 522)  (623 522)  routing T_12_32.sp4_v_b_47 <X> T_12_32.lc_trk_g2_7
 (24 10)  (624 522)  (624 522)  routing T_12_32.sp4_v_b_47 <X> T_12_32.lc_trk_g2_7
 (27 10)  (627 522)  (627 522)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 522)  (629 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 522)  (630 522)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 522)  (632 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 522)  (633 522)  routing T_12_32.lc_trk_g2_2 <X> T_12_32.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 522)  (635 522)  routing T_12_32.lc_trk_g2_5 <X> T_12_32.input_2_5
 (36 10)  (636 522)  (636 522)  LC_5 Logic Functioning bit
 (37 10)  (637 522)  (637 522)  LC_5 Logic Functioning bit
 (39 10)  (639 522)  (639 522)  LC_5 Logic Functioning bit
 (42 10)  (642 522)  (642 522)  LC_5 Logic Functioning bit
 (43 10)  (643 522)  (643 522)  LC_5 Logic Functioning bit
 (45 10)  (645 522)  (645 522)  LC_5 Logic Functioning bit
 (52 10)  (652 522)  (652 522)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (604 523)  (604 523)  routing T_12_32.sp4_h_r_3 <X> T_12_32.sp4_h_l_43
 (14 11)  (614 523)  (614 523)  routing T_12_32.sp12_v_t_3 <X> T_12_32.lc_trk_g2_4
 (15 11)  (615 523)  (615 523)  routing T_12_32.sp12_v_t_3 <X> T_12_32.lc_trk_g2_4
 (17 11)  (617 523)  (617 523)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (622 523)  (622 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 523)  (623 523)  routing T_12_32.sp12_v_b_14 <X> T_12_32.lc_trk_g2_6
 (28 11)  (628 523)  (628 523)  routing T_12_32.lc_trk_g2_1 <X> T_12_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 523)  (629 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 523)  (630 523)  routing T_12_32.lc_trk_g1_7 <X> T_12_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 523)  (631 523)  routing T_12_32.lc_trk_g2_2 <X> T_12_32.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 523)  (632 523)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 523)  (633 523)  routing T_12_32.lc_trk_g2_5 <X> T_12_32.input_2_5
 (36 11)  (636 523)  (636 523)  LC_5 Logic Functioning bit
 (42 11)  (642 523)  (642 523)  LC_5 Logic Functioning bit
 (43 11)  (643 523)  (643 523)  LC_5 Logic Functioning bit
 (17 12)  (617 524)  (617 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 524)  (618 524)  routing T_12_32.wire_logic_cluster/lc_1/out <X> T_12_32.lc_trk_g3_1
 (22 12)  (622 524)  (622 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (614 525)  (614 525)  routing T_12_32.sp4_r_v_b_40 <X> T_12_32.lc_trk_g3_0
 (17 13)  (617 525)  (617 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 14)  (614 526)  (614 526)  routing T_12_32.wire_logic_cluster/lc_4/out <X> T_12_32.lc_trk_g3_4
 (25 14)  (625 526)  (625 526)  routing T_12_32.rgt_op_6 <X> T_12_32.lc_trk_g3_6
 (26 14)  (626 526)  (626 526)  routing T_12_32.lc_trk_g2_5 <X> T_12_32.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 526)  (629 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 526)  (632 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 526)  (633 526)  routing T_12_32.lc_trk_g3_1 <X> T_12_32.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 526)  (634 526)  routing T_12_32.lc_trk_g3_1 <X> T_12_32.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 526)  (635 526)  routing T_12_32.lc_trk_g3_4 <X> T_12_32.input_2_7
 (38 14)  (638 526)  (638 526)  LC_7 Logic Functioning bit
 (39 14)  (639 526)  (639 526)  LC_7 Logic Functioning bit
 (42 14)  (642 526)  (642 526)  LC_7 Logic Functioning bit
 (43 14)  (643 526)  (643 526)  LC_7 Logic Functioning bit
 (51 14)  (651 526)  (651 526)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (617 527)  (617 527)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 527)  (622 527)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 527)  (624 527)  routing T_12_32.rgt_op_6 <X> T_12_32.lc_trk_g3_6
 (28 15)  (628 527)  (628 527)  routing T_12_32.lc_trk_g2_5 <X> T_12_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 527)  (629 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 527)  (630 527)  routing T_12_32.lc_trk_g0_2 <X> T_12_32.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 527)  (632 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 527)  (633 527)  routing T_12_32.lc_trk_g3_4 <X> T_12_32.input_2_7
 (34 15)  (634 527)  (634 527)  routing T_12_32.lc_trk_g3_4 <X> T_12_32.input_2_7
 (36 15)  (636 527)  (636 527)  LC_7 Logic Functioning bit
 (37 15)  (637 527)  (637 527)  LC_7 Logic Functioning bit
 (40 15)  (640 527)  (640 527)  LC_7 Logic Functioning bit
 (41 15)  (641 527)  (641 527)  LC_7 Logic Functioning bit


LogicTile_13_32

 (14 0)  (668 512)  (668 512)  routing T_13_32.lft_op_0 <X> T_13_32.lc_trk_g0_0
 (15 1)  (669 513)  (669 513)  routing T_13_32.lft_op_0 <X> T_13_32.lc_trk_g0_0
 (17 1)  (671 513)  (671 513)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (654 514)  (654 514)  routing T_13_32.glb_netwk_3 <X> T_13_32.wire_logic_cluster/lc_7/clk
 (2 2)  (656 514)  (656 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (675 514)  (675 514)  routing T_13_32.lft_op_7 <X> T_13_32.lc_trk_g0_7
 (22 2)  (676 514)  (676 514)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 514)  (678 514)  routing T_13_32.lft_op_7 <X> T_13_32.lc_trk_g0_7
 (26 2)  (680 514)  (680 514)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 514)  (681 514)  routing T_13_32.lc_trk_g1_3 <X> T_13_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 514)  (683 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 514)  (686 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 514)  (687 514)  routing T_13_32.lc_trk_g3_3 <X> T_13_32.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 514)  (688 514)  routing T_13_32.lc_trk_g3_3 <X> T_13_32.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 514)  (689 514)  routing T_13_32.lc_trk_g2_5 <X> T_13_32.input_2_1
 (36 2)  (690 514)  (690 514)  LC_1 Logic Functioning bit
 (37 2)  (691 514)  (691 514)  LC_1 Logic Functioning bit
 (38 2)  (692 514)  (692 514)  LC_1 Logic Functioning bit
 (41 2)  (695 514)  (695 514)  LC_1 Logic Functioning bit
 (45 2)  (699 514)  (699 514)  LC_1 Logic Functioning bit
 (0 3)  (654 515)  (654 515)  routing T_13_32.glb_netwk_3 <X> T_13_32.wire_logic_cluster/lc_7/clk
 (26 3)  (680 515)  (680 515)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 515)  (681 515)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 515)  (682 515)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 515)  (683 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 515)  (684 515)  routing T_13_32.lc_trk_g1_3 <X> T_13_32.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 515)  (685 515)  routing T_13_32.lc_trk_g3_3 <X> T_13_32.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 515)  (686 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 515)  (687 515)  routing T_13_32.lc_trk_g2_5 <X> T_13_32.input_2_1
 (36 3)  (690 515)  (690 515)  LC_1 Logic Functioning bit
 (37 3)  (691 515)  (691 515)  LC_1 Logic Functioning bit
 (38 3)  (692 515)  (692 515)  LC_1 Logic Functioning bit
 (39 3)  (693 515)  (693 515)  LC_1 Logic Functioning bit
 (40 3)  (694 515)  (694 515)  LC_1 Logic Functioning bit
 (41 3)  (695 515)  (695 515)  LC_1 Logic Functioning bit
 (48 3)  (702 515)  (702 515)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (707 515)  (707 515)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 516)  (654 516)  routing T_13_32.lc_trk_g2_2 <X> T_13_32.wire_logic_cluster/lc_7/cen
 (1 4)  (655 516)  (655 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (676 516)  (676 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 516)  (677 516)  routing T_13_32.sp4_h_r_3 <X> T_13_32.lc_trk_g1_3
 (24 4)  (678 516)  (678 516)  routing T_13_32.sp4_h_r_3 <X> T_13_32.lc_trk_g1_3
 (1 5)  (655 517)  (655 517)  routing T_13_32.lc_trk_g2_2 <X> T_13_32.wire_logic_cluster/lc_7/cen
 (21 5)  (675 517)  (675 517)  routing T_13_32.sp4_h_r_3 <X> T_13_32.lc_trk_g1_3
 (27 8)  (681 520)  (681 520)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 520)  (682 520)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 520)  (683 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 520)  (684 520)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 520)  (685 520)  routing T_13_32.lc_trk_g2_7 <X> T_13_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 520)  (686 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 520)  (687 520)  routing T_13_32.lc_trk_g2_7 <X> T_13_32.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 520)  (689 520)  routing T_13_32.lc_trk_g2_6 <X> T_13_32.input_2_4
 (36 8)  (690 520)  (690 520)  LC_4 Logic Functioning bit
 (38 8)  (692 520)  (692 520)  LC_4 Logic Functioning bit
 (39 8)  (693 520)  (693 520)  LC_4 Logic Functioning bit
 (41 8)  (695 520)  (695 520)  LC_4 Logic Functioning bit
 (42 8)  (696 520)  (696 520)  LC_4 Logic Functioning bit
 (43 8)  (697 520)  (697 520)  LC_4 Logic Functioning bit
 (22 9)  (676 521)  (676 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 521)  (677 521)  routing T_13_32.sp4_v_b_42 <X> T_13_32.lc_trk_g2_2
 (24 9)  (678 521)  (678 521)  routing T_13_32.sp4_v_b_42 <X> T_13_32.lc_trk_g2_2
 (29 9)  (683 521)  (683 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 521)  (684 521)  routing T_13_32.lc_trk_g3_6 <X> T_13_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 521)  (685 521)  routing T_13_32.lc_trk_g2_7 <X> T_13_32.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 521)  (686 521)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (687 521)  (687 521)  routing T_13_32.lc_trk_g2_6 <X> T_13_32.input_2_4
 (35 9)  (689 521)  (689 521)  routing T_13_32.lc_trk_g2_6 <X> T_13_32.input_2_4
 (39 9)  (693 521)  (693 521)  LC_4 Logic Functioning bit
 (42 9)  (696 521)  (696 521)  LC_4 Logic Functioning bit
 (14 10)  (668 522)  (668 522)  routing T_13_32.sp4_h_r_44 <X> T_13_32.lc_trk_g2_4
 (16 10)  (670 522)  (670 522)  routing T_13_32.sp4_v_t_16 <X> T_13_32.lc_trk_g2_5
 (17 10)  (671 522)  (671 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 522)  (672 522)  routing T_13_32.sp4_v_t_16 <X> T_13_32.lc_trk_g2_5
 (21 10)  (675 522)  (675 522)  routing T_13_32.rgt_op_7 <X> T_13_32.lc_trk_g2_7
 (22 10)  (676 522)  (676 522)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 522)  (678 522)  routing T_13_32.rgt_op_7 <X> T_13_32.lc_trk_g2_7
 (26 10)  (680 522)  (680 522)  routing T_13_32.lc_trk_g3_4 <X> T_13_32.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 522)  (681 522)  routing T_13_32.lc_trk_g3_5 <X> T_13_32.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 522)  (682 522)  routing T_13_32.lc_trk_g3_5 <X> T_13_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 522)  (683 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 522)  (684 522)  routing T_13_32.lc_trk_g3_5 <X> T_13_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 522)  (686 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 522)  (687 522)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 522)  (688 522)  routing T_13_32.lc_trk_g3_1 <X> T_13_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 522)  (690 522)  LC_5 Logic Functioning bit
 (38 10)  (692 522)  (692 522)  LC_5 Logic Functioning bit
 (40 10)  (694 522)  (694 522)  LC_5 Logic Functioning bit
 (41 10)  (695 522)  (695 522)  LC_5 Logic Functioning bit
 (45 10)  (699 522)  (699 522)  LC_5 Logic Functioning bit
 (50 10)  (704 522)  (704 522)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 523)  (668 523)  routing T_13_32.sp4_h_r_44 <X> T_13_32.lc_trk_g2_4
 (15 11)  (669 523)  (669 523)  routing T_13_32.sp4_h_r_44 <X> T_13_32.lc_trk_g2_4
 (16 11)  (670 523)  (670 523)  routing T_13_32.sp4_h_r_44 <X> T_13_32.lc_trk_g2_4
 (17 11)  (671 523)  (671 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (676 523)  (676 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 523)  (679 523)  routing T_13_32.sp4_r_v_b_38 <X> T_13_32.lc_trk_g2_6
 (27 11)  (681 523)  (681 523)  routing T_13_32.lc_trk_g3_4 <X> T_13_32.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 523)  (682 523)  routing T_13_32.lc_trk_g3_4 <X> T_13_32.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 523)  (683 523)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (40 11)  (694 523)  (694 523)  LC_5 Logic Functioning bit
 (41 11)  (695 523)  (695 523)  LC_5 Logic Functioning bit
 (48 11)  (702 523)  (702 523)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (670 524)  (670 524)  routing T_13_32.sp4_v_b_33 <X> T_13_32.lc_trk_g3_1
 (17 12)  (671 524)  (671 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 524)  (672 524)  routing T_13_32.sp4_v_b_33 <X> T_13_32.lc_trk_g3_1
 (21 12)  (675 524)  (675 524)  routing T_13_32.sp4_v_t_22 <X> T_13_32.lc_trk_g3_3
 (22 12)  (676 524)  (676 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 524)  (677 524)  routing T_13_32.sp4_v_t_22 <X> T_13_32.lc_trk_g3_3
 (26 12)  (680 524)  (680 524)  routing T_13_32.lc_trk_g2_4 <X> T_13_32.wire_logic_cluster/lc_6/in_0
 (31 12)  (685 524)  (685 524)  routing T_13_32.lc_trk_g0_7 <X> T_13_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 524)  (686 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 524)  (691 524)  LC_6 Logic Functioning bit
 (39 12)  (693 524)  (693 524)  LC_6 Logic Functioning bit
 (41 12)  (695 524)  (695 524)  LC_6 Logic Functioning bit
 (43 12)  (697 524)  (697 524)  LC_6 Logic Functioning bit
 (52 12)  (706 524)  (706 524)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (672 525)  (672 525)  routing T_13_32.sp4_v_b_33 <X> T_13_32.lc_trk_g3_1
 (21 13)  (675 525)  (675 525)  routing T_13_32.sp4_v_t_22 <X> T_13_32.lc_trk_g3_3
 (28 13)  (682 525)  (682 525)  routing T_13_32.lc_trk_g2_4 <X> T_13_32.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 525)  (683 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 525)  (685 525)  routing T_13_32.lc_trk_g0_7 <X> T_13_32.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 525)  (690 525)  LC_6 Logic Functioning bit
 (38 13)  (692 525)  (692 525)  LC_6 Logic Functioning bit
 (40 13)  (694 525)  (694 525)  LC_6 Logic Functioning bit
 (42 13)  (696 525)  (696 525)  LC_6 Logic Functioning bit
 (16 14)  (670 526)  (670 526)  routing T_13_32.sp4_v_b_37 <X> T_13_32.lc_trk_g3_5
 (17 14)  (671 526)  (671 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 526)  (672 526)  routing T_13_32.sp4_v_b_37 <X> T_13_32.lc_trk_g3_5
 (17 15)  (671 527)  (671 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (672 527)  (672 527)  routing T_13_32.sp4_v_b_37 <X> T_13_32.lc_trk_g3_5
 (22 15)  (676 527)  (676 527)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (677 527)  (677 527)  routing T_13_32.sp12_v_b_14 <X> T_13_32.lc_trk_g3_6


LogicTile_14_32

 (8 1)  (716 513)  (716 513)  routing T_14_32.sp4_h_l_42 <X> T_14_32.sp4_v_b_1
 (9 1)  (717 513)  (717 513)  routing T_14_32.sp4_h_l_42 <X> T_14_32.sp4_v_b_1
 (10 1)  (718 513)  (718 513)  routing T_14_32.sp4_h_l_42 <X> T_14_32.sp4_v_b_1
 (22 1)  (730 513)  (730 513)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 513)  (732 513)  routing T_14_32.bot_op_2 <X> T_14_32.lc_trk_g0_2
 (0 2)  (708 514)  (708 514)  routing T_14_32.glb_netwk_3 <X> T_14_32.wire_logic_cluster/lc_7/clk
 (2 2)  (710 514)  (710 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (729 514)  (729 514)  routing T_14_32.bnr_op_7 <X> T_14_32.lc_trk_g0_7
 (22 2)  (730 514)  (730 514)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (735 514)  (735 514)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 514)  (736 514)  routing T_14_32.lc_trk_g3_1 <X> T_14_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 514)  (737 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 514)  (740 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 514)  (742 514)  routing T_14_32.lc_trk_g1_3 <X> T_14_32.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 514)  (743 514)  routing T_14_32.lc_trk_g1_4 <X> T_14_32.input_2_1
 (36 2)  (744 514)  (744 514)  LC_1 Logic Functioning bit
 (37 2)  (745 514)  (745 514)  LC_1 Logic Functioning bit
 (38 2)  (746 514)  (746 514)  LC_1 Logic Functioning bit
 (41 2)  (749 514)  (749 514)  LC_1 Logic Functioning bit
 (43 2)  (751 514)  (751 514)  LC_1 Logic Functioning bit
 (45 2)  (753 514)  (753 514)  LC_1 Logic Functioning bit
 (48 2)  (756 514)  (756 514)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (759 514)  (759 514)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (708 515)  (708 515)  routing T_14_32.glb_netwk_3 <X> T_14_32.wire_logic_cluster/lc_7/clk
 (21 3)  (729 515)  (729 515)  routing T_14_32.bnr_op_7 <X> T_14_32.lc_trk_g0_7
 (26 3)  (734 515)  (734 515)  routing T_14_32.lc_trk_g3_2 <X> T_14_32.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 515)  (735 515)  routing T_14_32.lc_trk_g3_2 <X> T_14_32.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 515)  (736 515)  routing T_14_32.lc_trk_g3_2 <X> T_14_32.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 515)  (737 515)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 515)  (739 515)  routing T_14_32.lc_trk_g1_3 <X> T_14_32.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 515)  (740 515)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 515)  (742 515)  routing T_14_32.lc_trk_g1_4 <X> T_14_32.input_2_1
 (36 3)  (744 515)  (744 515)  LC_1 Logic Functioning bit
 (38 3)  (746 515)  (746 515)  LC_1 Logic Functioning bit
 (41 3)  (749 515)  (749 515)  LC_1 Logic Functioning bit
 (47 3)  (755 515)  (755 515)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (719 516)  (719 516)  routing T_14_32.sp4_h_l_46 <X> T_14_32.sp4_v_b_5
 (13 4)  (721 516)  (721 516)  routing T_14_32.sp4_h_l_46 <X> T_14_32.sp4_v_b_5
 (21 4)  (729 516)  (729 516)  routing T_14_32.bnr_op_3 <X> T_14_32.lc_trk_g1_3
 (22 4)  (730 516)  (730 516)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (11 5)  (719 517)  (719 517)  routing T_14_32.sp4_h_l_40 <X> T_14_32.sp4_h_r_5
 (12 5)  (720 517)  (720 517)  routing T_14_32.sp4_h_l_46 <X> T_14_32.sp4_v_b_5
 (21 5)  (729 517)  (729 517)  routing T_14_32.bnr_op_3 <X> T_14_32.lc_trk_g1_3
 (15 7)  (723 519)  (723 519)  routing T_14_32.sp4_v_t_9 <X> T_14_32.lc_trk_g1_4
 (16 7)  (724 519)  (724 519)  routing T_14_32.sp4_v_t_9 <X> T_14_32.lc_trk_g1_4
 (17 7)  (725 519)  (725 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (13 8)  (721 520)  (721 520)  routing T_14_32.sp4_h_l_45 <X> T_14_32.sp4_v_b_8
 (8 9)  (716 521)  (716 521)  routing T_14_32.sp4_h_l_42 <X> T_14_32.sp4_v_b_7
 (9 9)  (717 521)  (717 521)  routing T_14_32.sp4_h_l_42 <X> T_14_32.sp4_v_b_7
 (12 9)  (720 521)  (720 521)  routing T_14_32.sp4_h_l_45 <X> T_14_32.sp4_v_b_8
 (14 10)  (722 522)  (722 522)  routing T_14_32.sp4_h_r_44 <X> T_14_32.lc_trk_g2_4
 (14 11)  (722 523)  (722 523)  routing T_14_32.sp4_h_r_44 <X> T_14_32.lc_trk_g2_4
 (15 11)  (723 523)  (723 523)  routing T_14_32.sp4_h_r_44 <X> T_14_32.lc_trk_g2_4
 (16 11)  (724 523)  (724 523)  routing T_14_32.sp4_h_r_44 <X> T_14_32.lc_trk_g2_4
 (17 11)  (725 523)  (725 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (11 12)  (719 524)  (719 524)  routing T_14_32.sp4_h_l_40 <X> T_14_32.sp4_v_b_11
 (13 12)  (721 524)  (721 524)  routing T_14_32.sp4_h_l_40 <X> T_14_32.sp4_v_b_11
 (17 12)  (725 524)  (725 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 524)  (726 524)  routing T_14_32.wire_logic_cluster/lc_1/out <X> T_14_32.lc_trk_g3_1
 (12 13)  (720 525)  (720 525)  routing T_14_32.sp4_h_l_40 <X> T_14_32.sp4_v_b_11
 (22 13)  (730 525)  (730 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 525)  (731 525)  routing T_14_32.sp4_v_b_42 <X> T_14_32.lc_trk_g3_2
 (24 13)  (732 525)  (732 525)  routing T_14_32.sp4_v_b_42 <X> T_14_32.lc_trk_g3_2
 (26 14)  (734 526)  (734 526)  routing T_14_32.lc_trk_g0_7 <X> T_14_32.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 526)  (737 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 526)  (739 526)  routing T_14_32.lc_trk_g2_4 <X> T_14_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 526)  (740 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 526)  (741 526)  routing T_14_32.lc_trk_g2_4 <X> T_14_32.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 526)  (744 526)  LC_7 Logic Functioning bit
 (37 14)  (745 526)  (745 526)  LC_7 Logic Functioning bit
 (38 14)  (746 526)  (746 526)  LC_7 Logic Functioning bit
 (39 14)  (747 526)  (747 526)  LC_7 Logic Functioning bit
 (26 15)  (734 527)  (734 527)  routing T_14_32.lc_trk_g0_7 <X> T_14_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 527)  (737 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 527)  (738 527)  routing T_14_32.lc_trk_g0_2 <X> T_14_32.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 527)  (748 527)  LC_7 Logic Functioning bit
 (41 15)  (749 527)  (749 527)  LC_7 Logic Functioning bit
 (42 15)  (750 527)  (750 527)  LC_7 Logic Functioning bit
 (43 15)  (751 527)  (751 527)  LC_7 Logic Functioning bit


LogicTile_15_32

 (5 0)  (767 512)  (767 512)  routing T_15_32.sp4_h_l_44 <X> T_15_32.sp4_h_r_0
 (4 1)  (766 513)  (766 513)  routing T_15_32.sp4_h_l_44 <X> T_15_32.sp4_h_r_0
 (13 4)  (775 516)  (775 516)  routing T_15_32.sp4_h_l_40 <X> T_15_32.sp4_v_b_5
 (12 5)  (774 517)  (774 517)  routing T_15_32.sp4_h_l_40 <X> T_15_32.sp4_v_b_5
 (8 10)  (770 522)  (770 522)  routing T_15_32.sp4_h_r_7 <X> T_15_32.sp4_h_l_42
 (12 10)  (774 522)  (774 522)  routing T_15_32.sp4_h_r_5 <X> T_15_32.sp4_h_l_45
 (13 11)  (775 523)  (775 523)  routing T_15_32.sp4_h_r_5 <X> T_15_32.sp4_h_l_45
 (13 12)  (775 524)  (775 524)  routing T_15_32.sp4_h_l_46 <X> T_15_32.sp4_v_b_11
 (12 13)  (774 525)  (774 525)  routing T_15_32.sp4_h_l_46 <X> T_15_32.sp4_v_b_11


LogicTile_16_32

 (27 0)  (843 512)  (843 512)  routing T_16_32.lc_trk_g3_0 <X> T_16_32.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 512)  (844 512)  routing T_16_32.lc_trk_g3_0 <X> T_16_32.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 512)  (845 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 512)  (848 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 512)  (852 512)  LC_0 Logic Functioning bit
 (39 0)  (855 512)  (855 512)  LC_0 Logic Functioning bit
 (41 0)  (857 512)  (857 512)  LC_0 Logic Functioning bit
 (42 0)  (858 512)  (858 512)  LC_0 Logic Functioning bit
 (44 0)  (860 512)  (860 512)  LC_0 Logic Functioning bit
 (45 0)  (861 512)  (861 512)  LC_0 Logic Functioning bit
 (46 0)  (862 512)  (862 512)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (852 513)  (852 513)  LC_0 Logic Functioning bit
 (39 1)  (855 513)  (855 513)  LC_0 Logic Functioning bit
 (41 1)  (857 513)  (857 513)  LC_0 Logic Functioning bit
 (42 1)  (858 513)  (858 513)  LC_0 Logic Functioning bit
 (49 1)  (865 513)  (865 513)  Carry_In_Mux bit 

 (0 2)  (816 514)  (816 514)  routing T_16_32.glb_netwk_3 <X> T_16_32.wire_logic_cluster/lc_7/clk
 (2 2)  (818 514)  (818 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 514)  (843 514)  routing T_16_32.lc_trk_g3_1 <X> T_16_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 514)  (844 514)  routing T_16_32.lc_trk_g3_1 <X> T_16_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 514)  (845 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 514)  (848 514)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 514)  (852 514)  LC_1 Logic Functioning bit
 (39 2)  (855 514)  (855 514)  LC_1 Logic Functioning bit
 (41 2)  (857 514)  (857 514)  LC_1 Logic Functioning bit
 (42 2)  (858 514)  (858 514)  LC_1 Logic Functioning bit
 (45 2)  (861 514)  (861 514)  LC_1 Logic Functioning bit
 (46 2)  (862 514)  (862 514)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 515)  (816 515)  routing T_16_32.glb_netwk_3 <X> T_16_32.wire_logic_cluster/lc_7/clk
 (19 3)  (835 515)  (835 515)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (36 3)  (852 515)  (852 515)  LC_1 Logic Functioning bit
 (39 3)  (855 515)  (855 515)  LC_1 Logic Functioning bit
 (41 3)  (857 515)  (857 515)  LC_1 Logic Functioning bit
 (42 3)  (858 515)  (858 515)  LC_1 Logic Functioning bit
 (15 6)  (831 518)  (831 518)  routing T_16_32.sp4_h_r_13 <X> T_16_32.lc_trk_g1_5
 (16 6)  (832 518)  (832 518)  routing T_16_32.sp4_h_r_13 <X> T_16_32.lc_trk_g1_5
 (17 6)  (833 518)  (833 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 518)  (834 518)  routing T_16_32.sp4_h_r_13 <X> T_16_32.lc_trk_g1_5
 (26 6)  (842 518)  (842 518)  routing T_16_32.lc_trk_g2_5 <X> T_16_32.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 518)  (844 518)  routing T_16_32.lc_trk_g2_2 <X> T_16_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 518)  (845 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 518)  (847 518)  routing T_16_32.lc_trk_g1_5 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 518)  (848 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 518)  (850 518)  routing T_16_32.lc_trk_g1_5 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 518)  (851 518)  routing T_16_32.lc_trk_g3_6 <X> T_16_32.input_2_3
 (38 6)  (854 518)  (854 518)  LC_3 Logic Functioning bit
 (39 6)  (855 518)  (855 518)  LC_3 Logic Functioning bit
 (42 6)  (858 518)  (858 518)  LC_3 Logic Functioning bit
 (43 6)  (859 518)  (859 518)  LC_3 Logic Functioning bit
 (4 7)  (820 519)  (820 519)  routing T_16_32.sp4_v_b_10 <X> T_16_32.sp4_h_l_38
 (28 7)  (844 519)  (844 519)  routing T_16_32.lc_trk_g2_5 <X> T_16_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 519)  (845 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 519)  (846 519)  routing T_16_32.lc_trk_g2_2 <X> T_16_32.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 519)  (848 519)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (849 519)  (849 519)  routing T_16_32.lc_trk_g3_6 <X> T_16_32.input_2_3
 (34 7)  (850 519)  (850 519)  routing T_16_32.lc_trk_g3_6 <X> T_16_32.input_2_3
 (35 7)  (851 519)  (851 519)  routing T_16_32.lc_trk_g3_6 <X> T_16_32.input_2_3
 (36 7)  (852 519)  (852 519)  LC_3 Logic Functioning bit
 (37 7)  (853 519)  (853 519)  LC_3 Logic Functioning bit
 (40 7)  (856 519)  (856 519)  LC_3 Logic Functioning bit
 (41 7)  (857 519)  (857 519)  LC_3 Logic Functioning bit
 (47 7)  (863 519)  (863 519)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (841 520)  (841 520)  routing T_16_32.bnl_op_2 <X> T_16_32.lc_trk_g2_2
 (22 9)  (838 521)  (838 521)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 521)  (841 521)  routing T_16_32.bnl_op_2 <X> T_16_32.lc_trk_g2_2
 (15 10)  (831 522)  (831 522)  routing T_16_32.sp4_h_l_16 <X> T_16_32.lc_trk_g2_5
 (16 10)  (832 522)  (832 522)  routing T_16_32.sp4_h_l_16 <X> T_16_32.lc_trk_g2_5
 (17 10)  (833 522)  (833 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (834 523)  (834 523)  routing T_16_32.sp4_h_l_16 <X> T_16_32.lc_trk_g2_5
 (14 12)  (830 524)  (830 524)  routing T_16_32.wire_logic_cluster/lc_0/out <X> T_16_32.lc_trk_g3_0
 (17 12)  (833 524)  (833 524)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 524)  (834 524)  routing T_16_32.wire_logic_cluster/lc_1/out <X> T_16_32.lc_trk_g3_1
 (17 13)  (833 525)  (833 525)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (25 14)  (841 526)  (841 526)  routing T_16_32.sp4_v_b_30 <X> T_16_32.lc_trk_g3_6
 (22 15)  (838 527)  (838 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 527)  (839 527)  routing T_16_32.sp4_v_b_30 <X> T_16_32.lc_trk_g3_6


LogicTile_1_31

 (12 0)  (30 496)  (30 496)  routing T_1_31.sp4_v_b_2 <X> T_1_31.sp4_h_r_2
 (27 0)  (45 496)  (45 496)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 496)  (46 496)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 496)  (47 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 496)  (48 496)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 496)  (50 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 496)  (54 496)  LC_0 Logic Functioning bit
 (39 0)  (57 496)  (57 496)  LC_0 Logic Functioning bit
 (41 0)  (59 496)  (59 496)  LC_0 Logic Functioning bit
 (42 0)  (60 496)  (60 496)  LC_0 Logic Functioning bit
 (44 0)  (62 496)  (62 496)  LC_0 Logic Functioning bit
 (11 1)  (29 497)  (29 497)  routing T_1_31.sp4_v_b_2 <X> T_1_31.sp4_h_r_2
 (36 1)  (54 497)  (54 497)  LC_0 Logic Functioning bit
 (39 1)  (57 497)  (57 497)  LC_0 Logic Functioning bit
 (41 1)  (59 497)  (59 497)  LC_0 Logic Functioning bit
 (42 1)  (60 497)  (60 497)  LC_0 Logic Functioning bit
 (50 1)  (68 497)  (68 497)  Carry_In_Mux bit 

 (22 2)  (40 498)  (40 498)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 498)  (42 498)  routing T_1_31.top_op_7 <X> T_1_31.lc_trk_g0_7
 (28 2)  (46 498)  (46 498)  routing T_1_31.lc_trk_g2_4 <X> T_1_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 498)  (47 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 498)  (48 498)  routing T_1_31.lc_trk_g2_4 <X> T_1_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 498)  (50 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 498)  (54 498)  LC_1 Logic Functioning bit
 (39 2)  (57 498)  (57 498)  LC_1 Logic Functioning bit
 (41 2)  (59 498)  (59 498)  LC_1 Logic Functioning bit
 (42 2)  (60 498)  (60 498)  LC_1 Logic Functioning bit
 (44 2)  (62 498)  (62 498)  LC_1 Logic Functioning bit
 (14 3)  (32 499)  (32 499)  routing T_1_31.top_op_4 <X> T_1_31.lc_trk_g0_4
 (15 3)  (33 499)  (33 499)  routing T_1_31.top_op_4 <X> T_1_31.lc_trk_g0_4
 (17 3)  (35 499)  (35 499)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (19 3)  (37 499)  (37 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (21 3)  (39 499)  (39 499)  routing T_1_31.top_op_7 <X> T_1_31.lc_trk_g0_7
 (36 3)  (54 499)  (54 499)  LC_1 Logic Functioning bit
 (39 3)  (57 499)  (57 499)  LC_1 Logic Functioning bit
 (41 3)  (59 499)  (59 499)  LC_1 Logic Functioning bit
 (42 3)  (60 499)  (60 499)  LC_1 Logic Functioning bit
 (15 4)  (33 500)  (33 500)  routing T_1_31.top_op_1 <X> T_1_31.lc_trk_g1_1
 (17 4)  (35 500)  (35 500)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (45 500)  (45 500)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 500)  (46 500)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 500)  (47 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 500)  (50 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 500)  (54 500)  LC_2 Logic Functioning bit
 (39 4)  (57 500)  (57 500)  LC_2 Logic Functioning bit
 (41 4)  (59 500)  (59 500)  LC_2 Logic Functioning bit
 (42 4)  (60 500)  (60 500)  LC_2 Logic Functioning bit
 (44 4)  (62 500)  (62 500)  LC_2 Logic Functioning bit
 (18 5)  (36 501)  (36 501)  routing T_1_31.top_op_1 <X> T_1_31.lc_trk_g1_1
 (22 5)  (40 501)  (40 501)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 501)  (42 501)  routing T_1_31.top_op_2 <X> T_1_31.lc_trk_g1_2
 (25 5)  (43 501)  (43 501)  routing T_1_31.top_op_2 <X> T_1_31.lc_trk_g1_2
 (30 5)  (48 501)  (48 501)  routing T_1_31.lc_trk_g3_2 <X> T_1_31.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 501)  (54 501)  LC_2 Logic Functioning bit
 (39 5)  (57 501)  (57 501)  LC_2 Logic Functioning bit
 (41 5)  (59 501)  (59 501)  LC_2 Logic Functioning bit
 (42 5)  (60 501)  (60 501)  LC_2 Logic Functioning bit
 (46 5)  (64 501)  (64 501)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (40 502)  (40 502)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 502)  (42 502)  routing T_1_31.top_op_7 <X> T_1_31.lc_trk_g1_7
 (27 6)  (45 502)  (45 502)  routing T_1_31.lc_trk_g3_1 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 502)  (46 502)  routing T_1_31.lc_trk_g3_1 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 502)  (47 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 502)  (50 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 502)  (54 502)  LC_3 Logic Functioning bit
 (39 6)  (57 502)  (57 502)  LC_3 Logic Functioning bit
 (41 6)  (59 502)  (59 502)  LC_3 Logic Functioning bit
 (42 6)  (60 502)  (60 502)  LC_3 Logic Functioning bit
 (44 6)  (62 502)  (62 502)  LC_3 Logic Functioning bit
 (21 7)  (39 503)  (39 503)  routing T_1_31.top_op_7 <X> T_1_31.lc_trk_g1_7
 (36 7)  (54 503)  (54 503)  LC_3 Logic Functioning bit
 (39 7)  (57 503)  (57 503)  LC_3 Logic Functioning bit
 (41 7)  (59 503)  (59 503)  LC_3 Logic Functioning bit
 (42 7)  (60 503)  (60 503)  LC_3 Logic Functioning bit
 (27 8)  (45 504)  (45 504)  routing T_1_31.lc_trk_g3_0 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 504)  (46 504)  routing T_1_31.lc_trk_g3_0 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 504)  (47 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 504)  (50 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 504)  (54 504)  LC_4 Logic Functioning bit
 (39 8)  (57 504)  (57 504)  LC_4 Logic Functioning bit
 (41 8)  (59 504)  (59 504)  LC_4 Logic Functioning bit
 (42 8)  (60 504)  (60 504)  LC_4 Logic Functioning bit
 (44 8)  (62 504)  (62 504)  LC_4 Logic Functioning bit
 (36 9)  (54 505)  (54 505)  LC_4 Logic Functioning bit
 (39 9)  (57 505)  (57 505)  LC_4 Logic Functioning bit
 (41 9)  (59 505)  (59 505)  LC_4 Logic Functioning bit
 (42 9)  (60 505)  (60 505)  LC_4 Logic Functioning bit
 (29 10)  (47 506)  (47 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 506)  (48 506)  routing T_1_31.lc_trk_g0_4 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 506)  (50 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 506)  (54 506)  LC_5 Logic Functioning bit
 (39 10)  (57 506)  (57 506)  LC_5 Logic Functioning bit
 (41 10)  (59 506)  (59 506)  LC_5 Logic Functioning bit
 (42 10)  (60 506)  (60 506)  LC_5 Logic Functioning bit
 (44 10)  (62 506)  (62 506)  LC_5 Logic Functioning bit
 (15 11)  (33 507)  (33 507)  routing T_1_31.tnr_op_4 <X> T_1_31.lc_trk_g2_4
 (17 11)  (35 507)  (35 507)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (36 11)  (54 507)  (54 507)  LC_5 Logic Functioning bit
 (39 11)  (57 507)  (57 507)  LC_5 Logic Functioning bit
 (41 11)  (59 507)  (59 507)  LC_5 Logic Functioning bit
 (42 11)  (60 507)  (60 507)  LC_5 Logic Functioning bit
 (3 12)  (21 508)  (21 508)  routing T_1_31.sp12_v_b_1 <X> T_1_31.sp12_h_r_1
 (14 12)  (32 508)  (32 508)  routing T_1_31.rgt_op_0 <X> T_1_31.lc_trk_g3_0
 (15 12)  (33 508)  (33 508)  routing T_1_31.rgt_op_1 <X> T_1_31.lc_trk_g3_1
 (17 12)  (35 508)  (35 508)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 508)  (36 508)  routing T_1_31.rgt_op_1 <X> T_1_31.lc_trk_g3_1
 (25 12)  (43 508)  (43 508)  routing T_1_31.rgt_op_2 <X> T_1_31.lc_trk_g3_2
 (26 12)  (44 508)  (44 508)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 508)  (45 508)  routing T_1_31.lc_trk_g1_2 <X> T_1_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 508)  (47 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 508)  (50 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 508)  (54 508)  LC_6 Logic Functioning bit
 (41 12)  (59 508)  (59 508)  LC_6 Logic Functioning bit
 (44 12)  (62 508)  (62 508)  LC_6 Logic Functioning bit
 (3 13)  (21 509)  (21 509)  routing T_1_31.sp12_v_b_1 <X> T_1_31.sp12_h_r_1
 (12 13)  (30 509)  (30 509)  routing T_1_31.sp4_h_r_11 <X> T_1_31.sp4_v_b_11
 (15 13)  (33 509)  (33 509)  routing T_1_31.rgt_op_0 <X> T_1_31.lc_trk_g3_0
 (17 13)  (35 509)  (35 509)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (40 509)  (40 509)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 509)  (42 509)  routing T_1_31.rgt_op_2 <X> T_1_31.lc_trk_g3_2
 (26 13)  (44 509)  (44 509)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 509)  (45 509)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 509)  (47 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 509)  (48 509)  routing T_1_31.lc_trk_g1_2 <X> T_1_31.wire_logic_cluster/lc_6/in_1
 (39 13)  (57 509)  (57 509)  LC_6 Logic Functioning bit
 (42 13)  (60 509)  (60 509)  LC_6 Logic Functioning bit
 (14 14)  (32 510)  (32 510)  routing T_1_31.rgt_op_4 <X> T_1_31.lc_trk_g3_4
 (26 14)  (44 510)  (44 510)  routing T_1_31.lc_trk_g0_7 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 510)  (45 510)  routing T_1_31.lc_trk_g1_1 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 510)  (47 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 510)  (50 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 510)  (54 510)  LC_7 Logic Functioning bit
 (41 14)  (59 510)  (59 510)  LC_7 Logic Functioning bit
 (44 14)  (62 510)  (62 510)  LC_7 Logic Functioning bit
 (15 15)  (33 511)  (33 511)  routing T_1_31.rgt_op_4 <X> T_1_31.lc_trk_g3_4
 (17 15)  (35 511)  (35 511)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (44 511)  (44 511)  routing T_1_31.lc_trk_g0_7 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 511)  (47 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (39 15)  (57 511)  (57 511)  LC_7 Logic Functioning bit
 (42 15)  (60 511)  (60 511)  LC_7 Logic Functioning bit


LogicTile_2_31

 (12 0)  (84 496)  (84 496)  routing T_2_31.sp4_v_b_8 <X> T_2_31.sp4_h_r_2
 (14 0)  (86 496)  (86 496)  routing T_2_31.lft_op_0 <X> T_2_31.lc_trk_g0_0
 (21 0)  (93 496)  (93 496)  routing T_2_31.lft_op_3 <X> T_2_31.lc_trk_g0_3
 (22 0)  (94 496)  (94 496)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 496)  (96 496)  routing T_2_31.lft_op_3 <X> T_2_31.lc_trk_g0_3
 (25 0)  (97 496)  (97 496)  routing T_2_31.bnr_op_2 <X> T_2_31.lc_trk_g0_2
 (27 0)  (99 496)  (99 496)  routing T_2_31.lc_trk_g1_0 <X> T_2_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 496)  (101 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 496)  (103 496)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 496)  (104 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 496)  (105 496)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 496)  (107 496)  routing T_2_31.lc_trk_g0_4 <X> T_2_31.input_2_0
 (36 0)  (108 496)  (108 496)  LC_0 Logic Functioning bit
 (37 0)  (109 496)  (109 496)  LC_0 Logic Functioning bit
 (38 0)  (110 496)  (110 496)  LC_0 Logic Functioning bit
 (45 0)  (117 496)  (117 496)  LC_0 Logic Functioning bit
 (8 1)  (80 497)  (80 497)  routing T_2_31.sp4_h_r_1 <X> T_2_31.sp4_v_b_1
 (11 1)  (83 497)  (83 497)  routing T_2_31.sp4_v_b_8 <X> T_2_31.sp4_h_r_2
 (13 1)  (85 497)  (85 497)  routing T_2_31.sp4_v_b_8 <X> T_2_31.sp4_h_r_2
 (15 1)  (87 497)  (87 497)  routing T_2_31.lft_op_0 <X> T_2_31.lc_trk_g0_0
 (17 1)  (89 497)  (89 497)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (94 497)  (94 497)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (97 497)  (97 497)  routing T_2_31.bnr_op_2 <X> T_2_31.lc_trk_g0_2
 (26 1)  (98 497)  (98 497)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 497)  (99 497)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 497)  (101 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 497)  (103 497)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 497)  (104 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (108 497)  (108 497)  LC_0 Logic Functioning bit
 (0 2)  (72 498)  (72 498)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (2 2)  (74 498)  (74 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 498)  (86 498)  routing T_2_31.lft_op_4 <X> T_2_31.lc_trk_g0_4
 (26 2)  (98 498)  (98 498)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 498)  (99 498)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 498)  (101 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 498)  (104 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 498)  (105 498)  routing T_2_31.lc_trk_g3_1 <X> T_2_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 498)  (106 498)  routing T_2_31.lc_trk_g3_1 <X> T_2_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 498)  (108 498)  LC_1 Logic Functioning bit
 (38 2)  (110 498)  (110 498)  LC_1 Logic Functioning bit
 (45 2)  (117 498)  (117 498)  LC_1 Logic Functioning bit
 (0 3)  (72 499)  (72 499)  routing T_2_31.glb_netwk_3 <X> T_2_31.wire_logic_cluster/lc_7/clk
 (15 3)  (87 499)  (87 499)  routing T_2_31.lft_op_4 <X> T_2_31.lc_trk_g0_4
 (17 3)  (89 499)  (89 499)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (98 499)  (98 499)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 499)  (100 499)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 499)  (101 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 499)  (102 499)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 499)  (104 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (107 499)  (107 499)  routing T_2_31.lc_trk_g0_3 <X> T_2_31.input_2_1
 (37 3)  (109 499)  (109 499)  LC_1 Logic Functioning bit
 (42 3)  (114 499)  (114 499)  LC_1 Logic Functioning bit
 (14 4)  (86 500)  (86 500)  routing T_2_31.wire_logic_cluster/lc_0/out <X> T_2_31.lc_trk_g1_0
 (15 4)  (87 500)  (87 500)  routing T_2_31.sp4_h_l_4 <X> T_2_31.lc_trk_g1_1
 (16 4)  (88 500)  (88 500)  routing T_2_31.sp4_h_l_4 <X> T_2_31.lc_trk_g1_1
 (17 4)  (89 500)  (89 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (90 500)  (90 500)  routing T_2_31.sp4_h_l_4 <X> T_2_31.lc_trk_g1_1
 (22 4)  (94 500)  (94 500)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 500)  (96 500)  routing T_2_31.top_op_3 <X> T_2_31.lc_trk_g1_3
 (27 4)  (99 500)  (99 500)  routing T_2_31.lc_trk_g3_2 <X> T_2_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 500)  (100 500)  routing T_2_31.lc_trk_g3_2 <X> T_2_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 500)  (101 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 500)  (103 500)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 500)  (104 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 500)  (105 500)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 500)  (108 500)  LC_2 Logic Functioning bit
 (37 4)  (109 500)  (109 500)  LC_2 Logic Functioning bit
 (38 4)  (110 500)  (110 500)  LC_2 Logic Functioning bit
 (45 4)  (117 500)  (117 500)  LC_2 Logic Functioning bit
 (17 5)  (89 501)  (89 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (90 501)  (90 501)  routing T_2_31.sp4_h_l_4 <X> T_2_31.lc_trk_g1_1
 (21 5)  (93 501)  (93 501)  routing T_2_31.top_op_3 <X> T_2_31.lc_trk_g1_3
 (22 5)  (94 501)  (94 501)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (96 501)  (96 501)  routing T_2_31.top_op_2 <X> T_2_31.lc_trk_g1_2
 (25 5)  (97 501)  (97 501)  routing T_2_31.top_op_2 <X> T_2_31.lc_trk_g1_2
 (26 5)  (98 501)  (98 501)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 501)  (99 501)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 501)  (101 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 501)  (102 501)  routing T_2_31.lc_trk_g3_2 <X> T_2_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 501)  (103 501)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 501)  (104 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (106 501)  (106 501)  routing T_2_31.lc_trk_g1_1 <X> T_2_31.input_2_2
 (36 5)  (108 501)  (108 501)  LC_2 Logic Functioning bit
 (27 6)  (99 502)  (99 502)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 502)  (100 502)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 502)  (101 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 502)  (102 502)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 502)  (104 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 502)  (106 502)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (46 6)  (118 502)  (118 502)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (123 502)  (123 502)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (124 502)  (124 502)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (86 503)  (86 503)  routing T_2_31.top_op_4 <X> T_2_31.lc_trk_g1_4
 (15 7)  (87 503)  (87 503)  routing T_2_31.top_op_4 <X> T_2_31.lc_trk_g1_4
 (17 7)  (89 503)  (89 503)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (98 503)  (98 503)  routing T_2_31.lc_trk_g2_3 <X> T_2_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 503)  (100 503)  routing T_2_31.lc_trk_g2_3 <X> T_2_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 503)  (101 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 503)  (102 503)  routing T_2_31.lc_trk_g3_7 <X> T_2_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 503)  (103 503)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 503)  (104 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (106 503)  (106 503)  routing T_2_31.lc_trk_g1_2 <X> T_2_31.input_2_3
 (35 7)  (107 503)  (107 503)  routing T_2_31.lc_trk_g1_2 <X> T_2_31.input_2_3
 (40 7)  (112 503)  (112 503)  LC_3 Logic Functioning bit
 (46 7)  (118 503)  (118 503)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (119 503)  (119 503)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (120 503)  (120 503)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (76 504)  (76 504)  routing T_2_31.sp4_h_l_43 <X> T_2_31.sp4_v_b_6
 (22 8)  (94 504)  (94 504)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (96 504)  (96 504)  routing T_2_31.tnr_op_3 <X> T_2_31.lc_trk_g2_3
 (25 8)  (97 504)  (97 504)  routing T_2_31.wire_logic_cluster/lc_2/out <X> T_2_31.lc_trk_g2_2
 (28 8)  (100 504)  (100 504)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 504)  (101 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 504)  (102 504)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 504)  (103 504)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 504)  (104 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 504)  (105 504)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 504)  (106 504)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 504)  (108 504)  LC_4 Logic Functioning bit
 (38 8)  (110 504)  (110 504)  LC_4 Logic Functioning bit
 (45 8)  (117 504)  (117 504)  LC_4 Logic Functioning bit
 (5 9)  (77 505)  (77 505)  routing T_2_31.sp4_h_l_43 <X> T_2_31.sp4_v_b_6
 (8 9)  (80 505)  (80 505)  routing T_2_31.sp4_h_l_42 <X> T_2_31.sp4_v_b_7
 (9 9)  (81 505)  (81 505)  routing T_2_31.sp4_h_l_42 <X> T_2_31.sp4_v_b_7
 (22 9)  (94 505)  (94 505)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (98 505)  (98 505)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 505)  (99 505)  routing T_2_31.lc_trk_g1_3 <X> T_2_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 505)  (101 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 505)  (102 505)  routing T_2_31.lc_trk_g2_7 <X> T_2_31.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 505)  (104 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (108 505)  (108 505)  LC_4 Logic Functioning bit
 (43 9)  (115 505)  (115 505)  LC_4 Logic Functioning bit
 (8 10)  (80 506)  (80 506)  routing T_2_31.sp4_h_r_11 <X> T_2_31.sp4_h_l_42
 (10 10)  (82 506)  (82 506)  routing T_2_31.sp4_h_r_11 <X> T_2_31.sp4_h_l_42
 (22 10)  (94 506)  (94 506)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (96 506)  (96 506)  routing T_2_31.tnl_op_7 <X> T_2_31.lc_trk_g2_7
 (26 10)  (98 506)  (98 506)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 506)  (100 506)  routing T_2_31.lc_trk_g2_2 <X> T_2_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 506)  (101 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 506)  (104 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 506)  (105 506)  routing T_2_31.lc_trk_g3_1 <X> T_2_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 506)  (106 506)  routing T_2_31.lc_trk_g3_1 <X> T_2_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 506)  (108 506)  LC_5 Logic Functioning bit
 (4 11)  (76 507)  (76 507)  routing T_2_31.sp4_h_r_10 <X> T_2_31.sp4_h_l_43
 (6 11)  (78 507)  (78 507)  routing T_2_31.sp4_h_r_10 <X> T_2_31.sp4_h_l_43
 (14 11)  (86 507)  (86 507)  routing T_2_31.tnl_op_4 <X> T_2_31.lc_trk_g2_4
 (15 11)  (87 507)  (87 507)  routing T_2_31.tnl_op_4 <X> T_2_31.lc_trk_g2_4
 (17 11)  (89 507)  (89 507)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (93 507)  (93 507)  routing T_2_31.tnl_op_7 <X> T_2_31.lc_trk_g2_7
 (27 11)  (99 507)  (99 507)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 507)  (100 507)  routing T_2_31.lc_trk_g3_4 <X> T_2_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 507)  (101 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 507)  (102 507)  routing T_2_31.lc_trk_g2_2 <X> T_2_31.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 507)  (104 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (106 507)  (106 507)  routing T_2_31.lc_trk_g1_0 <X> T_2_31.input_2_5
 (14 12)  (86 508)  (86 508)  routing T_2_31.sp4_v_t_21 <X> T_2_31.lc_trk_g3_0
 (17 12)  (89 508)  (89 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 508)  (90 508)  routing T_2_31.wire_logic_cluster/lc_1/out <X> T_2_31.lc_trk_g3_1
 (21 12)  (93 508)  (93 508)  routing T_2_31.rgt_op_3 <X> T_2_31.lc_trk_g3_3
 (22 12)  (94 508)  (94 508)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (96 508)  (96 508)  routing T_2_31.rgt_op_3 <X> T_2_31.lc_trk_g3_3
 (25 12)  (97 508)  (97 508)  routing T_2_31.wire_logic_cluster/lc_2/out <X> T_2_31.lc_trk_g3_2
 (26 12)  (98 508)  (98 508)  routing T_2_31.lc_trk_g2_4 <X> T_2_31.wire_logic_cluster/lc_6/in_0
 (31 12)  (103 508)  (103 508)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 508)  (104 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 508)  (106 508)  routing T_2_31.lc_trk_g1_4 <X> T_2_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 508)  (108 508)  LC_6 Logic Functioning bit
 (50 12)  (122 508)  (122 508)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (86 509)  (86 509)  routing T_2_31.sp4_v_t_21 <X> T_2_31.lc_trk_g3_0
 (16 13)  (88 509)  (88 509)  routing T_2_31.sp4_v_t_21 <X> T_2_31.lc_trk_g3_0
 (17 13)  (89 509)  (89 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (94 509)  (94 509)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (100 509)  (100 509)  routing T_2_31.lc_trk_g2_4 <X> T_2_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 509)  (101 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (109 509)  (109 509)  LC_6 Logic Functioning bit
 (14 14)  (86 510)  (86 510)  routing T_2_31.wire_logic_cluster/lc_4/out <X> T_2_31.lc_trk_g3_4
 (22 14)  (94 510)  (94 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (95 510)  (95 510)  routing T_2_31.sp4_h_r_31 <X> T_2_31.lc_trk_g3_7
 (24 14)  (96 510)  (96 510)  routing T_2_31.sp4_h_r_31 <X> T_2_31.lc_trk_g3_7
 (29 14)  (101 510)  (101 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 510)  (104 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 510)  (105 510)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 510)  (106 510)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 510)  (108 510)  LC_7 Logic Functioning bit
 (38 14)  (110 510)  (110 510)  LC_7 Logic Functioning bit
 (17 15)  (89 511)  (89 511)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (93 511)  (93 511)  routing T_2_31.sp4_h_r_31 <X> T_2_31.lc_trk_g3_7
 (27 15)  (99 511)  (99 511)  routing T_2_31.lc_trk_g3_0 <X> T_2_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 511)  (100 511)  routing T_2_31.lc_trk_g3_0 <X> T_2_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 511)  (101 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 511)  (102 511)  routing T_2_31.lc_trk_g0_2 <X> T_2_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 511)  (103 511)  routing T_2_31.lc_trk_g3_3 <X> T_2_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 511)  (108 511)  LC_7 Logic Functioning bit
 (37 15)  (109 511)  (109 511)  LC_7 Logic Functioning bit
 (38 15)  (110 511)  (110 511)  LC_7 Logic Functioning bit
 (39 15)  (111 511)  (111 511)  LC_7 Logic Functioning bit
 (41 15)  (113 511)  (113 511)  LC_7 Logic Functioning bit
 (43 15)  (115 511)  (115 511)  LC_7 Logic Functioning bit


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_h_r_0 <X> T_3_31.sp12_v_b_0
 (11 0)  (137 496)  (137 496)  routing T_3_31.sp4_v_t_46 <X> T_3_31.sp4_v_b_2
 (26 0)  (152 496)  (152 496)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 496)  (154 496)  routing T_3_31.lc_trk_g2_7 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 496)  (155 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 496)  (156 496)  routing T_3_31.lc_trk_g2_7 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 496)  (157 496)  routing T_3_31.lc_trk_g0_5 <X> T_3_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 496)  (158 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 496)  (161 496)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.input_2_0
 (36 0)  (162 496)  (162 496)  LC_0 Logic Functioning bit
 (38 0)  (164 496)  (164 496)  LC_0 Logic Functioning bit
 (43 0)  (169 496)  (169 496)  LC_0 Logic Functioning bit
 (3 1)  (129 497)  (129 497)  routing T_3_31.sp12_h_r_0 <X> T_3_31.sp12_v_b_0
 (12 1)  (138 497)  (138 497)  routing T_3_31.sp4_v_t_46 <X> T_3_31.sp4_v_b_2
 (14 1)  (140 497)  (140 497)  routing T_3_31.sp4_r_v_b_35 <X> T_3_31.lc_trk_g0_0
 (17 1)  (143 497)  (143 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (152 497)  (152 497)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 497)  (153 497)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 497)  (155 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 497)  (156 497)  routing T_3_31.lc_trk_g2_7 <X> T_3_31.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 497)  (158 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (159 497)  (159 497)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.input_2_0
 (36 1)  (162 497)  (162 497)  LC_0 Logic Functioning bit
 (38 1)  (164 497)  (164 497)  LC_0 Logic Functioning bit
 (42 1)  (168 497)  (168 497)  LC_0 Logic Functioning bit
 (48 1)  (174 497)  (174 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 498)  (126 498)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (2 2)  (128 498)  (128 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 498)  (141 498)  routing T_3_31.sp12_h_r_5 <X> T_3_31.lc_trk_g0_5
 (17 2)  (143 498)  (143 498)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (144 498)  (144 498)  routing T_3_31.sp12_h_r_5 <X> T_3_31.lc_trk_g0_5
 (22 2)  (148 498)  (148 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (149 498)  (149 498)  routing T_3_31.sp4_v_b_23 <X> T_3_31.lc_trk_g0_7
 (24 2)  (150 498)  (150 498)  routing T_3_31.sp4_v_b_23 <X> T_3_31.lc_trk_g0_7
 (27 2)  (153 498)  (153 498)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 498)  (154 498)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 498)  (155 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 498)  (157 498)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 498)  (158 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 498)  (160 498)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 498)  (162 498)  LC_1 Logic Functioning bit
 (38 2)  (164 498)  (164 498)  LC_1 Logic Functioning bit
 (41 2)  (167 498)  (167 498)  LC_1 Logic Functioning bit
 (43 2)  (169 498)  (169 498)  LC_1 Logic Functioning bit
 (0 3)  (126 499)  (126 499)  routing T_3_31.glb_netwk_3 <X> T_3_31.wire_logic_cluster/lc_7/clk
 (15 3)  (141 499)  (141 499)  routing T_3_31.bot_op_4 <X> T_3_31.lc_trk_g0_4
 (17 3)  (143 499)  (143 499)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (144 499)  (144 499)  routing T_3_31.sp12_h_r_5 <X> T_3_31.lc_trk_g0_5
 (22 3)  (148 499)  (148 499)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (150 499)  (150 499)  routing T_3_31.bot_op_6 <X> T_3_31.lc_trk_g0_6
 (28 3)  (154 499)  (154 499)  routing T_3_31.lc_trk_g2_1 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 499)  (155 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 499)  (156 499)  routing T_3_31.lc_trk_g3_3 <X> T_3_31.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 499)  (157 499)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 499)  (162 499)  LC_1 Logic Functioning bit
 (38 3)  (164 499)  (164 499)  LC_1 Logic Functioning bit
 (40 3)  (166 499)  (166 499)  LC_1 Logic Functioning bit
 (42 3)  (168 499)  (168 499)  LC_1 Logic Functioning bit
 (4 4)  (130 500)  (130 500)  routing T_3_31.sp4_h_l_38 <X> T_3_31.sp4_v_b_3
 (14 4)  (140 500)  (140 500)  routing T_3_31.sp4_h_l_5 <X> T_3_31.lc_trk_g1_0
 (26 4)  (152 500)  (152 500)  routing T_3_31.lc_trk_g1_5 <X> T_3_31.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 500)  (155 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 500)  (156 500)  routing T_3_31.lc_trk_g0_7 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 500)  (158 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 500)  (159 500)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 500)  (160 500)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 500)  (162 500)  LC_2 Logic Functioning bit
 (37 4)  (163 500)  (163 500)  LC_2 Logic Functioning bit
 (38 4)  (164 500)  (164 500)  LC_2 Logic Functioning bit
 (41 4)  (167 500)  (167 500)  LC_2 Logic Functioning bit
 (43 4)  (169 500)  (169 500)  LC_2 Logic Functioning bit
 (50 4)  (176 500)  (176 500)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (131 501)  (131 501)  routing T_3_31.sp4_h_l_38 <X> T_3_31.sp4_v_b_3
 (14 5)  (140 501)  (140 501)  routing T_3_31.sp4_h_l_5 <X> T_3_31.lc_trk_g1_0
 (15 5)  (141 501)  (141 501)  routing T_3_31.sp4_h_l_5 <X> T_3_31.lc_trk_g1_0
 (16 5)  (142 501)  (142 501)  routing T_3_31.sp4_h_l_5 <X> T_3_31.lc_trk_g1_0
 (17 5)  (143 501)  (143 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (153 501)  (153 501)  routing T_3_31.lc_trk_g1_5 <X> T_3_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 501)  (155 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 501)  (156 501)  routing T_3_31.lc_trk_g0_7 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 501)  (162 501)  LC_2 Logic Functioning bit
 (40 5)  (166 501)  (166 501)  LC_2 Logic Functioning bit
 (42 5)  (168 501)  (168 501)  LC_2 Logic Functioning bit
 (46 5)  (172 501)  (172 501)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (140 502)  (140 502)  routing T_3_31.sp4_v_t_1 <X> T_3_31.lc_trk_g1_4
 (15 6)  (141 502)  (141 502)  routing T_3_31.sp12_h_r_5 <X> T_3_31.lc_trk_g1_5
 (17 6)  (143 502)  (143 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (144 502)  (144 502)  routing T_3_31.sp12_h_r_5 <X> T_3_31.lc_trk_g1_5
 (21 6)  (147 502)  (147 502)  routing T_3_31.sp4_h_l_2 <X> T_3_31.lc_trk_g1_7
 (22 6)  (148 502)  (148 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (149 502)  (149 502)  routing T_3_31.sp4_h_l_2 <X> T_3_31.lc_trk_g1_7
 (24 6)  (150 502)  (150 502)  routing T_3_31.sp4_h_l_2 <X> T_3_31.lc_trk_g1_7
 (29 6)  (155 502)  (155 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 502)  (156 502)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 502)  (157 502)  routing T_3_31.lc_trk_g0_4 <X> T_3_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 502)  (158 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 502)  (162 502)  LC_3 Logic Functioning bit
 (38 6)  (164 502)  (164 502)  LC_3 Logic Functioning bit
 (42 6)  (168 502)  (168 502)  LC_3 Logic Functioning bit
 (14 7)  (140 503)  (140 503)  routing T_3_31.sp4_v_t_1 <X> T_3_31.lc_trk_g1_4
 (16 7)  (142 503)  (142 503)  routing T_3_31.sp4_v_t_1 <X> T_3_31.lc_trk_g1_4
 (17 7)  (143 503)  (143 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (144 503)  (144 503)  routing T_3_31.sp12_h_r_5 <X> T_3_31.lc_trk_g1_5
 (26 7)  (152 503)  (152 503)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 503)  (153 503)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 503)  (154 503)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 503)  (155 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 503)  (156 503)  routing T_3_31.lc_trk_g0_6 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (32 7)  (158 503)  (158 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (160 503)  (160 503)  routing T_3_31.lc_trk_g1_0 <X> T_3_31.input_2_3
 (36 7)  (162 503)  (162 503)  LC_3 Logic Functioning bit
 (37 7)  (163 503)  (163 503)  LC_3 Logic Functioning bit
 (38 7)  (164 503)  (164 503)  LC_3 Logic Functioning bit
 (39 7)  (165 503)  (165 503)  LC_3 Logic Functioning bit
 (42 7)  (168 503)  (168 503)  LC_3 Logic Functioning bit
 (5 8)  (131 504)  (131 504)  routing T_3_31.sp4_v_b_6 <X> T_3_31.sp4_h_r_6
 (17 8)  (143 504)  (143 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (148 504)  (148 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 504)  (149 504)  routing T_3_31.sp4_h_r_27 <X> T_3_31.lc_trk_g2_3
 (24 8)  (150 504)  (150 504)  routing T_3_31.sp4_h_r_27 <X> T_3_31.lc_trk_g2_3
 (26 8)  (152 504)  (152 504)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_4/in_0
 (28 8)  (154 504)  (154 504)  routing T_3_31.lc_trk_g2_3 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 504)  (155 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 504)  (157 504)  routing T_3_31.lc_trk_g1_4 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 504)  (158 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 504)  (160 504)  routing T_3_31.lc_trk_g1_4 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 504)  (162 504)  LC_4 Logic Functioning bit
 (38 8)  (164 504)  (164 504)  LC_4 Logic Functioning bit
 (41 8)  (167 504)  (167 504)  LC_4 Logic Functioning bit
 (43 8)  (169 504)  (169 504)  LC_4 Logic Functioning bit
 (45 8)  (171 504)  (171 504)  LC_4 Logic Functioning bit
 (6 9)  (132 505)  (132 505)  routing T_3_31.sp4_v_b_6 <X> T_3_31.sp4_h_r_6
 (10 9)  (136 505)  (136 505)  routing T_3_31.sp4_h_r_2 <X> T_3_31.sp4_v_b_7
 (21 9)  (147 505)  (147 505)  routing T_3_31.sp4_h_r_27 <X> T_3_31.lc_trk_g2_3
 (28 9)  (154 505)  (154 505)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 505)  (155 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 505)  (156 505)  routing T_3_31.lc_trk_g2_3 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (36 9)  (162 505)  (162 505)  LC_4 Logic Functioning bit
 (38 9)  (164 505)  (164 505)  LC_4 Logic Functioning bit
 (40 9)  (166 505)  (166 505)  LC_4 Logic Functioning bit
 (42 9)  (168 505)  (168 505)  LC_4 Logic Functioning bit
 (4 10)  (130 506)  (130 506)  routing T_3_31.sp4_h_r_0 <X> T_3_31.sp4_v_t_43
 (6 10)  (132 506)  (132 506)  routing T_3_31.sp4_h_r_0 <X> T_3_31.sp4_v_t_43
 (14 10)  (140 506)  (140 506)  routing T_3_31.wire_logic_cluster/lc_4/out <X> T_3_31.lc_trk_g2_4
 (21 10)  (147 506)  (147 506)  routing T_3_31.wire_logic_cluster/lc_7/out <X> T_3_31.lc_trk_g2_7
 (22 10)  (148 506)  (148 506)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (131 507)  (131 507)  routing T_3_31.sp4_h_r_0 <X> T_3_31.sp4_v_t_43
 (17 11)  (143 507)  (143 507)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (6 12)  (132 508)  (132 508)  routing T_3_31.sp4_v_t_43 <X> T_3_31.sp4_v_b_9
 (22 12)  (148 508)  (148 508)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (149 508)  (149 508)  routing T_3_31.sp12_v_b_11 <X> T_3_31.lc_trk_g3_3
 (5 13)  (131 509)  (131 509)  routing T_3_31.sp4_v_t_43 <X> T_3_31.sp4_v_b_9
 (17 13)  (143 509)  (143 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (148 509)  (148 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (149 509)  (149 509)  routing T_3_31.sp4_h_l_15 <X> T_3_31.lc_trk_g3_2
 (24 13)  (150 509)  (150 509)  routing T_3_31.sp4_h_l_15 <X> T_3_31.lc_trk_g3_2
 (25 13)  (151 509)  (151 509)  routing T_3_31.sp4_h_l_15 <X> T_3_31.lc_trk_g3_2
 (14 14)  (140 510)  (140 510)  routing T_3_31.sp12_v_t_3 <X> T_3_31.lc_trk_g3_4
 (26 14)  (152 510)  (152 510)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 510)  (155 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 510)  (157 510)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 510)  (158 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 510)  (160 510)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 510)  (162 510)  LC_7 Logic Functioning bit
 (38 14)  (164 510)  (164 510)  LC_7 Logic Functioning bit
 (41 14)  (167 510)  (167 510)  LC_7 Logic Functioning bit
 (43 14)  (169 510)  (169 510)  LC_7 Logic Functioning bit
 (14 15)  (140 511)  (140 511)  routing T_3_31.sp12_v_t_3 <X> T_3_31.lc_trk_g3_4
 (15 15)  (141 511)  (141 511)  routing T_3_31.sp12_v_t_3 <X> T_3_31.lc_trk_g3_4
 (17 15)  (143 511)  (143 511)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (153 511)  (153 511)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 511)  (154 511)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 511)  (155 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 511)  (157 511)  routing T_3_31.lc_trk_g1_7 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (37 15)  (163 511)  (163 511)  LC_7 Logic Functioning bit
 (39 15)  (165 511)  (165 511)  LC_7 Logic Functioning bit
 (41 15)  (167 511)  (167 511)  LC_7 Logic Functioning bit
 (43 15)  (169 511)  (169 511)  LC_7 Logic Functioning bit


LogicTile_4_31

 (21 0)  (201 496)  (201 496)  routing T_4_31.sp4_h_r_19 <X> T_4_31.lc_trk_g0_3
 (22 0)  (202 496)  (202 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (203 496)  (203 496)  routing T_4_31.sp4_h_r_19 <X> T_4_31.lc_trk_g0_3
 (24 0)  (204 496)  (204 496)  routing T_4_31.sp4_h_r_19 <X> T_4_31.lc_trk_g0_3
 (27 0)  (207 496)  (207 496)  routing T_4_31.lc_trk_g1_0 <X> T_4_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 496)  (209 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 496)  (212 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (216 496)  (216 496)  LC_0 Logic Functioning bit
 (38 0)  (218 496)  (218 496)  LC_0 Logic Functioning bit
 (41 0)  (221 496)  (221 496)  LC_0 Logic Functioning bit
 (43 0)  (223 496)  (223 496)  LC_0 Logic Functioning bit
 (45 0)  (225 496)  (225 496)  LC_0 Logic Functioning bit
 (48 0)  (228 496)  (228 496)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (232 496)  (232 496)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (201 497)  (201 497)  routing T_4_31.sp4_h_r_19 <X> T_4_31.lc_trk_g0_3
 (26 1)  (206 497)  (206 497)  routing T_4_31.lc_trk_g2_2 <X> T_4_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 497)  (208 497)  routing T_4_31.lc_trk_g2_2 <X> T_4_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 497)  (209 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 497)  (211 497)  routing T_4_31.lc_trk_g0_3 <X> T_4_31.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 497)  (216 497)  LC_0 Logic Functioning bit
 (38 1)  (218 497)  (218 497)  LC_0 Logic Functioning bit
 (44 1)  (224 497)  (224 497)  LC_0 Logic Functioning bit
 (53 1)  (233 497)  (233 497)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (180 498)  (180 498)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (2 2)  (182 498)  (182 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (195 498)  (195 498)  routing T_4_31.top_op_5 <X> T_4_31.lc_trk_g0_5
 (17 2)  (197 498)  (197 498)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (207 498)  (207 498)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 498)  (208 498)  routing T_4_31.lc_trk_g3_1 <X> T_4_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 498)  (209 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 498)  (211 498)  routing T_4_31.lc_trk_g1_5 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 498)  (212 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 498)  (214 498)  routing T_4_31.lc_trk_g1_5 <X> T_4_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 498)  (216 498)  LC_1 Logic Functioning bit
 (38 2)  (218 498)  (218 498)  LC_1 Logic Functioning bit
 (0 3)  (180 499)  (180 499)  routing T_4_31.glb_netwk_3 <X> T_4_31.wire_logic_cluster/lc_7/clk
 (18 3)  (198 499)  (198 499)  routing T_4_31.top_op_5 <X> T_4_31.lc_trk_g0_5
 (36 3)  (216 499)  (216 499)  LC_1 Logic Functioning bit
 (38 3)  (218 499)  (218 499)  LC_1 Logic Functioning bit
 (51 3)  (231 499)  (231 499)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (194 500)  (194 500)  routing T_4_31.wire_logic_cluster/lc_0/out <X> T_4_31.lc_trk_g1_0
 (29 4)  (209 500)  (209 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 500)  (210 500)  routing T_4_31.lc_trk_g0_5 <X> T_4_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 500)  (212 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 500)  (213 500)  routing T_4_31.lc_trk_g2_3 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 500)  (217 500)  LC_2 Logic Functioning bit
 (39 4)  (219 500)  (219 500)  LC_2 Logic Functioning bit
 (17 5)  (197 501)  (197 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (211 501)  (211 501)  routing T_4_31.lc_trk_g2_3 <X> T_4_31.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 501)  (217 501)  LC_2 Logic Functioning bit
 (39 5)  (219 501)  (219 501)  LC_2 Logic Functioning bit
 (16 6)  (196 502)  (196 502)  routing T_4_31.sp4_v_b_13 <X> T_4_31.lc_trk_g1_5
 (17 6)  (197 502)  (197 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (198 502)  (198 502)  routing T_4_31.sp4_v_b_13 <X> T_4_31.lc_trk_g1_5
 (26 6)  (206 502)  (206 502)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (37 6)  (217 502)  (217 502)  LC_3 Logic Functioning bit
 (39 6)  (219 502)  (219 502)  LC_3 Logic Functioning bit
 (40 6)  (220 502)  (220 502)  LC_3 Logic Functioning bit
 (42 6)  (222 502)  (222 502)  LC_3 Logic Functioning bit
 (52 6)  (232 502)  (232 502)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (198 503)  (198 503)  routing T_4_31.sp4_v_b_13 <X> T_4_31.lc_trk_g1_5
 (26 7)  (206 503)  (206 503)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 503)  (207 503)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 503)  (208 503)  routing T_4_31.lc_trk_g3_6 <X> T_4_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 503)  (209 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 503)  (216 503)  LC_3 Logic Functioning bit
 (38 7)  (218 503)  (218 503)  LC_3 Logic Functioning bit
 (41 7)  (221 503)  (221 503)  LC_3 Logic Functioning bit
 (43 7)  (223 503)  (223 503)  LC_3 Logic Functioning bit
 (8 8)  (188 504)  (188 504)  routing T_4_31.sp4_v_b_1 <X> T_4_31.sp4_h_r_7
 (9 8)  (189 504)  (189 504)  routing T_4_31.sp4_v_b_1 <X> T_4_31.sp4_h_r_7
 (10 8)  (190 504)  (190 504)  routing T_4_31.sp4_v_b_1 <X> T_4_31.sp4_h_r_7
 (11 8)  (191 504)  (191 504)  routing T_4_31.sp4_h_r_3 <X> T_4_31.sp4_v_b_8
 (22 8)  (202 504)  (202 504)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (204 504)  (204 504)  routing T_4_31.tnl_op_3 <X> T_4_31.lc_trk_g2_3
 (26 8)  (206 504)  (206 504)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_4/in_0
 (37 8)  (217 504)  (217 504)  LC_4 Logic Functioning bit
 (39 8)  (219 504)  (219 504)  LC_4 Logic Functioning bit
 (40 8)  (220 504)  (220 504)  LC_4 Logic Functioning bit
 (42 8)  (222 504)  (222 504)  LC_4 Logic Functioning bit
 (51 8)  (231 504)  (231 504)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (201 505)  (201 505)  routing T_4_31.tnl_op_3 <X> T_4_31.lc_trk_g2_3
 (22 9)  (202 505)  (202 505)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (203 505)  (203 505)  routing T_4_31.sp12_v_t_9 <X> T_4_31.lc_trk_g2_2
 (26 9)  (206 505)  (206 505)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 505)  (208 505)  routing T_4_31.lc_trk_g2_6 <X> T_4_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 505)  (209 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 505)  (216 505)  LC_4 Logic Functioning bit
 (38 9)  (218 505)  (218 505)  LC_4 Logic Functioning bit
 (41 9)  (221 505)  (221 505)  LC_4 Logic Functioning bit
 (43 9)  (223 505)  (223 505)  LC_4 Logic Functioning bit
 (8 10)  (188 506)  (188 506)  routing T_4_31.sp4_v_t_42 <X> T_4_31.sp4_h_l_42
 (9 10)  (189 506)  (189 506)  routing T_4_31.sp4_v_t_42 <X> T_4_31.sp4_h_l_42
 (22 11)  (202 507)  (202 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 12)  (197 508)  (197 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (198 509)  (198 509)  routing T_4_31.sp4_r_v_b_41 <X> T_4_31.lc_trk_g3_1
 (0 14)  (180 510)  (180 510)  routing T_4_31.lc_trk_g3_5 <X> T_4_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 510)  (181 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (195 510)  (195 510)  routing T_4_31.tnl_op_5 <X> T_4_31.lc_trk_g3_5
 (17 14)  (197 510)  (197 510)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (19 14)  (199 510)  (199 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (0 15)  (180 511)  (180 511)  routing T_4_31.lc_trk_g3_5 <X> T_4_31.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 511)  (181 511)  routing T_4_31.lc_trk_g3_5 <X> T_4_31.wire_logic_cluster/lc_7/s_r
 (18 15)  (198 511)  (198 511)  routing T_4_31.tnl_op_5 <X> T_4_31.lc_trk_g3_5
 (22 15)  (202 511)  (202 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_5_31

 (19 0)  (253 496)  (253 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (27 0)  (261 496)  (261 496)  routing T_5_31.lc_trk_g3_0 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 496)  (262 496)  routing T_5_31.lc_trk_g3_0 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 496)  (263 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 496)  (266 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 496)  (270 496)  LC_0 Logic Functioning bit
 (39 0)  (273 496)  (273 496)  LC_0 Logic Functioning bit
 (41 0)  (275 496)  (275 496)  LC_0 Logic Functioning bit
 (42 0)  (276 496)  (276 496)  LC_0 Logic Functioning bit
 (44 0)  (278 496)  (278 496)  LC_0 Logic Functioning bit
 (45 0)  (279 496)  (279 496)  LC_0 Logic Functioning bit
 (47 0)  (281 496)  (281 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (282 496)  (282 496)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (270 497)  (270 497)  LC_0 Logic Functioning bit
 (39 1)  (273 497)  (273 497)  LC_0 Logic Functioning bit
 (41 1)  (275 497)  (275 497)  LC_0 Logic Functioning bit
 (42 1)  (276 497)  (276 497)  LC_0 Logic Functioning bit
 (48 1)  (282 497)  (282 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (283 497)  (283 497)  Carry_In_Mux bit 

 (0 2)  (234 498)  (234 498)  routing T_5_31.glb_netwk_3 <X> T_5_31.wire_logic_cluster/lc_7/clk
 (2 2)  (236 498)  (236 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (261 498)  (261 498)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 498)  (262 498)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 498)  (263 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 498)  (266 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 498)  (270 498)  LC_1 Logic Functioning bit
 (39 2)  (273 498)  (273 498)  LC_1 Logic Functioning bit
 (41 2)  (275 498)  (275 498)  LC_1 Logic Functioning bit
 (42 2)  (276 498)  (276 498)  LC_1 Logic Functioning bit
 (44 2)  (278 498)  (278 498)  LC_1 Logic Functioning bit
 (45 2)  (279 498)  (279 498)  LC_1 Logic Functioning bit
 (47 2)  (281 498)  (281 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (282 498)  (282 498)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (234 499)  (234 499)  routing T_5_31.glb_netwk_3 <X> T_5_31.wire_logic_cluster/lc_7/clk
 (36 3)  (270 499)  (270 499)  LC_1 Logic Functioning bit
 (39 3)  (273 499)  (273 499)  LC_1 Logic Functioning bit
 (41 3)  (275 499)  (275 499)  LC_1 Logic Functioning bit
 (42 3)  (276 499)  (276 499)  LC_1 Logic Functioning bit
 (52 3)  (286 499)  (286 499)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (255 500)  (255 500)  routing T_5_31.wire_logic_cluster/lc_3/out <X> T_5_31.lc_trk_g1_3
 (22 4)  (256 500)  (256 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 500)  (259 500)  routing T_5_31.wire_logic_cluster/lc_2/out <X> T_5_31.lc_trk_g1_2
 (27 4)  (261 500)  (261 500)  routing T_5_31.lc_trk_g1_2 <X> T_5_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 500)  (263 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 500)  (266 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 500)  (270 500)  LC_2 Logic Functioning bit
 (39 4)  (273 500)  (273 500)  LC_2 Logic Functioning bit
 (41 4)  (275 500)  (275 500)  LC_2 Logic Functioning bit
 (42 4)  (276 500)  (276 500)  LC_2 Logic Functioning bit
 (44 4)  (278 500)  (278 500)  LC_2 Logic Functioning bit
 (45 4)  (279 500)  (279 500)  LC_2 Logic Functioning bit
 (47 4)  (281 500)  (281 500)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (256 501)  (256 501)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 501)  (264 501)  routing T_5_31.lc_trk_g1_2 <X> T_5_31.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 501)  (270 501)  LC_2 Logic Functioning bit
 (39 5)  (273 501)  (273 501)  LC_2 Logic Functioning bit
 (41 5)  (275 501)  (275 501)  LC_2 Logic Functioning bit
 (42 5)  (276 501)  (276 501)  LC_2 Logic Functioning bit
 (47 5)  (281 501)  (281 501)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (239 502)  (239 502)  routing T_5_31.sp4_v_t_38 <X> T_5_31.sp4_h_l_38
 (17 6)  (251 502)  (251 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 502)  (252 502)  routing T_5_31.wire_logic_cluster/lc_5/out <X> T_5_31.lc_trk_g1_5
 (25 6)  (259 502)  (259 502)  routing T_5_31.wire_logic_cluster/lc_6/out <X> T_5_31.lc_trk_g1_6
 (27 6)  (261 502)  (261 502)  routing T_5_31.lc_trk_g1_3 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 502)  (263 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 502)  (266 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 502)  (270 502)  LC_3 Logic Functioning bit
 (39 6)  (273 502)  (273 502)  LC_3 Logic Functioning bit
 (41 6)  (275 502)  (275 502)  LC_3 Logic Functioning bit
 (42 6)  (276 502)  (276 502)  LC_3 Logic Functioning bit
 (44 6)  (278 502)  (278 502)  LC_3 Logic Functioning bit
 (45 6)  (279 502)  (279 502)  LC_3 Logic Functioning bit
 (47 6)  (281 502)  (281 502)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (282 502)  (282 502)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (285 502)  (285 502)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (6 7)  (240 503)  (240 503)  routing T_5_31.sp4_v_t_38 <X> T_5_31.sp4_h_l_38
 (19 7)  (253 503)  (253 503)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (256 503)  (256 503)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 503)  (264 503)  routing T_5_31.lc_trk_g1_3 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 503)  (270 503)  LC_3 Logic Functioning bit
 (39 7)  (273 503)  (273 503)  LC_3 Logic Functioning bit
 (41 7)  (275 503)  (275 503)  LC_3 Logic Functioning bit
 (42 7)  (276 503)  (276 503)  LC_3 Logic Functioning bit
 (27 8)  (261 504)  (261 504)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 504)  (262 504)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 504)  (263 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 504)  (264 504)  routing T_5_31.lc_trk_g3_4 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 504)  (266 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 504)  (270 504)  LC_4 Logic Functioning bit
 (39 8)  (273 504)  (273 504)  LC_4 Logic Functioning bit
 (41 8)  (275 504)  (275 504)  LC_4 Logic Functioning bit
 (42 8)  (276 504)  (276 504)  LC_4 Logic Functioning bit
 (44 8)  (278 504)  (278 504)  LC_4 Logic Functioning bit
 (45 8)  (279 504)  (279 504)  LC_4 Logic Functioning bit
 (46 8)  (280 504)  (280 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (270 505)  (270 505)  LC_4 Logic Functioning bit
 (39 9)  (273 505)  (273 505)  LC_4 Logic Functioning bit
 (41 9)  (275 505)  (275 505)  LC_4 Logic Functioning bit
 (42 9)  (276 505)  (276 505)  LC_4 Logic Functioning bit
 (48 9)  (282 505)  (282 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (261 506)  (261 506)  routing T_5_31.lc_trk_g1_5 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 506)  (263 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 506)  (264 506)  routing T_5_31.lc_trk_g1_5 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 506)  (266 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 506)  (270 506)  LC_5 Logic Functioning bit
 (39 10)  (273 506)  (273 506)  LC_5 Logic Functioning bit
 (41 10)  (275 506)  (275 506)  LC_5 Logic Functioning bit
 (42 10)  (276 506)  (276 506)  LC_5 Logic Functioning bit
 (44 10)  (278 506)  (278 506)  LC_5 Logic Functioning bit
 (45 10)  (279 506)  (279 506)  LC_5 Logic Functioning bit
 (47 10)  (281 506)  (281 506)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (285 506)  (285 506)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (287 506)  (287 506)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (36 11)  (270 507)  (270 507)  LC_5 Logic Functioning bit
 (39 11)  (273 507)  (273 507)  LC_5 Logic Functioning bit
 (41 11)  (275 507)  (275 507)  LC_5 Logic Functioning bit
 (42 11)  (276 507)  (276 507)  LC_5 Logic Functioning bit
 (52 11)  (286 507)  (286 507)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (248 508)  (248 508)  routing T_5_31.wire_logic_cluster/lc_0/out <X> T_5_31.lc_trk_g3_0
 (17 12)  (251 508)  (251 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 508)  (252 508)  routing T_5_31.wire_logic_cluster/lc_1/out <X> T_5_31.lc_trk_g3_1
 (27 12)  (261 508)  (261 508)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 508)  (263 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 508)  (264 508)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 508)  (266 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 508)  (270 508)  LC_6 Logic Functioning bit
 (39 12)  (273 508)  (273 508)  LC_6 Logic Functioning bit
 (41 12)  (275 508)  (275 508)  LC_6 Logic Functioning bit
 (42 12)  (276 508)  (276 508)  LC_6 Logic Functioning bit
 (44 12)  (278 508)  (278 508)  LC_6 Logic Functioning bit
 (45 12)  (279 508)  (279 508)  LC_6 Logic Functioning bit
 (47 12)  (281 508)  (281 508)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (251 509)  (251 509)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (264 509)  (264 509)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 509)  (270 509)  LC_6 Logic Functioning bit
 (39 13)  (273 509)  (273 509)  LC_6 Logic Functioning bit
 (41 13)  (275 509)  (275 509)  LC_6 Logic Functioning bit
 (42 13)  (276 509)  (276 509)  LC_6 Logic Functioning bit
 (14 14)  (248 510)  (248 510)  routing T_5_31.wire_logic_cluster/lc_4/out <X> T_5_31.lc_trk_g3_4
 (21 14)  (255 510)  (255 510)  routing T_5_31.wire_logic_cluster/lc_7/out <X> T_5_31.lc_trk_g3_7
 (22 14)  (256 510)  (256 510)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (261 510)  (261 510)  routing T_5_31.lc_trk_g3_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 510)  (262 510)  routing T_5_31.lc_trk_g3_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 510)  (263 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 510)  (264 510)  routing T_5_31.lc_trk_g3_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 510)  (266 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 510)  (270 510)  LC_7 Logic Functioning bit
 (39 14)  (273 510)  (273 510)  LC_7 Logic Functioning bit
 (41 14)  (275 510)  (275 510)  LC_7 Logic Functioning bit
 (42 14)  (276 510)  (276 510)  LC_7 Logic Functioning bit
 (44 14)  (278 510)  (278 510)  LC_7 Logic Functioning bit
 (45 14)  (279 510)  (279 510)  LC_7 Logic Functioning bit
 (53 14)  (287 510)  (287 510)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (251 511)  (251 511)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 511)  (264 511)  routing T_5_31.lc_trk_g3_7 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 511)  (270 511)  LC_7 Logic Functioning bit
 (39 15)  (273 511)  (273 511)  LC_7 Logic Functioning bit
 (41 15)  (275 511)  (275 511)  LC_7 Logic Functioning bit
 (42 15)  (276 511)  (276 511)  LC_7 Logic Functioning bit
 (47 15)  (281 511)  (281 511)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_6_31

 (14 0)  (302 496)  (302 496)  routing T_6_31.wire_logic_cluster/lc_0/out <X> T_6_31.lc_trk_g0_0
 (17 0)  (305 496)  (305 496)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 496)  (306 496)  routing T_6_31.wire_logic_cluster/lc_1/out <X> T_6_31.lc_trk_g0_1
 (22 0)  (310 496)  (310 496)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 496)  (312 496)  routing T_6_31.bot_op_3 <X> T_6_31.lc_trk_g0_3
 (25 0)  (313 496)  (313 496)  routing T_6_31.bnr_op_2 <X> T_6_31.lc_trk_g0_2
 (27 0)  (315 496)  (315 496)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 496)  (316 496)  routing T_6_31.lc_trk_g3_0 <X> T_6_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 496)  (317 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 496)  (320 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 496)  (322 496)  routing T_6_31.lc_trk_g1_2 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 496)  (323 496)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.input_2_0
 (41 0)  (329 496)  (329 496)  LC_0 Logic Functioning bit
 (43 0)  (331 496)  (331 496)  LC_0 Logic Functioning bit
 (45 0)  (333 496)  (333 496)  LC_0 Logic Functioning bit
 (17 1)  (305 497)  (305 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (310 497)  (310 497)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (313 497)  (313 497)  routing T_6_31.bnr_op_2 <X> T_6_31.lc_trk_g0_2
 (29 1)  (317 497)  (317 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 497)  (319 497)  routing T_6_31.lc_trk_g1_2 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 497)  (320 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (321 497)  (321 497)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.input_2_0
 (41 1)  (329 497)  (329 497)  LC_0 Logic Functioning bit
 (42 1)  (330 497)  (330 497)  LC_0 Logic Functioning bit
 (0 2)  (288 498)  (288 498)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (2 2)  (290 498)  (290 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (303 498)  (303 498)  routing T_6_31.bot_op_5 <X> T_6_31.lc_trk_g0_5
 (17 2)  (305 498)  (305 498)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (310 498)  (310 498)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (312 498)  (312 498)  routing T_6_31.bot_op_7 <X> T_6_31.lc_trk_g0_7
 (29 2)  (317 498)  (317 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 498)  (319 498)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 498)  (320 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 498)  (321 498)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 498)  (325 498)  LC_1 Logic Functioning bit
 (45 2)  (333 498)  (333 498)  LC_1 Logic Functioning bit
 (53 2)  (341 498)  (341 498)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (288 499)  (288 499)  routing T_6_31.glb_netwk_3 <X> T_6_31.wire_logic_cluster/lc_7/clk
 (15 3)  (303 499)  (303 499)  routing T_6_31.sp4_v_t_9 <X> T_6_31.lc_trk_g0_4
 (16 3)  (304 499)  (304 499)  routing T_6_31.sp4_v_t_9 <X> T_6_31.lc_trk_g0_4
 (17 3)  (305 499)  (305 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (315 499)  (315 499)  routing T_6_31.lc_trk_g1_0 <X> T_6_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 499)  (317 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 499)  (318 499)  routing T_6_31.lc_trk_g0_2 <X> T_6_31.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 499)  (320 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (325 499)  (325 499)  LC_1 Logic Functioning bit
 (40 3)  (328 499)  (328 499)  LC_1 Logic Functioning bit
 (42 3)  (330 499)  (330 499)  LC_1 Logic Functioning bit
 (21 4)  (309 500)  (309 500)  routing T_6_31.wire_logic_cluster/lc_3/out <X> T_6_31.lc_trk_g1_3
 (22 4)  (310 500)  (310 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 500)  (313 500)  routing T_6_31.bnr_op_2 <X> T_6_31.lc_trk_g1_2
 (26 4)  (314 500)  (314 500)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 500)  (315 500)  routing T_6_31.lc_trk_g1_2 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 500)  (317 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 500)  (319 500)  routing T_6_31.lc_trk_g0_5 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 500)  (320 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (325 500)  (325 500)  LC_2 Logic Functioning bit
 (39 4)  (327 500)  (327 500)  LC_2 Logic Functioning bit
 (45 4)  (333 500)  (333 500)  LC_2 Logic Functioning bit
 (15 5)  (303 501)  (303 501)  routing T_6_31.bot_op_0 <X> T_6_31.lc_trk_g1_0
 (17 5)  (305 501)  (305 501)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (310 501)  (310 501)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (313 501)  (313 501)  routing T_6_31.bnr_op_2 <X> T_6_31.lc_trk_g1_2
 (28 5)  (316 501)  (316 501)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 501)  (317 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 501)  (318 501)  routing T_6_31.lc_trk_g1_2 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 501)  (320 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (321 501)  (321 501)  routing T_6_31.lc_trk_g2_2 <X> T_6_31.input_2_2
 (35 5)  (323 501)  (323 501)  routing T_6_31.lc_trk_g2_2 <X> T_6_31.input_2_2
 (37 5)  (325 501)  (325 501)  LC_2 Logic Functioning bit
 (42 5)  (330 501)  (330 501)  LC_2 Logic Functioning bit
 (53 5)  (341 501)  (341 501)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (300 502)  (300 502)  routing T_6_31.sp4_v_t_46 <X> T_6_31.sp4_h_l_40
 (29 6)  (317 502)  (317 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 502)  (319 502)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 502)  (320 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 502)  (321 502)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 502)  (325 502)  LC_3 Logic Functioning bit
 (45 6)  (333 502)  (333 502)  LC_3 Logic Functioning bit
 (11 7)  (299 503)  (299 503)  routing T_6_31.sp4_v_t_46 <X> T_6_31.sp4_h_l_40
 (13 7)  (301 503)  (301 503)  routing T_6_31.sp4_v_t_46 <X> T_6_31.sp4_h_l_40
 (26 7)  (314 503)  (314 503)  routing T_6_31.lc_trk_g0_3 <X> T_6_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 503)  (317 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 503)  (318 503)  routing T_6_31.lc_trk_g0_2 <X> T_6_31.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 503)  (320 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (321 503)  (321 503)  routing T_6_31.lc_trk_g2_3 <X> T_6_31.input_2_3
 (35 7)  (323 503)  (323 503)  routing T_6_31.lc_trk_g2_3 <X> T_6_31.input_2_3
 (37 7)  (325 503)  (325 503)  LC_3 Logic Functioning bit
 (40 7)  (328 503)  (328 503)  LC_3 Logic Functioning bit
 (42 7)  (330 503)  (330 503)  LC_3 Logic Functioning bit
 (15 8)  (303 504)  (303 504)  routing T_6_31.sp4_h_r_41 <X> T_6_31.lc_trk_g2_1
 (16 8)  (304 504)  (304 504)  routing T_6_31.sp4_h_r_41 <X> T_6_31.lc_trk_g2_1
 (17 8)  (305 504)  (305 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (306 504)  (306 504)  routing T_6_31.sp4_h_r_41 <X> T_6_31.lc_trk_g2_1
 (21 8)  (309 504)  (309 504)  routing T_6_31.wire_logic_cluster/lc_3/out <X> T_6_31.lc_trk_g2_3
 (22 8)  (310 504)  (310 504)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (313 504)  (313 504)  routing T_6_31.wire_logic_cluster/lc_2/out <X> T_6_31.lc_trk_g2_2
 (18 9)  (306 505)  (306 505)  routing T_6_31.sp4_h_r_41 <X> T_6_31.lc_trk_g2_1
 (22 9)  (310 505)  (310 505)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (309 506)  (309 506)  routing T_6_31.rgt_op_7 <X> T_6_31.lc_trk_g2_7
 (22 10)  (310 506)  (310 506)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (312 506)  (312 506)  routing T_6_31.rgt_op_7 <X> T_6_31.lc_trk_g2_7
 (29 10)  (317 506)  (317 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 506)  (320 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 506)  (322 506)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 506)  (324 506)  LC_5 Logic Functioning bit
 (38 10)  (326 506)  (326 506)  LC_5 Logic Functioning bit
 (5 11)  (293 507)  (293 507)  routing T_6_31.sp4_h_l_43 <X> T_6_31.sp4_v_t_43
 (17 11)  (305 507)  (305 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (31 11)  (319 507)  (319 507)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 507)  (324 507)  LC_5 Logic Functioning bit
 (38 11)  (326 507)  (326 507)  LC_5 Logic Functioning bit
 (26 12)  (314 508)  (314 508)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 508)  (315 508)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 508)  (316 508)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 508)  (317 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 508)  (318 508)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 508)  (319 508)  routing T_6_31.lc_trk_g0_7 <X> T_6_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 508)  (320 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 508)  (324 508)  LC_6 Logic Functioning bit
 (37 12)  (325 508)  (325 508)  LC_6 Logic Functioning bit
 (38 12)  (326 508)  (326 508)  LC_6 Logic Functioning bit
 (39 12)  (327 508)  (327 508)  LC_6 Logic Functioning bit
 (41 12)  (329 508)  (329 508)  LC_6 Logic Functioning bit
 (43 12)  (331 508)  (331 508)  LC_6 Logic Functioning bit
 (45 12)  (333 508)  (333 508)  LC_6 Logic Functioning bit
 (11 13)  (299 509)  (299 509)  routing T_6_31.sp4_h_l_46 <X> T_6_31.sp4_h_r_11
 (14 13)  (302 509)  (302 509)  routing T_6_31.sp4_r_v_b_40 <X> T_6_31.lc_trk_g3_0
 (17 13)  (305 509)  (305 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (316 509)  (316 509)  routing T_6_31.lc_trk_g2_4 <X> T_6_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 509)  (317 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 509)  (318 509)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 509)  (319 509)  routing T_6_31.lc_trk_g0_7 <X> T_6_31.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 509)  (324 509)  LC_6 Logic Functioning bit
 (38 13)  (326 509)  (326 509)  LC_6 Logic Functioning bit
 (53 13)  (341 509)  (341 509)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (9 14)  (297 510)  (297 510)  routing T_6_31.sp4_v_b_10 <X> T_6_31.sp4_h_l_47
 (21 14)  (309 510)  (309 510)  routing T_6_31.sp12_v_b_7 <X> T_6_31.lc_trk_g3_7
 (22 14)  (310 510)  (310 510)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (312 510)  (312 510)  routing T_6_31.sp12_v_b_7 <X> T_6_31.lc_trk_g3_7
 (25 14)  (313 510)  (313 510)  routing T_6_31.wire_logic_cluster/lc_6/out <X> T_6_31.lc_trk_g3_6
 (27 14)  (315 510)  (315 510)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 510)  (316 510)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 510)  (317 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 510)  (318 510)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 510)  (319 510)  routing T_6_31.lc_trk_g0_4 <X> T_6_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 510)  (320 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (323 510)  (323 510)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_7
 (36 14)  (324 510)  (324 510)  LC_7 Logic Functioning bit
 (38 14)  (326 510)  (326 510)  LC_7 Logic Functioning bit
 (41 14)  (329 510)  (329 510)  LC_7 Logic Functioning bit
 (42 14)  (330 510)  (330 510)  LC_7 Logic Functioning bit
 (43 14)  (331 510)  (331 510)  LC_7 Logic Functioning bit
 (21 15)  (309 511)  (309 511)  routing T_6_31.sp12_v_b_7 <X> T_6_31.lc_trk_g3_7
 (22 15)  (310 511)  (310 511)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (316 511)  (316 511)  routing T_6_31.lc_trk_g2_1 <X> T_6_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 511)  (317 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 511)  (318 511)  routing T_6_31.lc_trk_g3_7 <X> T_6_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 511)  (320 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (321 511)  (321 511)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_7
 (35 15)  (323 511)  (323 511)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_7
 (37 15)  (325 511)  (325 511)  LC_7 Logic Functioning bit
 (39 15)  (327 511)  (327 511)  LC_7 Logic Functioning bit
 (43 15)  (331 511)  (331 511)  LC_7 Logic Functioning bit


LogicTile_7_31

 (22 0)  (364 496)  (364 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 496)  (365 496)  routing T_7_31.sp12_h_r_11 <X> T_7_31.lc_trk_g0_3
 (26 0)  (368 496)  (368 496)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 496)  (369 496)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 496)  (371 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 496)  (372 496)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 496)  (374 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 496)  (378 496)  LC_0 Logic Functioning bit
 (37 0)  (379 496)  (379 496)  LC_0 Logic Functioning bit
 (42 0)  (384 496)  (384 496)  LC_0 Logic Functioning bit
 (22 1)  (364 497)  (364 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 497)  (365 497)  routing T_7_31.sp4_v_b_18 <X> T_7_31.lc_trk_g0_2
 (24 1)  (366 497)  (366 497)  routing T_7_31.sp4_v_b_18 <X> T_7_31.lc_trk_g0_2
 (27 1)  (369 497)  (369 497)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 497)  (371 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 497)  (372 497)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 497)  (373 497)  routing T_7_31.lc_trk_g0_3 <X> T_7_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 497)  (374 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 497)  (376 497)  routing T_7_31.lc_trk_g1_1 <X> T_7_31.input_2_0
 (36 1)  (378 497)  (378 497)  LC_0 Logic Functioning bit
 (37 1)  (379 497)  (379 497)  LC_0 Logic Functioning bit
 (39 1)  (381 497)  (381 497)  LC_0 Logic Functioning bit
 (42 1)  (384 497)  (384 497)  LC_0 Logic Functioning bit
 (0 2)  (342 498)  (342 498)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (2 2)  (344 498)  (344 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (367 498)  (367 498)  routing T_7_31.lft_op_6 <X> T_7_31.lc_trk_g0_6
 (27 2)  (369 498)  (369 498)  routing T_7_31.lc_trk_g1_1 <X> T_7_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 498)  (371 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 498)  (373 498)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 498)  (374 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 498)  (376 498)  routing T_7_31.lc_trk_g1_5 <X> T_7_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 498)  (377 498)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.input_2_1
 (36 2)  (378 498)  (378 498)  LC_1 Logic Functioning bit
 (37 2)  (379 498)  (379 498)  LC_1 Logic Functioning bit
 (38 2)  (380 498)  (380 498)  LC_1 Logic Functioning bit
 (39 2)  (381 498)  (381 498)  LC_1 Logic Functioning bit
 (41 2)  (383 498)  (383 498)  LC_1 Logic Functioning bit
 (43 2)  (385 498)  (385 498)  LC_1 Logic Functioning bit
 (0 3)  (342 499)  (342 499)  routing T_7_31.glb_netwk_3 <X> T_7_31.wire_logic_cluster/lc_7/clk
 (22 3)  (364 499)  (364 499)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (366 499)  (366 499)  routing T_7_31.lft_op_6 <X> T_7_31.lc_trk_g0_6
 (26 3)  (368 499)  (368 499)  routing T_7_31.lc_trk_g0_3 <X> T_7_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 499)  (371 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 499)  (374 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (376 499)  (376 499)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.input_2_1
 (35 3)  (377 499)  (377 499)  routing T_7_31.lc_trk_g1_6 <X> T_7_31.input_2_1
 (36 3)  (378 499)  (378 499)  LC_1 Logic Functioning bit
 (37 3)  (379 499)  (379 499)  LC_1 Logic Functioning bit
 (38 3)  (380 499)  (380 499)  LC_1 Logic Functioning bit
 (43 3)  (385 499)  (385 499)  LC_1 Logic Functioning bit
 (5 4)  (347 500)  (347 500)  routing T_7_31.sp4_h_l_37 <X> T_7_31.sp4_h_r_3
 (14 4)  (356 500)  (356 500)  routing T_7_31.wire_logic_cluster/lc_0/out <X> T_7_31.lc_trk_g1_0
 (15 4)  (357 500)  (357 500)  routing T_7_31.sp12_h_r_1 <X> T_7_31.lc_trk_g1_1
 (17 4)  (359 500)  (359 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (360 500)  (360 500)  routing T_7_31.sp12_h_r_1 <X> T_7_31.lc_trk_g1_1
 (21 4)  (363 500)  (363 500)  routing T_7_31.sp4_v_b_11 <X> T_7_31.lc_trk_g1_3
 (22 4)  (364 500)  (364 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (365 500)  (365 500)  routing T_7_31.sp4_v_b_11 <X> T_7_31.lc_trk_g1_3
 (25 4)  (367 500)  (367 500)  routing T_7_31.lft_op_2 <X> T_7_31.lc_trk_g1_2
 (32 4)  (374 500)  (374 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 500)  (376 500)  routing T_7_31.lc_trk_g1_0 <X> T_7_31.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 500)  (380 500)  LC_2 Logic Functioning bit
 (40 4)  (382 500)  (382 500)  LC_2 Logic Functioning bit
 (41 4)  (383 500)  (383 500)  LC_2 Logic Functioning bit
 (42 4)  (384 500)  (384 500)  LC_2 Logic Functioning bit
 (50 4)  (392 500)  (392 500)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (346 501)  (346 501)  routing T_7_31.sp4_h_l_37 <X> T_7_31.sp4_h_r_3
 (17 5)  (359 501)  (359 501)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (360 501)  (360 501)  routing T_7_31.sp12_h_r_1 <X> T_7_31.lc_trk_g1_1
 (21 5)  (363 501)  (363 501)  routing T_7_31.sp4_v_b_11 <X> T_7_31.lc_trk_g1_3
 (22 5)  (364 501)  (364 501)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 501)  (366 501)  routing T_7_31.lft_op_2 <X> T_7_31.lc_trk_g1_2
 (26 5)  (368 501)  (368 501)  routing T_7_31.lc_trk_g0_2 <X> T_7_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 501)  (371 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (39 5)  (381 501)  (381 501)  LC_2 Logic Functioning bit
 (40 5)  (382 501)  (382 501)  LC_2 Logic Functioning bit
 (41 5)  (383 501)  (383 501)  LC_2 Logic Functioning bit
 (43 5)  (385 501)  (385 501)  LC_2 Logic Functioning bit
 (53 5)  (395 501)  (395 501)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (357 502)  (357 502)  routing T_7_31.sp12_h_r_5 <X> T_7_31.lc_trk_g1_5
 (17 6)  (359 502)  (359 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (360 502)  (360 502)  routing T_7_31.sp12_h_r_5 <X> T_7_31.lc_trk_g1_5
 (22 6)  (364 502)  (364 502)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (366 502)  (366 502)  routing T_7_31.bot_op_7 <X> T_7_31.lc_trk_g1_7
 (29 6)  (371 502)  (371 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 502)  (372 502)  routing T_7_31.lc_trk_g0_6 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 502)  (373 502)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 502)  (374 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 502)  (376 502)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 502)  (377 502)  routing T_7_31.lc_trk_g1_4 <X> T_7_31.input_2_3
 (36 6)  (378 502)  (378 502)  LC_3 Logic Functioning bit
 (37 6)  (379 502)  (379 502)  LC_3 Logic Functioning bit
 (38 6)  (380 502)  (380 502)  LC_3 Logic Functioning bit
 (39 6)  (381 502)  (381 502)  LC_3 Logic Functioning bit
 (41 6)  (383 502)  (383 502)  LC_3 Logic Functioning bit
 (43 6)  (385 502)  (385 502)  LC_3 Logic Functioning bit
 (45 6)  (387 502)  (387 502)  LC_3 Logic Functioning bit
 (53 6)  (395 502)  (395 502)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (357 503)  (357 503)  routing T_7_31.bot_op_4 <X> T_7_31.lc_trk_g1_4
 (17 7)  (359 503)  (359 503)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (360 503)  (360 503)  routing T_7_31.sp12_h_r_5 <X> T_7_31.lc_trk_g1_5
 (22 7)  (364 503)  (364 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (365 503)  (365 503)  routing T_7_31.sp4_v_b_22 <X> T_7_31.lc_trk_g1_6
 (24 7)  (366 503)  (366 503)  routing T_7_31.sp4_v_b_22 <X> T_7_31.lc_trk_g1_6
 (26 7)  (368 503)  (368 503)  routing T_7_31.lc_trk_g1_2 <X> T_7_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 503)  (369 503)  routing T_7_31.lc_trk_g1_2 <X> T_7_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 503)  (371 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 503)  (372 503)  routing T_7_31.lc_trk_g0_6 <X> T_7_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 503)  (373 503)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 503)  (374 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (376 503)  (376 503)  routing T_7_31.lc_trk_g1_4 <X> T_7_31.input_2_3
 (36 7)  (378 503)  (378 503)  LC_3 Logic Functioning bit
 (37 7)  (379 503)  (379 503)  LC_3 Logic Functioning bit
 (38 7)  (380 503)  (380 503)  LC_3 Logic Functioning bit
 (39 7)  (381 503)  (381 503)  LC_3 Logic Functioning bit
 (41 7)  (383 503)  (383 503)  LC_3 Logic Functioning bit
 (42 7)  (384 503)  (384 503)  LC_3 Logic Functioning bit
 (43 7)  (385 503)  (385 503)  LC_3 Logic Functioning bit
 (47 7)  (389 503)  (389 503)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (395 503)  (395 503)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (367 504)  (367 504)  routing T_7_31.sp4_h_r_42 <X> T_7_31.lc_trk_g2_2
 (22 9)  (364 505)  (364 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 505)  (365 505)  routing T_7_31.sp4_h_r_42 <X> T_7_31.lc_trk_g2_2
 (24 9)  (366 505)  (366 505)  routing T_7_31.sp4_h_r_42 <X> T_7_31.lc_trk_g2_2
 (25 9)  (367 505)  (367 505)  routing T_7_31.sp4_h_r_42 <X> T_7_31.lc_trk_g2_2
 (29 10)  (371 506)  (371 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 506)  (372 506)  routing T_7_31.lc_trk_g0_6 <X> T_7_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 506)  (373 506)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 506)  (374 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 506)  (376 506)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 506)  (378 506)  LC_5 Logic Functioning bit
 (37 10)  (379 506)  (379 506)  LC_5 Logic Functioning bit
 (38 10)  (380 506)  (380 506)  LC_5 Logic Functioning bit
 (39 10)  (381 506)  (381 506)  LC_5 Logic Functioning bit
 (41 10)  (383 506)  (383 506)  LC_5 Logic Functioning bit
 (43 10)  (385 506)  (385 506)  LC_5 Logic Functioning bit
 (30 11)  (372 507)  (372 507)  routing T_7_31.lc_trk_g0_6 <X> T_7_31.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 507)  (373 507)  routing T_7_31.lc_trk_g1_7 <X> T_7_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 507)  (378 507)  LC_5 Logic Functioning bit
 (37 11)  (379 507)  (379 507)  LC_5 Logic Functioning bit
 (38 11)  (380 507)  (380 507)  LC_5 Logic Functioning bit
 (39 11)  (381 507)  (381 507)  LC_5 Logic Functioning bit
 (41 11)  (383 507)  (383 507)  LC_5 Logic Functioning bit
 (43 11)  (385 507)  (385 507)  LC_5 Logic Functioning bit
 (22 12)  (364 508)  (364 508)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (365 508)  (365 508)  routing T_7_31.sp12_v_b_11 <X> T_7_31.lc_trk_g3_3
 (27 12)  (369 508)  (369 508)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 508)  (370 508)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 508)  (371 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 508)  (372 508)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 508)  (374 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 508)  (375 508)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 508)  (376 508)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 508)  (378 508)  LC_6 Logic Functioning bit
 (38 12)  (380 508)  (380 508)  LC_6 Logic Functioning bit
 (41 12)  (383 508)  (383 508)  LC_6 Logic Functioning bit
 (43 12)  (385 508)  (385 508)  LC_6 Logic Functioning bit
 (22 13)  (364 509)  (364 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (365 509)  (365 509)  routing T_7_31.sp4_v_b_42 <X> T_7_31.lc_trk_g3_2
 (24 13)  (366 509)  (366 509)  routing T_7_31.sp4_v_b_42 <X> T_7_31.lc_trk_g3_2
 (26 13)  (368 509)  (368 509)  routing T_7_31.lc_trk_g1_3 <X> T_7_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 509)  (369 509)  routing T_7_31.lc_trk_g1_3 <X> T_7_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 509)  (371 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 509)  (372 509)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 509)  (373 509)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 509)  (379 509)  LC_6 Logic Functioning bit
 (39 13)  (381 509)  (381 509)  LC_6 Logic Functioning bit
 (41 13)  (383 509)  (383 509)  LC_6 Logic Functioning bit
 (43 13)  (385 509)  (385 509)  LC_6 Logic Functioning bit
 (0 14)  (342 510)  (342 510)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 510)  (343 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (359 510)  (359 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (370 510)  (370 510)  routing T_7_31.lc_trk_g2_2 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 510)  (371 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 510)  (374 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 510)  (375 510)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 510)  (376 510)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 510)  (378 510)  LC_7 Logic Functioning bit
 (37 14)  (379 510)  (379 510)  LC_7 Logic Functioning bit
 (38 14)  (380 510)  (380 510)  LC_7 Logic Functioning bit
 (39 14)  (381 510)  (381 510)  LC_7 Logic Functioning bit
 (41 14)  (383 510)  (383 510)  LC_7 Logic Functioning bit
 (43 14)  (385 510)  (385 510)  LC_7 Logic Functioning bit
 (0 15)  (342 511)  (342 511)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 511)  (343 511)  routing T_7_31.lc_trk_g3_5 <X> T_7_31.wire_logic_cluster/lc_7/s_r
 (18 15)  (360 511)  (360 511)  routing T_7_31.sp4_r_v_b_45 <X> T_7_31.lc_trk_g3_5
 (22 15)  (364 511)  (364 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 511)  (365 511)  routing T_7_31.sp4_v_b_46 <X> T_7_31.lc_trk_g3_6
 (24 15)  (366 511)  (366 511)  routing T_7_31.sp4_v_b_46 <X> T_7_31.lc_trk_g3_6
 (26 15)  (368 511)  (368 511)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 511)  (369 511)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 511)  (370 511)  routing T_7_31.lc_trk_g3_2 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 511)  (371 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 511)  (372 511)  routing T_7_31.lc_trk_g2_2 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 511)  (373 511)  routing T_7_31.lc_trk_g3_3 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 511)  (378 511)  LC_7 Logic Functioning bit
 (38 15)  (380 511)  (380 511)  LC_7 Logic Functioning bit


LogicTile_9_31

 (9 0)  (447 496)  (447 496)  routing T_9_31.sp4_v_t_36 <X> T_9_31.sp4_h_r_1
 (14 0)  (452 496)  (452 496)  routing T_9_31.wire_logic_cluster/lc_0/out <X> T_9_31.lc_trk_g0_0
 (21 0)  (459 496)  (459 496)  routing T_9_31.wire_logic_cluster/lc_3/out <X> T_9_31.lc_trk_g0_3
 (22 0)  (460 496)  (460 496)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (465 496)  (465 496)  routing T_9_31.lc_trk_g1_0 <X> T_9_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 496)  (467 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 496)  (470 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 496)  (474 496)  LC_0 Logic Functioning bit
 (39 0)  (477 496)  (477 496)  LC_0 Logic Functioning bit
 (41 0)  (479 496)  (479 496)  LC_0 Logic Functioning bit
 (42 0)  (480 496)  (480 496)  LC_0 Logic Functioning bit
 (44 0)  (482 496)  (482 496)  LC_0 Logic Functioning bit
 (45 0)  (483 496)  (483 496)  LC_0 Logic Functioning bit
 (17 1)  (455 497)  (455 497)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 497)  (460 497)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (461 497)  (461 497)  routing T_9_31.sp12_h_l_17 <X> T_9_31.lc_trk_g0_2
 (25 1)  (463 497)  (463 497)  routing T_9_31.sp12_h_l_17 <X> T_9_31.lc_trk_g0_2
 (32 1)  (470 497)  (470 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 497)  (474 497)  LC_0 Logic Functioning bit
 (39 1)  (477 497)  (477 497)  LC_0 Logic Functioning bit
 (41 1)  (479 497)  (479 497)  LC_0 Logic Functioning bit
 (42 1)  (480 497)  (480 497)  LC_0 Logic Functioning bit
 (46 1)  (484 497)  (484 497)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (487 497)  (487 497)  Carry_In_Mux bit 

 (0 2)  (438 498)  (438 498)  routing T_9_31.glb_netwk_3 <X> T_9_31.wire_logic_cluster/lc_7/clk
 (2 2)  (440 498)  (440 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (467 498)  (467 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 498)  (470 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 498)  (474 498)  LC_1 Logic Functioning bit
 (39 2)  (477 498)  (477 498)  LC_1 Logic Functioning bit
 (41 2)  (479 498)  (479 498)  LC_1 Logic Functioning bit
 (42 2)  (480 498)  (480 498)  LC_1 Logic Functioning bit
 (44 2)  (482 498)  (482 498)  LC_1 Logic Functioning bit
 (45 2)  (483 498)  (483 498)  LC_1 Logic Functioning bit
 (0 3)  (438 499)  (438 499)  routing T_9_31.glb_netwk_3 <X> T_9_31.wire_logic_cluster/lc_7/clk
 (16 3)  (454 499)  (454 499)  routing T_9_31.sp12_h_r_12 <X> T_9_31.lc_trk_g0_4
 (17 3)  (455 499)  (455 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (460 499)  (460 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (461 499)  (461 499)  routing T_9_31.sp12_h_l_21 <X> T_9_31.lc_trk_g0_6
 (25 3)  (463 499)  (463 499)  routing T_9_31.sp12_h_l_21 <X> T_9_31.lc_trk_g0_6
 (30 3)  (468 499)  (468 499)  routing T_9_31.lc_trk_g0_2 <X> T_9_31.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 499)  (470 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 499)  (471 499)  routing T_9_31.lc_trk_g2_1 <X> T_9_31.input_2_1
 (36 3)  (474 499)  (474 499)  LC_1 Logic Functioning bit
 (39 3)  (477 499)  (477 499)  LC_1 Logic Functioning bit
 (41 3)  (479 499)  (479 499)  LC_1 Logic Functioning bit
 (42 3)  (480 499)  (480 499)  LC_1 Logic Functioning bit
 (53 3)  (491 499)  (491 499)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (465 500)  (465 500)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 500)  (467 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 500)  (468 500)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 500)  (470 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 500)  (474 500)  LC_2 Logic Functioning bit
 (39 4)  (477 500)  (477 500)  LC_2 Logic Functioning bit
 (41 4)  (479 500)  (479 500)  LC_2 Logic Functioning bit
 (42 4)  (480 500)  (480 500)  LC_2 Logic Functioning bit
 (44 4)  (482 500)  (482 500)  LC_2 Logic Functioning bit
 (45 4)  (483 500)  (483 500)  LC_2 Logic Functioning bit
 (46 4)  (484 500)  (484 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (452 501)  (452 501)  routing T_9_31.sp12_h_r_16 <X> T_9_31.lc_trk_g1_0
 (16 5)  (454 501)  (454 501)  routing T_9_31.sp12_h_r_16 <X> T_9_31.lc_trk_g1_0
 (17 5)  (455 501)  (455 501)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (460 501)  (460 501)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 501)  (461 501)  routing T_9_31.sp12_h_r_10 <X> T_9_31.lc_trk_g1_2
 (32 5)  (470 501)  (470 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 501)  (471 501)  routing T_9_31.lc_trk_g2_2 <X> T_9_31.input_2_2
 (35 5)  (473 501)  (473 501)  routing T_9_31.lc_trk_g2_2 <X> T_9_31.input_2_2
 (36 5)  (474 501)  (474 501)  LC_2 Logic Functioning bit
 (39 5)  (477 501)  (477 501)  LC_2 Logic Functioning bit
 (41 5)  (479 501)  (479 501)  LC_2 Logic Functioning bit
 (42 5)  (480 501)  (480 501)  LC_2 Logic Functioning bit
 (25 6)  (463 502)  (463 502)  routing T_9_31.wire_logic_cluster/lc_6/out <X> T_9_31.lc_trk_g1_6
 (29 6)  (467 502)  (467 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 502)  (468 502)  routing T_9_31.lc_trk_g0_6 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 502)  (470 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 502)  (474 502)  LC_3 Logic Functioning bit
 (39 6)  (477 502)  (477 502)  LC_3 Logic Functioning bit
 (41 6)  (479 502)  (479 502)  LC_3 Logic Functioning bit
 (42 6)  (480 502)  (480 502)  LC_3 Logic Functioning bit
 (44 6)  (482 502)  (482 502)  LC_3 Logic Functioning bit
 (45 6)  (483 502)  (483 502)  LC_3 Logic Functioning bit
 (14 7)  (452 503)  (452 503)  routing T_9_31.sp12_h_r_20 <X> T_9_31.lc_trk_g1_4
 (16 7)  (454 503)  (454 503)  routing T_9_31.sp12_h_r_20 <X> T_9_31.lc_trk_g1_4
 (17 7)  (455 503)  (455 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (460 503)  (460 503)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 503)  (468 503)  routing T_9_31.lc_trk_g0_6 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 503)  (470 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 503)  (473 503)  routing T_9_31.lc_trk_g0_3 <X> T_9_31.input_2_3
 (36 7)  (474 503)  (474 503)  LC_3 Logic Functioning bit
 (39 7)  (477 503)  (477 503)  LC_3 Logic Functioning bit
 (41 7)  (479 503)  (479 503)  LC_3 Logic Functioning bit
 (42 7)  (480 503)  (480 503)  LC_3 Logic Functioning bit
 (46 7)  (484 503)  (484 503)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (8 8)  (446 504)  (446 504)  routing T_9_31.sp4_h_l_46 <X> T_9_31.sp4_h_r_7
 (10 8)  (448 504)  (448 504)  routing T_9_31.sp4_h_l_46 <X> T_9_31.sp4_h_r_7
 (17 8)  (455 504)  (455 504)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 504)  (456 504)  routing T_9_31.wire_logic_cluster/lc_1/out <X> T_9_31.lc_trk_g2_1
 (22 8)  (460 504)  (460 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 504)  (461 504)  routing T_9_31.sp4_h_r_27 <X> T_9_31.lc_trk_g2_3
 (24 8)  (462 504)  (462 504)  routing T_9_31.sp4_h_r_27 <X> T_9_31.lc_trk_g2_3
 (25 8)  (463 504)  (463 504)  routing T_9_31.wire_logic_cluster/lc_2/out <X> T_9_31.lc_trk_g2_2
 (28 8)  (466 504)  (466 504)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 504)  (467 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 504)  (470 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (473 504)  (473 504)  routing T_9_31.lc_trk_g2_4 <X> T_9_31.input_2_4
 (36 8)  (474 504)  (474 504)  LC_4 Logic Functioning bit
 (39 8)  (477 504)  (477 504)  LC_4 Logic Functioning bit
 (41 8)  (479 504)  (479 504)  LC_4 Logic Functioning bit
 (42 8)  (480 504)  (480 504)  LC_4 Logic Functioning bit
 (44 8)  (482 504)  (482 504)  LC_4 Logic Functioning bit
 (45 8)  (483 504)  (483 504)  LC_4 Logic Functioning bit
 (21 9)  (459 505)  (459 505)  routing T_9_31.sp4_h_r_27 <X> T_9_31.lc_trk_g2_3
 (22 9)  (460 505)  (460 505)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (468 505)  (468 505)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 505)  (470 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 505)  (471 505)  routing T_9_31.lc_trk_g2_4 <X> T_9_31.input_2_4
 (36 9)  (474 505)  (474 505)  LC_4 Logic Functioning bit
 (39 9)  (477 505)  (477 505)  LC_4 Logic Functioning bit
 (41 9)  (479 505)  (479 505)  LC_4 Logic Functioning bit
 (42 9)  (480 505)  (480 505)  LC_4 Logic Functioning bit
 (46 9)  (484 505)  (484 505)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (452 506)  (452 506)  routing T_9_31.wire_logic_cluster/lc_4/out <X> T_9_31.lc_trk_g2_4
 (21 10)  (459 506)  (459 506)  routing T_9_31.wire_logic_cluster/lc_7/out <X> T_9_31.lc_trk_g2_7
 (22 10)  (460 506)  (460 506)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 506)  (463 506)  routing T_9_31.sp4_h_r_46 <X> T_9_31.lc_trk_g2_6
 (27 10)  (465 506)  (465 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 506)  (466 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 506)  (467 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 506)  (468 506)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 506)  (470 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 506)  (474 506)  LC_5 Logic Functioning bit
 (39 10)  (477 506)  (477 506)  LC_5 Logic Functioning bit
 (41 10)  (479 506)  (479 506)  LC_5 Logic Functioning bit
 (42 10)  (480 506)  (480 506)  LC_5 Logic Functioning bit
 (44 10)  (482 506)  (482 506)  LC_5 Logic Functioning bit
 (45 10)  (483 506)  (483 506)  LC_5 Logic Functioning bit
 (51 10)  (489 506)  (489 506)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (455 507)  (455 507)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (460 507)  (460 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 507)  (461 507)  routing T_9_31.sp4_h_r_46 <X> T_9_31.lc_trk_g2_6
 (24 11)  (462 507)  (462 507)  routing T_9_31.sp4_h_r_46 <X> T_9_31.lc_trk_g2_6
 (25 11)  (463 507)  (463 507)  routing T_9_31.sp4_h_r_46 <X> T_9_31.lc_trk_g2_6
 (32 11)  (470 507)  (470 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (472 507)  (472 507)  routing T_9_31.lc_trk_g1_2 <X> T_9_31.input_2_5
 (35 11)  (473 507)  (473 507)  routing T_9_31.lc_trk_g1_2 <X> T_9_31.input_2_5
 (36 11)  (474 507)  (474 507)  LC_5 Logic Functioning bit
 (39 11)  (477 507)  (477 507)  LC_5 Logic Functioning bit
 (41 11)  (479 507)  (479 507)  LC_5 Logic Functioning bit
 (42 11)  (480 507)  (480 507)  LC_5 Logic Functioning bit
 (27 12)  (465 508)  (465 508)  routing T_9_31.lc_trk_g1_6 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 508)  (467 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 508)  (468 508)  routing T_9_31.lc_trk_g1_6 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 508)  (470 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (473 508)  (473 508)  routing T_9_31.lc_trk_g0_4 <X> T_9_31.input_2_6
 (36 12)  (474 508)  (474 508)  LC_6 Logic Functioning bit
 (39 12)  (477 508)  (477 508)  LC_6 Logic Functioning bit
 (41 12)  (479 508)  (479 508)  LC_6 Logic Functioning bit
 (42 12)  (480 508)  (480 508)  LC_6 Logic Functioning bit
 (44 12)  (482 508)  (482 508)  LC_6 Logic Functioning bit
 (45 12)  (483 508)  (483 508)  LC_6 Logic Functioning bit
 (30 13)  (468 509)  (468 509)  routing T_9_31.lc_trk_g1_6 <X> T_9_31.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 509)  (470 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (474 509)  (474 509)  LC_6 Logic Functioning bit
 (39 13)  (477 509)  (477 509)  LC_6 Logic Functioning bit
 (41 13)  (479 509)  (479 509)  LC_6 Logic Functioning bit
 (42 13)  (480 509)  (480 509)  LC_6 Logic Functioning bit
 (17 14)  (455 510)  (455 510)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 510)  (456 510)  routing T_9_31.wire_logic_cluster/lc_5/out <X> T_9_31.lc_trk_g3_5
 (28 14)  (466 510)  (466 510)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 510)  (467 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 510)  (468 510)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 510)  (470 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (473 510)  (473 510)  routing T_9_31.lc_trk_g2_7 <X> T_9_31.input_2_7
 (36 14)  (474 510)  (474 510)  LC_7 Logic Functioning bit
 (39 14)  (477 510)  (477 510)  LC_7 Logic Functioning bit
 (41 14)  (479 510)  (479 510)  LC_7 Logic Functioning bit
 (42 14)  (480 510)  (480 510)  LC_7 Logic Functioning bit
 (44 14)  (482 510)  (482 510)  LC_7 Logic Functioning bit
 (45 14)  (483 510)  (483 510)  LC_7 Logic Functioning bit
 (11 15)  (449 511)  (449 511)  routing T_9_31.sp4_h_r_11 <X> T_9_31.sp4_h_l_46
 (30 15)  (468 511)  (468 511)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 511)  (470 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 511)  (471 511)  routing T_9_31.lc_trk_g2_7 <X> T_9_31.input_2_7
 (35 15)  (473 511)  (473 511)  routing T_9_31.lc_trk_g2_7 <X> T_9_31.input_2_7
 (36 15)  (474 511)  (474 511)  LC_7 Logic Functioning bit
 (39 15)  (477 511)  (477 511)  LC_7 Logic Functioning bit
 (41 15)  (479 511)  (479 511)  LC_7 Logic Functioning bit
 (42 15)  (480 511)  (480 511)  LC_7 Logic Functioning bit
 (46 15)  (484 511)  (484 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_31

 (12 0)  (504 496)  (504 496)  routing T_10_31.sp4_v_b_2 <X> T_10_31.sp4_h_r_2
 (21 0)  (513 496)  (513 496)  routing T_10_31.sp4_h_r_11 <X> T_10_31.lc_trk_g0_3
 (22 0)  (514 496)  (514 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (515 496)  (515 496)  routing T_10_31.sp4_h_r_11 <X> T_10_31.lc_trk_g0_3
 (24 0)  (516 496)  (516 496)  routing T_10_31.sp4_h_r_11 <X> T_10_31.lc_trk_g0_3
 (29 0)  (521 496)  (521 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 496)  (523 496)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 496)  (524 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 496)  (525 496)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 496)  (526 496)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 496)  (529 496)  LC_0 Logic Functioning bit
 (39 0)  (531 496)  (531 496)  LC_0 Logic Functioning bit
 (46 0)  (538 496)  (538 496)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (539 496)  (539 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (503 497)  (503 497)  routing T_10_31.sp4_v_b_2 <X> T_10_31.sp4_h_r_2
 (14 1)  (506 497)  (506 497)  routing T_10_31.sp4_h_r_0 <X> T_10_31.lc_trk_g0_0
 (15 1)  (507 497)  (507 497)  routing T_10_31.sp4_h_r_0 <X> T_10_31.lc_trk_g0_0
 (16 1)  (508 497)  (508 497)  routing T_10_31.sp4_h_r_0 <X> T_10_31.lc_trk_g0_0
 (17 1)  (509 497)  (509 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (514 497)  (514 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 497)  (517 497)  routing T_10_31.sp4_r_v_b_33 <X> T_10_31.lc_trk_g0_2
 (30 1)  (522 497)  (522 497)  routing T_10_31.lc_trk_g0_3 <X> T_10_31.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 497)  (523 497)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 497)  (529 497)  LC_0 Logic Functioning bit
 (39 1)  (531 497)  (531 497)  LC_0 Logic Functioning bit
 (48 1)  (540 497)  (540 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (545 497)  (545 497)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 498)  (492 498)  routing T_10_31.glb_netwk_3 <X> T_10_31.wire_logic_cluster/lc_7/clk
 (2 2)  (494 498)  (494 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (509 498)  (509 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (518 498)  (518 498)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (32 2)  (524 498)  (524 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 498)  (525 498)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 498)  (526 498)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 498)  (528 498)  LC_1 Logic Functioning bit
 (38 2)  (530 498)  (530 498)  LC_1 Logic Functioning bit
 (0 3)  (492 499)  (492 499)  routing T_10_31.glb_netwk_3 <X> T_10_31.wire_logic_cluster/lc_7/clk
 (18 3)  (510 499)  (510 499)  routing T_10_31.sp4_r_v_b_29 <X> T_10_31.lc_trk_g0_5
 (26 3)  (518 499)  (518 499)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 499)  (519 499)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 499)  (520 499)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 499)  (521 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 499)  (523 499)  routing T_10_31.lc_trk_g3_3 <X> T_10_31.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 499)  (529 499)  LC_1 Logic Functioning bit
 (39 3)  (531 499)  (531 499)  LC_1 Logic Functioning bit
 (1 4)  (493 500)  (493 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (28 4)  (520 500)  (520 500)  routing T_10_31.lc_trk_g2_1 <X> T_10_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 500)  (521 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 500)  (523 500)  routing T_10_31.lc_trk_g0_5 <X> T_10_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 500)  (524 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 500)  (528 500)  LC_2 Logic Functioning bit
 (37 4)  (529 500)  (529 500)  LC_2 Logic Functioning bit
 (41 4)  (533 500)  (533 500)  LC_2 Logic Functioning bit
 (43 4)  (535 500)  (535 500)  LC_2 Logic Functioning bit
 (45 4)  (537 500)  (537 500)  LC_2 Logic Functioning bit
 (50 4)  (542 500)  (542 500)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (493 501)  (493 501)  routing T_10_31.lc_trk_g0_2 <X> T_10_31.wire_logic_cluster/lc_7/cen
 (29 5)  (521 501)  (521 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 501)  (528 501)  LC_2 Logic Functioning bit
 (37 5)  (529 501)  (529 501)  LC_2 Logic Functioning bit
 (40 5)  (532 501)  (532 501)  LC_2 Logic Functioning bit
 (41 5)  (533 501)  (533 501)  LC_2 Logic Functioning bit
 (42 5)  (534 501)  (534 501)  LC_2 Logic Functioning bit
 (43 5)  (535 501)  (535 501)  LC_2 Logic Functioning bit
 (51 5)  (543 501)  (543 501)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (544 501)  (544 501)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (509 502)  (509 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (513 502)  (513 502)  routing T_10_31.sp4_h_l_2 <X> T_10_31.lc_trk_g1_7
 (22 6)  (514 502)  (514 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (515 502)  (515 502)  routing T_10_31.sp4_h_l_2 <X> T_10_31.lc_trk_g1_7
 (24 6)  (516 502)  (516 502)  routing T_10_31.sp4_h_l_2 <X> T_10_31.lc_trk_g1_7
 (25 6)  (517 502)  (517 502)  routing T_10_31.lft_op_6 <X> T_10_31.lc_trk_g1_6
 (26 6)  (518 502)  (518 502)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_3/in_0
 (31 6)  (523 502)  (523 502)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 502)  (524 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 502)  (525 502)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 502)  (526 502)  routing T_10_31.lc_trk_g3_5 <X> T_10_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 502)  (528 502)  LC_3 Logic Functioning bit
 (38 6)  (530 502)  (530 502)  LC_3 Logic Functioning bit
 (18 7)  (510 503)  (510 503)  routing T_10_31.sp4_r_v_b_29 <X> T_10_31.lc_trk_g1_5
 (22 7)  (514 503)  (514 503)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 503)  (516 503)  routing T_10_31.lft_op_6 <X> T_10_31.lc_trk_g1_6
 (26 7)  (518 503)  (518 503)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 503)  (519 503)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 503)  (520 503)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 503)  (521 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 503)  (529 503)  LC_3 Logic Functioning bit
 (39 7)  (531 503)  (531 503)  LC_3 Logic Functioning bit
 (16 8)  (508 504)  (508 504)  routing T_10_31.sp4_v_b_33 <X> T_10_31.lc_trk_g2_1
 (17 8)  (509 504)  (509 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 504)  (510 504)  routing T_10_31.sp4_v_b_33 <X> T_10_31.lc_trk_g2_1
 (26 8)  (518 504)  (518 504)  routing T_10_31.lc_trk_g1_5 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 504)  (520 504)  routing T_10_31.lc_trk_g2_1 <X> T_10_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 504)  (521 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 504)  (524 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 504)  (525 504)  routing T_10_31.lc_trk_g3_0 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 504)  (526 504)  routing T_10_31.lc_trk_g3_0 <X> T_10_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 504)  (528 504)  LC_4 Logic Functioning bit
 (37 8)  (529 504)  (529 504)  LC_4 Logic Functioning bit
 (39 8)  (531 504)  (531 504)  LC_4 Logic Functioning bit
 (43 8)  (535 504)  (535 504)  LC_4 Logic Functioning bit
 (45 8)  (537 504)  (537 504)  LC_4 Logic Functioning bit
 (50 8)  (542 504)  (542 504)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (506 505)  (506 505)  routing T_10_31.tnl_op_0 <X> T_10_31.lc_trk_g2_0
 (15 9)  (507 505)  (507 505)  routing T_10_31.tnl_op_0 <X> T_10_31.lc_trk_g2_0
 (17 9)  (509 505)  (509 505)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (510 505)  (510 505)  routing T_10_31.sp4_v_b_33 <X> T_10_31.lc_trk_g2_1
 (27 9)  (519 505)  (519 505)  routing T_10_31.lc_trk_g1_5 <X> T_10_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 505)  (521 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 505)  (528 505)  LC_4 Logic Functioning bit
 (37 9)  (529 505)  (529 505)  LC_4 Logic Functioning bit
 (38 9)  (530 505)  (530 505)  LC_4 Logic Functioning bit
 (41 9)  (533 505)  (533 505)  LC_4 Logic Functioning bit
 (42 9)  (534 505)  (534 505)  LC_4 Logic Functioning bit
 (43 9)  (535 505)  (535 505)  LC_4 Logic Functioning bit
 (51 9)  (543 505)  (543 505)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (544 505)  (544 505)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (26 10)  (518 506)  (518 506)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (32 10)  (524 506)  (524 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 506)  (525 506)  routing T_10_31.lc_trk_g2_0 <X> T_10_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 506)  (528 506)  LC_5 Logic Functioning bit
 (38 10)  (530 506)  (530 506)  LC_5 Logic Functioning bit
 (26 11)  (518 507)  (518 507)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 507)  (519 507)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 507)  (520 507)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 507)  (521 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 507)  (529 507)  LC_5 Logic Functioning bit
 (39 11)  (531 507)  (531 507)  LC_5 Logic Functioning bit
 (22 12)  (514 508)  (514 508)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 508)  (516 508)  routing T_10_31.tnl_op_3 <X> T_10_31.lc_trk_g3_3
 (26 12)  (518 508)  (518 508)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 508)  (520 508)  routing T_10_31.lc_trk_g2_1 <X> T_10_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 508)  (521 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 508)  (523 508)  routing T_10_31.lc_trk_g0_5 <X> T_10_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 508)  (524 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 508)  (528 508)  LC_6 Logic Functioning bit
 (37 12)  (529 508)  (529 508)  LC_6 Logic Functioning bit
 (40 12)  (532 508)  (532 508)  LC_6 Logic Functioning bit
 (41 12)  (533 508)  (533 508)  LC_6 Logic Functioning bit
 (42 12)  (534 508)  (534 508)  LC_6 Logic Functioning bit
 (43 12)  (535 508)  (535 508)  LC_6 Logic Functioning bit
 (45 12)  (537 508)  (537 508)  LC_6 Logic Functioning bit
 (47 12)  (539 508)  (539 508)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (542 508)  (542 508)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (543 508)  (543 508)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (544 508)  (544 508)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (496 509)  (496 509)  routing T_10_31.sp4_v_t_41 <X> T_10_31.sp4_h_r_9
 (15 13)  (507 509)  (507 509)  routing T_10_31.tnr_op_0 <X> T_10_31.lc_trk_g3_0
 (17 13)  (509 509)  (509 509)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (513 509)  (513 509)  routing T_10_31.tnl_op_3 <X> T_10_31.lc_trk_g3_3
 (26 13)  (518 509)  (518 509)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 509)  (519 509)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 509)  (520 509)  routing T_10_31.lc_trk_g3_7 <X> T_10_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 509)  (521 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 509)  (528 509)  LC_6 Logic Functioning bit
 (37 13)  (529 509)  (529 509)  LC_6 Logic Functioning bit
 (41 13)  (533 509)  (533 509)  LC_6 Logic Functioning bit
 (43 13)  (535 509)  (535 509)  LC_6 Logic Functioning bit
 (48 13)  (540 509)  (540 509)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (507 510)  (507 510)  routing T_10_31.tnl_op_5 <X> T_10_31.lc_trk_g3_5
 (17 14)  (509 510)  (509 510)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (514 510)  (514 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (517 510)  (517 510)  routing T_10_31.sp4_v_b_30 <X> T_10_31.lc_trk_g3_6
 (26 14)  (518 510)  (518 510)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 510)  (519 510)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 510)  (521 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 510)  (522 510)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 510)  (523 510)  routing T_10_31.lc_trk_g1_5 <X> T_10_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 510)  (524 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 510)  (526 510)  routing T_10_31.lc_trk_g1_5 <X> T_10_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 510)  (527 510)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.input_2_7
 (36 14)  (528 510)  (528 510)  LC_7 Logic Functioning bit
 (40 14)  (532 510)  (532 510)  LC_7 Logic Functioning bit
 (42 14)  (534 510)  (534 510)  LC_7 Logic Functioning bit
 (45 14)  (537 510)  (537 510)  LC_7 Logic Functioning bit
 (18 15)  (510 511)  (510 511)  routing T_10_31.tnl_op_5 <X> T_10_31.lc_trk_g3_5
 (22 15)  (514 511)  (514 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 511)  (515 511)  routing T_10_31.sp4_v_b_30 <X> T_10_31.lc_trk_g3_6
 (26 15)  (518 511)  (518 511)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 511)  (519 511)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 511)  (520 511)  routing T_10_31.lc_trk_g3_6 <X> T_10_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 511)  (521 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 511)  (522 511)  routing T_10_31.lc_trk_g1_7 <X> T_10_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 511)  (524 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (526 511)  (526 511)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.input_2_7
 (35 15)  (527 511)  (527 511)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.input_2_7
 (37 15)  (529 511)  (529 511)  LC_7 Logic Functioning bit
 (40 15)  (532 511)  (532 511)  LC_7 Logic Functioning bit
 (42 15)  (534 511)  (534 511)  LC_7 Logic Functioning bit
 (46 15)  (538 511)  (538 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_31

 (11 0)  (557 496)  (557 496)  routing T_11_31.sp4_v_t_46 <X> T_11_31.sp4_v_b_2
 (16 0)  (562 496)  (562 496)  routing T_11_31.sp4_v_b_1 <X> T_11_31.lc_trk_g0_1
 (17 0)  (563 496)  (563 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (564 496)  (564 496)  routing T_11_31.sp4_v_b_1 <X> T_11_31.lc_trk_g0_1
 (21 0)  (567 496)  (567 496)  routing T_11_31.sp4_h_r_11 <X> T_11_31.lc_trk_g0_3
 (22 0)  (568 496)  (568 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 496)  (569 496)  routing T_11_31.sp4_h_r_11 <X> T_11_31.lc_trk_g0_3
 (24 0)  (570 496)  (570 496)  routing T_11_31.sp4_h_r_11 <X> T_11_31.lc_trk_g0_3
 (26 0)  (572 496)  (572 496)  routing T_11_31.lc_trk_g2_6 <X> T_11_31.wire_logic_cluster/lc_0/in_0
 (32 0)  (578 496)  (578 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 496)  (583 496)  LC_0 Logic Functioning bit
 (39 0)  (585 496)  (585 496)  LC_0 Logic Functioning bit
 (41 0)  (587 496)  (587 496)  LC_0 Logic Functioning bit
 (43 0)  (589 496)  (589 496)  LC_0 Logic Functioning bit
 (12 1)  (558 497)  (558 497)  routing T_11_31.sp4_v_t_46 <X> T_11_31.sp4_v_b_2
 (13 1)  (559 497)  (559 497)  routing T_11_31.sp4_v_t_44 <X> T_11_31.sp4_h_r_2
 (14 1)  (560 497)  (560 497)  routing T_11_31.top_op_0 <X> T_11_31.lc_trk_g0_0
 (15 1)  (561 497)  (561 497)  routing T_11_31.top_op_0 <X> T_11_31.lc_trk_g0_0
 (17 1)  (563 497)  (563 497)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (568 497)  (568 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 497)  (571 497)  routing T_11_31.sp4_r_v_b_33 <X> T_11_31.lc_trk_g0_2
 (26 1)  (572 497)  (572 497)  routing T_11_31.lc_trk_g2_6 <X> T_11_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 497)  (574 497)  routing T_11_31.lc_trk_g2_6 <X> T_11_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 497)  (575 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 497)  (577 497)  routing T_11_31.lc_trk_g0_3 <X> T_11_31.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 497)  (582 497)  LC_0 Logic Functioning bit
 (38 1)  (584 497)  (584 497)  LC_0 Logic Functioning bit
 (40 1)  (586 497)  (586 497)  LC_0 Logic Functioning bit
 (42 1)  (588 497)  (588 497)  LC_0 Logic Functioning bit
 (0 2)  (546 498)  (546 498)  routing T_11_31.glb_netwk_3 <X> T_11_31.wire_logic_cluster/lc_7/clk
 (2 2)  (548 498)  (548 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 498)  (560 498)  routing T_11_31.wire_logic_cluster/lc_4/out <X> T_11_31.lc_trk_g0_4
 (25 2)  (571 498)  (571 498)  routing T_11_31.wire_logic_cluster/lc_6/out <X> T_11_31.lc_trk_g0_6
 (29 2)  (575 498)  (575 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 498)  (576 498)  routing T_11_31.lc_trk_g0_6 <X> T_11_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 498)  (578 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (584 498)  (584 498)  LC_1 Logic Functioning bit
 (39 2)  (585 498)  (585 498)  LC_1 Logic Functioning bit
 (50 2)  (596 498)  (596 498)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 499)  (546 499)  routing T_11_31.glb_netwk_3 <X> T_11_31.wire_logic_cluster/lc_7/clk
 (17 3)  (563 499)  (563 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 499)  (568 499)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (572 499)  (572 499)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 499)  (573 499)  routing T_11_31.lc_trk_g1_2 <X> T_11_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 499)  (575 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 499)  (576 499)  routing T_11_31.lc_trk_g0_6 <X> T_11_31.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 499)  (577 499)  routing T_11_31.lc_trk_g0_2 <X> T_11_31.wire_logic_cluster/lc_1/in_3
 (38 3)  (584 499)  (584 499)  LC_1 Logic Functioning bit
 (39 3)  (585 499)  (585 499)  LC_1 Logic Functioning bit
 (40 3)  (586 499)  (586 499)  LC_1 Logic Functioning bit
 (41 3)  (587 499)  (587 499)  LC_1 Logic Functioning bit
 (42 3)  (588 499)  (588 499)  LC_1 Logic Functioning bit
 (43 3)  (589 499)  (589 499)  LC_1 Logic Functioning bit
 (0 4)  (546 500)  (546 500)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_7/cen
 (1 4)  (547 500)  (547 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (550 500)  (550 500)  routing T_11_31.sp4_v_t_42 <X> T_11_31.sp4_v_b_3
 (6 4)  (552 500)  (552 500)  routing T_11_31.sp4_v_t_42 <X> T_11_31.sp4_v_b_3
 (22 4)  (568 500)  (568 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (572 500)  (572 500)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 500)  (573 500)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 500)  (574 500)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 500)  (575 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 500)  (576 500)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 500)  (577 500)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 500)  (578 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 500)  (579 500)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 500)  (582 500)  LC_2 Logic Functioning bit
 (38 4)  (584 500)  (584 500)  LC_2 Logic Functioning bit
 (42 4)  (588 500)  (588 500)  LC_2 Logic Functioning bit
 (43 4)  (589 500)  (589 500)  LC_2 Logic Functioning bit
 (45 4)  (591 500)  (591 500)  LC_2 Logic Functioning bit
 (50 4)  (596 500)  (596 500)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 501)  (546 501)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_7/cen
 (1 5)  (547 501)  (547 501)  routing T_11_31.lc_trk_g3_3 <X> T_11_31.wire_logic_cluster/lc_7/cen
 (16 5)  (562 501)  (562 501)  routing T_11_31.sp12_h_r_8 <X> T_11_31.lc_trk_g1_0
 (17 5)  (563 501)  (563 501)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (568 501)  (568 501)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (569 501)  (569 501)  routing T_11_31.sp12_h_r_10 <X> T_11_31.lc_trk_g1_2
 (26 5)  (572 501)  (572 501)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 501)  (573 501)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 501)  (575 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (42 5)  (588 501)  (588 501)  LC_2 Logic Functioning bit
 (43 5)  (589 501)  (589 501)  LC_2 Logic Functioning bit
 (48 5)  (594 501)  (594 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (561 502)  (561 502)  routing T_11_31.top_op_5 <X> T_11_31.lc_trk_g1_5
 (17 6)  (563 502)  (563 502)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (568 502)  (568 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (573 502)  (573 502)  routing T_11_31.lc_trk_g3_1 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 502)  (574 502)  routing T_11_31.lc_trk_g3_1 <X> T_11_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 502)  (575 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 502)  (577 502)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 502)  (578 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 502)  (580 502)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 502)  (582 502)  LC_3 Logic Functioning bit
 (38 6)  (584 502)  (584 502)  LC_3 Logic Functioning bit
 (18 7)  (564 503)  (564 503)  routing T_11_31.top_op_5 <X> T_11_31.lc_trk_g1_5
 (31 7)  (577 503)  (577 503)  routing T_11_31.lc_trk_g1_7 <X> T_11_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 503)  (582 503)  LC_3 Logic Functioning bit
 (38 7)  (584 503)  (584 503)  LC_3 Logic Functioning bit
 (15 8)  (561 504)  (561 504)  routing T_11_31.sp4_v_t_28 <X> T_11_31.lc_trk_g2_1
 (16 8)  (562 504)  (562 504)  routing T_11_31.sp4_v_t_28 <X> T_11_31.lc_trk_g2_1
 (17 8)  (563 504)  (563 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (568 504)  (568 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (573 504)  (573 504)  routing T_11_31.lc_trk_g3_0 <X> T_11_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 504)  (574 504)  routing T_11_31.lc_trk_g3_0 <X> T_11_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 504)  (575 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 504)  (577 504)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 504)  (578 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 504)  (579 504)  routing T_11_31.lc_trk_g2_5 <X> T_11_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 504)  (582 504)  LC_4 Logic Functioning bit
 (37 8)  (583 504)  (583 504)  LC_4 Logic Functioning bit
 (41 8)  (587 504)  (587 504)  LC_4 Logic Functioning bit
 (43 8)  (589 504)  (589 504)  LC_4 Logic Functioning bit
 (45 8)  (591 504)  (591 504)  LC_4 Logic Functioning bit
 (50 8)  (596 504)  (596 504)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 504)  (597 504)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (554 505)  (554 505)  routing T_11_31.sp4_h_r_7 <X> T_11_31.sp4_v_b_7
 (26 9)  (572 505)  (572 505)  routing T_11_31.lc_trk_g0_2 <X> T_11_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 505)  (575 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 505)  (582 505)  LC_4 Logic Functioning bit
 (37 9)  (583 505)  (583 505)  LC_4 Logic Functioning bit
 (40 9)  (586 505)  (586 505)  LC_4 Logic Functioning bit
 (41 9)  (587 505)  (587 505)  LC_4 Logic Functioning bit
 (42 9)  (588 505)  (588 505)  LC_4 Logic Functioning bit
 (43 9)  (589 505)  (589 505)  LC_4 Logic Functioning bit
 (46 9)  (592 505)  (592 505)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (594 505)  (594 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (562 506)  (562 506)  routing T_11_31.sp4_v_t_16 <X> T_11_31.lc_trk_g2_5
 (17 10)  (563 506)  (563 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 506)  (564 506)  routing T_11_31.sp4_v_t_16 <X> T_11_31.lc_trk_g2_5
 (31 10)  (577 506)  (577 506)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 506)  (578 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 506)  (580 506)  routing T_11_31.lc_trk_g1_5 <X> T_11_31.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 506)  (583 506)  LC_5 Logic Functioning bit
 (39 10)  (585 506)  (585 506)  LC_5 Logic Functioning bit
 (41 10)  (587 506)  (587 506)  LC_5 Logic Functioning bit
 (43 10)  (589 506)  (589 506)  LC_5 Logic Functioning bit
 (22 11)  (568 507)  (568 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (573 507)  (573 507)  routing T_11_31.lc_trk_g1_0 <X> T_11_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 507)  (575 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 507)  (582 507)  LC_5 Logic Functioning bit
 (38 11)  (584 507)  (584 507)  LC_5 Logic Functioning bit
 (40 11)  (586 507)  (586 507)  LC_5 Logic Functioning bit
 (42 11)  (588 507)  (588 507)  LC_5 Logic Functioning bit
 (46 11)  (592 507)  (592 507)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (13 12)  (559 508)  (559 508)  routing T_11_31.sp4_v_t_46 <X> T_11_31.sp4_v_b_11
 (14 12)  (560 508)  (560 508)  routing T_11_31.wire_logic_cluster/lc_0/out <X> T_11_31.lc_trk_g3_0
 (15 12)  (561 508)  (561 508)  routing T_11_31.sp4_h_r_25 <X> T_11_31.lc_trk_g3_1
 (16 12)  (562 508)  (562 508)  routing T_11_31.sp4_h_r_25 <X> T_11_31.lc_trk_g3_1
 (17 12)  (563 508)  (563 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (567 508)  (567 508)  routing T_11_31.sp4_h_r_35 <X> T_11_31.lc_trk_g3_3
 (22 12)  (568 508)  (568 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 508)  (569 508)  routing T_11_31.sp4_h_r_35 <X> T_11_31.lc_trk_g3_3
 (24 12)  (570 508)  (570 508)  routing T_11_31.sp4_h_r_35 <X> T_11_31.lc_trk_g3_3
 (29 12)  (575 508)  (575 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 508)  (578 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 508)  (579 508)  routing T_11_31.lc_trk_g2_1 <X> T_11_31.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 508)  (584 508)  LC_6 Logic Functioning bit
 (39 12)  (585 508)  (585 508)  LC_6 Logic Functioning bit
 (42 12)  (588 508)  (588 508)  LC_6 Logic Functioning bit
 (43 12)  (589 508)  (589 508)  LC_6 Logic Functioning bit
 (50 12)  (596 508)  (596 508)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (597 508)  (597 508)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (563 509)  (563 509)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (564 509)  (564 509)  routing T_11_31.sp4_h_r_25 <X> T_11_31.lc_trk_g3_1
 (26 13)  (572 509)  (572 509)  routing T_11_31.lc_trk_g1_3 <X> T_11_31.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 509)  (573 509)  routing T_11_31.lc_trk_g1_3 <X> T_11_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 509)  (575 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 509)  (582 509)  LC_6 Logic Functioning bit
 (37 13)  (583 509)  (583 509)  LC_6 Logic Functioning bit
 (40 13)  (586 509)  (586 509)  LC_6 Logic Functioning bit
 (41 13)  (587 509)  (587 509)  LC_6 Logic Functioning bit
 (14 14)  (560 510)  (560 510)  routing T_11_31.sp4_h_r_44 <X> T_11_31.lc_trk_g3_4
 (29 14)  (575 510)  (575 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 510)  (577 510)  routing T_11_31.lc_trk_g0_4 <X> T_11_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 510)  (578 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 510)  (582 510)  LC_7 Logic Functioning bit
 (37 14)  (583 510)  (583 510)  LC_7 Logic Functioning bit
 (38 14)  (584 510)  (584 510)  LC_7 Logic Functioning bit
 (39 14)  (585 510)  (585 510)  LC_7 Logic Functioning bit
 (14 15)  (560 511)  (560 511)  routing T_11_31.sp4_h_r_44 <X> T_11_31.lc_trk_g3_4
 (15 15)  (561 511)  (561 511)  routing T_11_31.sp4_h_r_44 <X> T_11_31.lc_trk_g3_4
 (16 15)  (562 511)  (562 511)  routing T_11_31.sp4_h_r_44 <X> T_11_31.lc_trk_g3_4
 (17 15)  (563 511)  (563 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (572 511)  (572 511)  routing T_11_31.lc_trk_g2_3 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 511)  (574 511)  routing T_11_31.lc_trk_g2_3 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 511)  (575 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (40 15)  (586 511)  (586 511)  LC_7 Logic Functioning bit
 (41 15)  (587 511)  (587 511)  LC_7 Logic Functioning bit
 (42 15)  (588 511)  (588 511)  LC_7 Logic Functioning bit
 (43 15)  (589 511)  (589 511)  LC_7 Logic Functioning bit
 (46 15)  (592 511)  (592 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_31

 (15 0)  (615 496)  (615 496)  routing T_12_31.top_op_1 <X> T_12_31.lc_trk_g0_1
 (17 0)  (617 496)  (617 496)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (621 496)  (621 496)  routing T_12_31.wire_logic_cluster/lc_3/out <X> T_12_31.lc_trk_g0_3
 (22 0)  (622 496)  (622 496)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (629 496)  (629 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 496)  (631 496)  routing T_12_31.lc_trk_g1_6 <X> T_12_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 496)  (632 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 496)  (634 496)  routing T_12_31.lc_trk_g1_6 <X> T_12_31.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 496)  (635 496)  routing T_12_31.lc_trk_g0_4 <X> T_12_31.input_2_0
 (38 0)  (638 496)  (638 496)  LC_0 Logic Functioning bit
 (39 0)  (639 496)  (639 496)  LC_0 Logic Functioning bit
 (42 0)  (642 496)  (642 496)  LC_0 Logic Functioning bit
 (43 0)  (643 496)  (643 496)  LC_0 Logic Functioning bit
 (16 1)  (616 497)  (616 497)  routing T_12_31.sp12_h_r_8 <X> T_12_31.lc_trk_g0_0
 (17 1)  (617 497)  (617 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (618 497)  (618 497)  routing T_12_31.top_op_1 <X> T_12_31.lc_trk_g0_1
 (27 1)  (627 497)  (627 497)  routing T_12_31.lc_trk_g3_1 <X> T_12_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 497)  (628 497)  routing T_12_31.lc_trk_g3_1 <X> T_12_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 497)  (629 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 497)  (631 497)  routing T_12_31.lc_trk_g1_6 <X> T_12_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 497)  (632 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 497)  (636 497)  LC_0 Logic Functioning bit
 (37 1)  (637 497)  (637 497)  LC_0 Logic Functioning bit
 (40 1)  (640 497)  (640 497)  LC_0 Logic Functioning bit
 (41 1)  (641 497)  (641 497)  LC_0 Logic Functioning bit
 (48 1)  (648 497)  (648 497)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 498)  (600 498)  routing T_12_31.glb_netwk_3 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (2 2)  (602 498)  (602 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (616 498)  (616 498)  routing T_12_31.sp12_h_r_13 <X> T_12_31.lc_trk_g0_5
 (17 2)  (617 498)  (617 498)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (627 498)  (627 498)  routing T_12_31.lc_trk_g1_3 <X> T_12_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 498)  (629 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 498)  (631 498)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 498)  (632 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (638 498)  (638 498)  LC_1 Logic Functioning bit
 (39 2)  (639 498)  (639 498)  LC_1 Logic Functioning bit
 (50 2)  (650 498)  (650 498)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 499)  (600 499)  routing T_12_31.glb_netwk_3 <X> T_12_31.wire_logic_cluster/lc_7/clk
 (15 3)  (615 499)  (615 499)  routing T_12_31.bot_op_4 <X> T_12_31.lc_trk_g0_4
 (17 3)  (617 499)  (617 499)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (622 499)  (622 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 499)  (625 499)  routing T_12_31.sp4_r_v_b_30 <X> T_12_31.lc_trk_g0_6
 (27 3)  (627 499)  (627 499)  routing T_12_31.lc_trk_g3_0 <X> T_12_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 499)  (628 499)  routing T_12_31.lc_trk_g3_0 <X> T_12_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 499)  (629 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 499)  (630 499)  routing T_12_31.lc_trk_g1_3 <X> T_12_31.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 499)  (631 499)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_1/in_3
 (38 3)  (638 499)  (638 499)  LC_1 Logic Functioning bit
 (39 3)  (639 499)  (639 499)  LC_1 Logic Functioning bit
 (40 3)  (640 499)  (640 499)  LC_1 Logic Functioning bit
 (41 3)  (641 499)  (641 499)  LC_1 Logic Functioning bit
 (42 3)  (642 499)  (642 499)  LC_1 Logic Functioning bit
 (43 3)  (643 499)  (643 499)  LC_1 Logic Functioning bit
 (0 4)  (600 500)  (600 500)  routing T_12_31.lc_trk_g2_2 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (1 4)  (601 500)  (601 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (602 500)  (602 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (10 4)  (610 500)  (610 500)  routing T_12_31.sp4_v_t_46 <X> T_12_31.sp4_h_r_4
 (14 4)  (614 500)  (614 500)  routing T_12_31.sp4_v_b_0 <X> T_12_31.lc_trk_g1_0
 (21 4)  (621 500)  (621 500)  routing T_12_31.sp4_h_r_11 <X> T_12_31.lc_trk_g1_3
 (22 4)  (622 500)  (622 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 500)  (623 500)  routing T_12_31.sp4_h_r_11 <X> T_12_31.lc_trk_g1_3
 (24 4)  (624 500)  (624 500)  routing T_12_31.sp4_h_r_11 <X> T_12_31.lc_trk_g1_3
 (26 4)  (626 500)  (626 500)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 500)  (628 500)  routing T_12_31.lc_trk_g2_5 <X> T_12_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 500)  (629 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 500)  (630 500)  routing T_12_31.lc_trk_g2_5 <X> T_12_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 500)  (631 500)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 500)  (632 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 500)  (633 500)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 500)  (634 500)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 500)  (636 500)  LC_2 Logic Functioning bit
 (38 4)  (638 500)  (638 500)  LC_2 Logic Functioning bit
 (42 4)  (642 500)  (642 500)  LC_2 Logic Functioning bit
 (43 4)  (643 500)  (643 500)  LC_2 Logic Functioning bit
 (45 4)  (645 500)  (645 500)  LC_2 Logic Functioning bit
 (50 4)  (650 500)  (650 500)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (651 500)  (651 500)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (601 501)  (601 501)  routing T_12_31.lc_trk_g2_2 <X> T_12_31.wire_logic_cluster/lc_7/cen
 (6 5)  (606 501)  (606 501)  routing T_12_31.sp4_h_l_38 <X> T_12_31.sp4_h_r_3
 (16 5)  (616 501)  (616 501)  routing T_12_31.sp4_v_b_0 <X> T_12_31.lc_trk_g1_0
 (17 5)  (617 501)  (617 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (626 501)  (626 501)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 501)  (627 501)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 501)  (629 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (42 5)  (642 501)  (642 501)  LC_2 Logic Functioning bit
 (43 5)  (643 501)  (643 501)  LC_2 Logic Functioning bit
 (48 5)  (648 501)  (648 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (621 502)  (621 502)  routing T_12_31.sp4_v_b_7 <X> T_12_31.lc_trk_g1_7
 (22 6)  (622 502)  (622 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 502)  (623 502)  routing T_12_31.sp4_v_b_7 <X> T_12_31.lc_trk_g1_7
 (25 6)  (625 502)  (625 502)  routing T_12_31.sp4_v_t_3 <X> T_12_31.lc_trk_g1_6
 (26 6)  (626 502)  (626 502)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 502)  (629 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 502)  (630 502)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 502)  (631 502)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 502)  (632 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 502)  (634 502)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 502)  (636 502)  LC_3 Logic Functioning bit
 (37 6)  (637 502)  (637 502)  LC_3 Logic Functioning bit
 (38 6)  (638 502)  (638 502)  LC_3 Logic Functioning bit
 (39 6)  (639 502)  (639 502)  LC_3 Logic Functioning bit
 (40 6)  (640 502)  (640 502)  LC_3 Logic Functioning bit
 (42 6)  (642 502)  (642 502)  LC_3 Logic Functioning bit
 (45 6)  (645 502)  (645 502)  LC_3 Logic Functioning bit
 (46 6)  (646 502)  (646 502)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (614 503)  (614 503)  routing T_12_31.top_op_4 <X> T_12_31.lc_trk_g1_4
 (15 7)  (615 503)  (615 503)  routing T_12_31.top_op_4 <X> T_12_31.lc_trk_g1_4
 (17 7)  (617 503)  (617 503)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (622 503)  (622 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 503)  (623 503)  routing T_12_31.sp4_v_t_3 <X> T_12_31.lc_trk_g1_6
 (25 7)  (625 503)  (625 503)  routing T_12_31.sp4_v_t_3 <X> T_12_31.lc_trk_g1_6
 (27 7)  (627 503)  (627 503)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 503)  (628 503)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 503)  (629 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 503)  (630 503)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 503)  (631 503)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 503)  (637 503)  LC_3 Logic Functioning bit
 (39 7)  (639 503)  (639 503)  LC_3 Logic Functioning bit
 (4 8)  (604 504)  (604 504)  routing T_12_31.sp4_v_t_47 <X> T_12_31.sp4_v_b_6
 (6 8)  (606 504)  (606 504)  routing T_12_31.sp4_v_t_47 <X> T_12_31.sp4_v_b_6
 (25 8)  (625 504)  (625 504)  routing T_12_31.sp4_h_r_42 <X> T_12_31.lc_trk_g2_2
 (29 8)  (629 504)  (629 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 504)  (631 504)  routing T_12_31.lc_trk_g1_4 <X> T_12_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 504)  (632 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 504)  (634 504)  routing T_12_31.lc_trk_g1_4 <X> T_12_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 504)  (636 504)  LC_4 Logic Functioning bit
 (37 8)  (637 504)  (637 504)  LC_4 Logic Functioning bit
 (38 8)  (638 504)  (638 504)  LC_4 Logic Functioning bit
 (39 8)  (639 504)  (639 504)  LC_4 Logic Functioning bit
 (46 8)  (646 504)  (646 504)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (622 505)  (622 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 505)  (623 505)  routing T_12_31.sp4_h_r_42 <X> T_12_31.lc_trk_g2_2
 (24 9)  (624 505)  (624 505)  routing T_12_31.sp4_h_r_42 <X> T_12_31.lc_trk_g2_2
 (25 9)  (625 505)  (625 505)  routing T_12_31.sp4_h_r_42 <X> T_12_31.lc_trk_g2_2
 (27 9)  (627 505)  (627 505)  routing T_12_31.lc_trk_g3_1 <X> T_12_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 505)  (628 505)  routing T_12_31.lc_trk_g3_1 <X> T_12_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 505)  (629 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 505)  (630 505)  routing T_12_31.lc_trk_g0_3 <X> T_12_31.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 505)  (640 505)  LC_4 Logic Functioning bit
 (41 9)  (641 505)  (641 505)  LC_4 Logic Functioning bit
 (42 9)  (642 505)  (642 505)  LC_4 Logic Functioning bit
 (43 9)  (643 505)  (643 505)  LC_4 Logic Functioning bit
 (48 9)  (648 505)  (648 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (615 506)  (615 506)  routing T_12_31.sp4_h_r_45 <X> T_12_31.lc_trk_g2_5
 (16 10)  (616 506)  (616 506)  routing T_12_31.sp4_h_r_45 <X> T_12_31.lc_trk_g2_5
 (17 10)  (617 506)  (617 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 506)  (618 506)  routing T_12_31.sp4_h_r_45 <X> T_12_31.lc_trk_g2_5
 (29 10)  (629 506)  (629 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (37 10)  (637 506)  (637 506)  LC_5 Logic Functioning bit
 (38 10)  (638 506)  (638 506)  LC_5 Logic Functioning bit
 (41 10)  (641 506)  (641 506)  LC_5 Logic Functioning bit
 (42 10)  (642 506)  (642 506)  LC_5 Logic Functioning bit
 (50 10)  (650 506)  (650 506)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (609 507)  (609 507)  routing T_12_31.sp4_v_b_7 <X> T_12_31.sp4_v_t_42
 (18 11)  (618 507)  (618 507)  routing T_12_31.sp4_h_r_45 <X> T_12_31.lc_trk_g2_5
 (37 11)  (637 507)  (637 507)  LC_5 Logic Functioning bit
 (38 11)  (638 507)  (638 507)  LC_5 Logic Functioning bit
 (41 11)  (641 507)  (641 507)  LC_5 Logic Functioning bit
 (42 11)  (642 507)  (642 507)  LC_5 Logic Functioning bit
 (8 12)  (608 508)  (608 508)  routing T_12_31.sp4_v_b_4 <X> T_12_31.sp4_h_r_10
 (9 12)  (609 508)  (609 508)  routing T_12_31.sp4_v_b_4 <X> T_12_31.sp4_h_r_10
 (10 12)  (610 508)  (610 508)  routing T_12_31.sp4_v_b_4 <X> T_12_31.sp4_h_r_10
 (15 12)  (615 508)  (615 508)  routing T_12_31.tnl_op_1 <X> T_12_31.lc_trk_g3_1
 (17 12)  (617 508)  (617 508)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (621 508)  (621 508)  routing T_12_31.sp4_h_r_43 <X> T_12_31.lc_trk_g3_3
 (22 12)  (622 508)  (622 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 508)  (623 508)  routing T_12_31.sp4_h_r_43 <X> T_12_31.lc_trk_g3_3
 (24 12)  (624 508)  (624 508)  routing T_12_31.sp4_h_r_43 <X> T_12_31.lc_trk_g3_3
 (26 12)  (626 508)  (626 508)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 508)  (627 508)  routing T_12_31.lc_trk_g1_0 <X> T_12_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 508)  (629 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 508)  (631 508)  routing T_12_31.lc_trk_g0_5 <X> T_12_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 508)  (632 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 508)  (636 508)  LC_6 Logic Functioning bit
 (37 12)  (637 508)  (637 508)  LC_6 Logic Functioning bit
 (39 12)  (639 508)  (639 508)  LC_6 Logic Functioning bit
 (43 12)  (643 508)  (643 508)  LC_6 Logic Functioning bit
 (50 12)  (650 508)  (650 508)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 509)  (615 509)  routing T_12_31.sp4_v_t_29 <X> T_12_31.lc_trk_g3_0
 (16 13)  (616 509)  (616 509)  routing T_12_31.sp4_v_t_29 <X> T_12_31.lc_trk_g3_0
 (17 13)  (617 509)  (617 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (618 509)  (618 509)  routing T_12_31.tnl_op_1 <X> T_12_31.lc_trk_g3_1
 (21 13)  (621 509)  (621 509)  routing T_12_31.sp4_h_r_43 <X> T_12_31.lc_trk_g3_3
 (26 13)  (626 509)  (626 509)  routing T_12_31.lc_trk_g0_6 <X> T_12_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 509)  (629 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 509)  (637 509)  LC_6 Logic Functioning bit
 (41 13)  (641 509)  (641 509)  LC_6 Logic Functioning bit
 (42 13)  (642 509)  (642 509)  LC_6 Logic Functioning bit
 (43 13)  (643 509)  (643 509)  LC_6 Logic Functioning bit
 (26 14)  (626 510)  (626 510)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 510)  (627 510)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 510)  (628 510)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 510)  (629 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 510)  (631 510)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 510)  (632 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 510)  (634 510)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 510)  (636 510)  LC_7 Logic Functioning bit
 (37 14)  (637 510)  (637 510)  LC_7 Logic Functioning bit
 (38 14)  (638 510)  (638 510)  LC_7 Logic Functioning bit
 (42 14)  (642 510)  (642 510)  LC_7 Logic Functioning bit
 (45 14)  (645 510)  (645 510)  LC_7 Logic Functioning bit
 (50 14)  (650 510)  (650 510)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (608 511)  (608 511)  routing T_12_31.sp4_v_b_7 <X> T_12_31.sp4_v_t_47
 (10 15)  (610 511)  (610 511)  routing T_12_31.sp4_v_b_7 <X> T_12_31.sp4_v_t_47
 (14 15)  (614 511)  (614 511)  routing T_12_31.sp4_r_v_b_44 <X> T_12_31.lc_trk_g3_4
 (17 15)  (617 511)  (617 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (627 511)  (627 511)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 511)  (628 511)  routing T_12_31.lc_trk_g3_4 <X> T_12_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 511)  (629 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 511)  (630 511)  routing T_12_31.lc_trk_g3_3 <X> T_12_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 511)  (631 511)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 511)  (636 511)  LC_7 Logic Functioning bit
 (43 15)  (643 511)  (643 511)  LC_7 Logic Functioning bit
 (51 15)  (651 511)  (651 511)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (652 511)  (652 511)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (653 511)  (653 511)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_31

 (15 0)  (669 496)  (669 496)  routing T_13_31.top_op_1 <X> T_13_31.lc_trk_g0_1
 (17 0)  (671 496)  (671 496)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (676 496)  (676 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 496)  (677 496)  routing T_13_31.sp12_h_r_11 <X> T_13_31.lc_trk_g0_3
 (28 0)  (682 496)  (682 496)  routing T_13_31.lc_trk_g2_1 <X> T_13_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 496)  (683 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 496)  (686 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 496)  (687 496)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 496)  (688 496)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 496)  (690 496)  LC_0 Logic Functioning bit
 (37 0)  (691 496)  (691 496)  LC_0 Logic Functioning bit
 (40 0)  (694 496)  (694 496)  LC_0 Logic Functioning bit
 (41 0)  (695 496)  (695 496)  LC_0 Logic Functioning bit
 (42 0)  (696 496)  (696 496)  LC_0 Logic Functioning bit
 (43 0)  (697 496)  (697 496)  LC_0 Logic Functioning bit
 (17 1)  (671 497)  (671 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (672 497)  (672 497)  routing T_13_31.top_op_1 <X> T_13_31.lc_trk_g0_1
 (22 1)  (676 497)  (676 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 497)  (679 497)  routing T_13_31.sp4_r_v_b_33 <X> T_13_31.lc_trk_g0_2
 (27 1)  (681 497)  (681 497)  routing T_13_31.lc_trk_g3_1 <X> T_13_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 497)  (682 497)  routing T_13_31.lc_trk_g3_1 <X> T_13_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 497)  (683 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 497)  (685 497)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 497)  (686 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 497)  (690 497)  LC_0 Logic Functioning bit
 (37 1)  (691 497)  (691 497)  LC_0 Logic Functioning bit
 (38 1)  (692 497)  (692 497)  LC_0 Logic Functioning bit
 (39 1)  (693 497)  (693 497)  LC_0 Logic Functioning bit
 (42 1)  (696 497)  (696 497)  LC_0 Logic Functioning bit
 (43 1)  (697 497)  (697 497)  LC_0 Logic Functioning bit
 (0 2)  (654 498)  (654 498)  routing T_13_31.glb_netwk_3 <X> T_13_31.wire_logic_cluster/lc_7/clk
 (2 2)  (656 498)  (656 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (666 498)  (666 498)  routing T_13_31.sp4_v_b_2 <X> T_13_31.sp4_h_l_39
 (14 2)  (668 498)  (668 498)  routing T_13_31.sp4_h_l_1 <X> T_13_31.lc_trk_g0_4
 (26 2)  (680 498)  (680 498)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 498)  (682 498)  routing T_13_31.lc_trk_g2_4 <X> T_13_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 498)  (683 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 498)  (684 498)  routing T_13_31.lc_trk_g2_4 <X> T_13_31.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 498)  (686 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 498)  (690 498)  LC_1 Logic Functioning bit
 (37 2)  (691 498)  (691 498)  LC_1 Logic Functioning bit
 (38 2)  (692 498)  (692 498)  LC_1 Logic Functioning bit
 (42 2)  (696 498)  (696 498)  LC_1 Logic Functioning bit
 (45 2)  (699 498)  (699 498)  LC_1 Logic Functioning bit
 (50 2)  (704 498)  (704 498)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (705 498)  (705 498)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (654 499)  (654 499)  routing T_13_31.glb_netwk_3 <X> T_13_31.wire_logic_cluster/lc_7/clk
 (5 3)  (659 499)  (659 499)  routing T_13_31.sp4_h_l_37 <X> T_13_31.sp4_v_t_37
 (15 3)  (669 499)  (669 499)  routing T_13_31.sp4_h_l_1 <X> T_13_31.lc_trk_g0_4
 (16 3)  (670 499)  (670 499)  routing T_13_31.sp4_h_l_1 <X> T_13_31.lc_trk_g0_4
 (17 3)  (671 499)  (671 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (681 499)  (681 499)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 499)  (682 499)  routing T_13_31.lc_trk_g3_4 <X> T_13_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 499)  (683 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 499)  (685 499)  routing T_13_31.lc_trk_g0_2 <X> T_13_31.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 499)  (691 499)  LC_1 Logic Functioning bit
 (42 3)  (696 499)  (696 499)  LC_1 Logic Functioning bit
 (52 3)  (706 499)  (706 499)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (655 500)  (655 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (658 500)  (658 500)  routing T_13_31.sp4_h_l_38 <X> T_13_31.sp4_v_b_3
 (17 4)  (671 500)  (671 500)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 500)  (672 500)  routing T_13_31.wire_logic_cluster/lc_1/out <X> T_13_31.lc_trk_g1_1
 (22 4)  (676 500)  (676 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 500)  (677 500)  routing T_13_31.sp4_h_r_3 <X> T_13_31.lc_trk_g1_3
 (24 4)  (678 500)  (678 500)  routing T_13_31.sp4_h_r_3 <X> T_13_31.lc_trk_g1_3
 (26 4)  (680 500)  (680 500)  routing T_13_31.lc_trk_g0_4 <X> T_13_31.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 500)  (683 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 500)  (685 500)  routing T_13_31.lc_trk_g1_4 <X> T_13_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 500)  (686 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 500)  (688 500)  routing T_13_31.lc_trk_g1_4 <X> T_13_31.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 500)  (689 500)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.input_2_2
 (38 4)  (692 500)  (692 500)  LC_2 Logic Functioning bit
 (39 4)  (693 500)  (693 500)  LC_2 Logic Functioning bit
 (42 4)  (696 500)  (696 500)  LC_2 Logic Functioning bit
 (43 4)  (697 500)  (697 500)  LC_2 Logic Functioning bit
 (0 5)  (654 501)  (654 501)  routing T_13_31.lc_trk_g1_3 <X> T_13_31.wire_logic_cluster/lc_7/cen
 (1 5)  (655 501)  (655 501)  routing T_13_31.lc_trk_g1_3 <X> T_13_31.wire_logic_cluster/lc_7/cen
 (4 5)  (658 501)  (658 501)  routing T_13_31.sp4_h_l_42 <X> T_13_31.sp4_h_r_3
 (5 5)  (659 501)  (659 501)  routing T_13_31.sp4_h_l_38 <X> T_13_31.sp4_v_b_3
 (6 5)  (660 501)  (660 501)  routing T_13_31.sp4_h_l_42 <X> T_13_31.sp4_h_r_3
 (8 5)  (662 501)  (662 501)  routing T_13_31.sp4_h_r_4 <X> T_13_31.sp4_v_b_4
 (11 5)  (665 501)  (665 501)  routing T_13_31.sp4_h_l_40 <X> T_13_31.sp4_h_r_5
 (21 5)  (675 501)  (675 501)  routing T_13_31.sp4_h_r_3 <X> T_13_31.lc_trk_g1_3
 (29 5)  (683 501)  (683 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 501)  (684 501)  routing T_13_31.lc_trk_g0_3 <X> T_13_31.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 501)  (686 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 501)  (687 501)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.input_2_2
 (35 5)  (689 501)  (689 501)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.input_2_2
 (36 5)  (690 501)  (690 501)  LC_2 Logic Functioning bit
 (37 5)  (691 501)  (691 501)  LC_2 Logic Functioning bit
 (40 5)  (694 501)  (694 501)  LC_2 Logic Functioning bit
 (41 5)  (695 501)  (695 501)  LC_2 Logic Functioning bit
 (51 5)  (705 501)  (705 501)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (668 502)  (668 502)  routing T_13_31.sp4_v_t_1 <X> T_13_31.lc_trk_g1_4
 (17 6)  (671 502)  (671 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 502)  (672 502)  routing T_13_31.wire_logic_cluster/lc_5/out <X> T_13_31.lc_trk_g1_5
 (21 6)  (675 502)  (675 502)  routing T_13_31.sp4_h_l_10 <X> T_13_31.lc_trk_g1_7
 (22 6)  (676 502)  (676 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 502)  (677 502)  routing T_13_31.sp4_h_l_10 <X> T_13_31.lc_trk_g1_7
 (24 6)  (678 502)  (678 502)  routing T_13_31.sp4_h_l_10 <X> T_13_31.lc_trk_g1_7
 (25 6)  (679 502)  (679 502)  routing T_13_31.sp4_h_r_14 <X> T_13_31.lc_trk_g1_6
 (26 6)  (680 502)  (680 502)  routing T_13_31.lc_trk_g3_6 <X> T_13_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 502)  (681 502)  routing T_13_31.lc_trk_g3_5 <X> T_13_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 502)  (682 502)  routing T_13_31.lc_trk_g3_5 <X> T_13_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 502)  (683 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 502)  (684 502)  routing T_13_31.lc_trk_g3_5 <X> T_13_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 502)  (685 502)  routing T_13_31.lc_trk_g1_5 <X> T_13_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 502)  (686 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 502)  (688 502)  routing T_13_31.lc_trk_g1_5 <X> T_13_31.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 502)  (692 502)  LC_3 Logic Functioning bit
 (43 6)  (697 502)  (697 502)  LC_3 Logic Functioning bit
 (50 6)  (704 502)  (704 502)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (666 503)  (666 503)  routing T_13_31.sp4_h_l_40 <X> T_13_31.sp4_v_t_40
 (14 7)  (668 503)  (668 503)  routing T_13_31.sp4_v_t_1 <X> T_13_31.lc_trk_g1_4
 (16 7)  (670 503)  (670 503)  routing T_13_31.sp4_v_t_1 <X> T_13_31.lc_trk_g1_4
 (17 7)  (671 503)  (671 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (675 503)  (675 503)  routing T_13_31.sp4_h_l_10 <X> T_13_31.lc_trk_g1_7
 (22 7)  (676 503)  (676 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 503)  (677 503)  routing T_13_31.sp4_h_r_14 <X> T_13_31.lc_trk_g1_6
 (24 7)  (678 503)  (678 503)  routing T_13_31.sp4_h_r_14 <X> T_13_31.lc_trk_g1_6
 (26 7)  (680 503)  (680 503)  routing T_13_31.lc_trk_g3_6 <X> T_13_31.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 503)  (681 503)  routing T_13_31.lc_trk_g3_6 <X> T_13_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 503)  (682 503)  routing T_13_31.lc_trk_g3_6 <X> T_13_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 503)  (683 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 503)  (690 503)  LC_3 Logic Functioning bit
 (38 7)  (692 503)  (692 503)  LC_3 Logic Functioning bit
 (39 7)  (693 503)  (693 503)  LC_3 Logic Functioning bit
 (41 7)  (695 503)  (695 503)  LC_3 Logic Functioning bit
 (42 7)  (696 503)  (696 503)  LC_3 Logic Functioning bit
 (43 7)  (697 503)  (697 503)  LC_3 Logic Functioning bit
 (15 8)  (669 504)  (669 504)  routing T_13_31.tnl_op_1 <X> T_13_31.lc_trk_g2_1
 (17 8)  (671 504)  (671 504)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (681 504)  (681 504)  routing T_13_31.lc_trk_g1_6 <X> T_13_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 504)  (683 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 504)  (684 504)  routing T_13_31.lc_trk_g1_6 <X> T_13_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 504)  (686 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 504)  (687 504)  routing T_13_31.lc_trk_g3_0 <X> T_13_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 504)  (688 504)  routing T_13_31.lc_trk_g3_0 <X> T_13_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 504)  (690 504)  LC_4 Logic Functioning bit
 (38 8)  (692 504)  (692 504)  LC_4 Logic Functioning bit
 (42 8)  (696 504)  (696 504)  LC_4 Logic Functioning bit
 (43 8)  (697 504)  (697 504)  LC_4 Logic Functioning bit
 (45 8)  (699 504)  (699 504)  LC_4 Logic Functioning bit
 (50 8)  (704 504)  (704 504)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (672 505)  (672 505)  routing T_13_31.tnl_op_1 <X> T_13_31.lc_trk_g2_1
 (26 9)  (680 505)  (680 505)  routing T_13_31.lc_trk_g0_2 <X> T_13_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 505)  (683 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 505)  (684 505)  routing T_13_31.lc_trk_g1_6 <X> T_13_31.wire_logic_cluster/lc_4/in_1
 (42 9)  (696 505)  (696 505)  LC_4 Logic Functioning bit
 (43 9)  (697 505)  (697 505)  LC_4 Logic Functioning bit
 (51 9)  (705 505)  (705 505)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (679 506)  (679 506)  routing T_13_31.sp4_h_r_38 <X> T_13_31.lc_trk_g2_6
 (27 10)  (681 506)  (681 506)  routing T_13_31.lc_trk_g1_7 <X> T_13_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 506)  (683 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 506)  (684 506)  routing T_13_31.lc_trk_g1_7 <X> T_13_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 506)  (686 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 506)  (688 506)  routing T_13_31.lc_trk_g1_1 <X> T_13_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 506)  (690 506)  LC_5 Logic Functioning bit
 (37 10)  (691 506)  (691 506)  LC_5 Logic Functioning bit
 (38 10)  (692 506)  (692 506)  LC_5 Logic Functioning bit
 (39 10)  (693 506)  (693 506)  LC_5 Logic Functioning bit
 (53 10)  (707 506)  (707 506)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (662 507)  (662 507)  routing T_13_31.sp4_h_l_42 <X> T_13_31.sp4_v_t_42
 (15 11)  (669 507)  (669 507)  routing T_13_31.sp4_v_t_33 <X> T_13_31.lc_trk_g2_4
 (16 11)  (670 507)  (670 507)  routing T_13_31.sp4_v_t_33 <X> T_13_31.lc_trk_g2_4
 (17 11)  (671 507)  (671 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (676 507)  (676 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 507)  (677 507)  routing T_13_31.sp4_h_r_38 <X> T_13_31.lc_trk_g2_6
 (24 11)  (678 507)  (678 507)  routing T_13_31.sp4_h_r_38 <X> T_13_31.lc_trk_g2_6
 (29 11)  (683 507)  (683 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 507)  (684 507)  routing T_13_31.lc_trk_g1_7 <X> T_13_31.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 507)  (694 507)  LC_5 Logic Functioning bit
 (41 11)  (695 507)  (695 507)  LC_5 Logic Functioning bit
 (42 11)  (696 507)  (696 507)  LC_5 Logic Functioning bit
 (43 11)  (697 507)  (697 507)  LC_5 Logic Functioning bit
 (6 12)  (660 508)  (660 508)  routing T_13_31.sp4_h_r_4 <X> T_13_31.sp4_v_b_9
 (8 12)  (662 508)  (662 508)  routing T_13_31.sp4_v_b_10 <X> T_13_31.sp4_h_r_10
 (9 12)  (663 508)  (663 508)  routing T_13_31.sp4_v_b_10 <X> T_13_31.sp4_h_r_10
 (15 12)  (669 508)  (669 508)  routing T_13_31.tnr_op_1 <X> T_13_31.lc_trk_g3_1
 (17 12)  (671 508)  (671 508)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (15 13)  (669 509)  (669 509)  routing T_13_31.sp4_v_t_29 <X> T_13_31.lc_trk_g3_0
 (16 13)  (670 509)  (670 509)  routing T_13_31.sp4_v_t_29 <X> T_13_31.lc_trk_g3_0
 (17 13)  (671 509)  (671 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (676 509)  (676 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (12 14)  (666 510)  (666 510)  routing T_13_31.sp4_v_t_40 <X> T_13_31.sp4_h_l_46
 (14 14)  (668 510)  (668 510)  routing T_13_31.sp4_h_r_44 <X> T_13_31.lc_trk_g3_4
 (16 14)  (670 510)  (670 510)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g3_5
 (17 14)  (671 510)  (671 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 510)  (672 510)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g3_5
 (25 14)  (679 510)  (679 510)  routing T_13_31.sp4_v_b_30 <X> T_13_31.lc_trk_g3_6
 (11 15)  (665 511)  (665 511)  routing T_13_31.sp4_v_t_40 <X> T_13_31.sp4_h_l_46
 (13 15)  (667 511)  (667 511)  routing T_13_31.sp4_v_t_40 <X> T_13_31.sp4_h_l_46
 (14 15)  (668 511)  (668 511)  routing T_13_31.sp4_h_r_44 <X> T_13_31.lc_trk_g3_4
 (15 15)  (669 511)  (669 511)  routing T_13_31.sp4_h_r_44 <X> T_13_31.lc_trk_g3_4
 (16 15)  (670 511)  (670 511)  routing T_13_31.sp4_h_r_44 <X> T_13_31.lc_trk_g3_4
 (17 15)  (671 511)  (671 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (672 511)  (672 511)  routing T_13_31.sp4_v_b_37 <X> T_13_31.lc_trk_g3_5
 (22 15)  (676 511)  (676 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 511)  (677 511)  routing T_13_31.sp4_v_b_30 <X> T_13_31.lc_trk_g3_6


LogicTile_14_31

 (6 0)  (714 496)  (714 496)  routing T_14_31.sp4_h_r_7 <X> T_14_31.sp4_v_b_0
 (15 0)  (723 496)  (723 496)  routing T_14_31.sp4_h_r_1 <X> T_14_31.lc_trk_g0_1
 (16 0)  (724 496)  (724 496)  routing T_14_31.sp4_h_r_1 <X> T_14_31.lc_trk_g0_1
 (17 0)  (725 496)  (725 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (726 497)  (726 497)  routing T_14_31.sp4_h_r_1 <X> T_14_31.lc_trk_g0_1
 (0 2)  (708 498)  (708 498)  routing T_14_31.glb_netwk_3 <X> T_14_31.wire_logic_cluster/lc_7/clk
 (2 2)  (710 498)  (710 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (711 498)  (711 498)  routing T_14_31.sp12_h_r_0 <X> T_14_31.sp12_h_l_23
 (22 2)  (730 498)  (730 498)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 498)  (732 498)  routing T_14_31.bot_op_7 <X> T_14_31.lc_trk_g0_7
 (26 2)  (734 498)  (734 498)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 498)  (735 498)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 498)  (737 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 498)  (738 498)  routing T_14_31.lc_trk_g1_5 <X> T_14_31.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 498)  (739 498)  routing T_14_31.lc_trk_g3_7 <X> T_14_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 498)  (740 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 498)  (741 498)  routing T_14_31.lc_trk_g3_7 <X> T_14_31.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 498)  (742 498)  routing T_14_31.lc_trk_g3_7 <X> T_14_31.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 498)  (743 498)  routing T_14_31.lc_trk_g1_4 <X> T_14_31.input_2_1
 (38 2)  (746 498)  (746 498)  LC_1 Logic Functioning bit
 (39 2)  (747 498)  (747 498)  LC_1 Logic Functioning bit
 (42 2)  (750 498)  (750 498)  LC_1 Logic Functioning bit
 (43 2)  (751 498)  (751 498)  LC_1 Logic Functioning bit
 (0 3)  (708 499)  (708 499)  routing T_14_31.glb_netwk_3 <X> T_14_31.wire_logic_cluster/lc_7/clk
 (3 3)  (711 499)  (711 499)  routing T_14_31.sp12_h_r_0 <X> T_14_31.sp12_h_l_23
 (16 3)  (724 499)  (724 499)  routing T_14_31.sp12_h_r_12 <X> T_14_31.lc_trk_g0_4
 (17 3)  (725 499)  (725 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 3)  (734 499)  (734 499)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 499)  (735 499)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 499)  (736 499)  routing T_14_31.lc_trk_g3_6 <X> T_14_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 499)  (737 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 499)  (739 499)  routing T_14_31.lc_trk_g3_7 <X> T_14_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 499)  (740 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 499)  (742 499)  routing T_14_31.lc_trk_g1_4 <X> T_14_31.input_2_1
 (36 3)  (744 499)  (744 499)  LC_1 Logic Functioning bit
 (37 3)  (745 499)  (745 499)  LC_1 Logic Functioning bit
 (40 3)  (748 499)  (748 499)  LC_1 Logic Functioning bit
 (41 3)  (749 499)  (749 499)  LC_1 Logic Functioning bit
 (1 4)  (709 500)  (709 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (713 500)  (713 500)  routing T_14_31.sp4_v_b_9 <X> T_14_31.sp4_h_r_3
 (12 4)  (720 500)  (720 500)  routing T_14_31.sp4_v_b_11 <X> T_14_31.sp4_h_r_5
 (22 4)  (730 500)  (730 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (731 500)  (731 500)  routing T_14_31.sp4_h_r_3 <X> T_14_31.lc_trk_g1_3
 (24 4)  (732 500)  (732 500)  routing T_14_31.sp4_h_r_3 <X> T_14_31.lc_trk_g1_3
 (31 4)  (739 500)  (739 500)  routing T_14_31.lc_trk_g1_6 <X> T_14_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 500)  (740 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 500)  (742 500)  routing T_14_31.lc_trk_g1_6 <X> T_14_31.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 500)  (746 500)  LC_2 Logic Functioning bit
 (39 4)  (747 500)  (747 500)  LC_2 Logic Functioning bit
 (42 4)  (750 500)  (750 500)  LC_2 Logic Functioning bit
 (43 4)  (751 500)  (751 500)  LC_2 Logic Functioning bit
 (48 4)  (756 500)  (756 500)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (758 500)  (758 500)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 501)  (708 501)  routing T_14_31.lc_trk_g1_3 <X> T_14_31.wire_logic_cluster/lc_7/cen
 (1 5)  (709 501)  (709 501)  routing T_14_31.lc_trk_g1_3 <X> T_14_31.wire_logic_cluster/lc_7/cen
 (4 5)  (712 501)  (712 501)  routing T_14_31.sp4_v_b_9 <X> T_14_31.sp4_h_r_3
 (6 5)  (714 501)  (714 501)  routing T_14_31.sp4_v_b_9 <X> T_14_31.sp4_h_r_3
 (11 5)  (719 501)  (719 501)  routing T_14_31.sp4_v_b_11 <X> T_14_31.sp4_h_r_5
 (13 5)  (721 501)  (721 501)  routing T_14_31.sp4_v_b_11 <X> T_14_31.sp4_h_r_5
 (15 5)  (723 501)  (723 501)  routing T_14_31.sp4_v_t_5 <X> T_14_31.lc_trk_g1_0
 (16 5)  (724 501)  (724 501)  routing T_14_31.sp4_v_t_5 <X> T_14_31.lc_trk_g1_0
 (17 5)  (725 501)  (725 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (729 501)  (729 501)  routing T_14_31.sp4_h_r_3 <X> T_14_31.lc_trk_g1_3
 (31 5)  (739 501)  (739 501)  routing T_14_31.lc_trk_g1_6 <X> T_14_31.wire_logic_cluster/lc_2/in_3
 (38 5)  (746 501)  (746 501)  LC_2 Logic Functioning bit
 (39 5)  (747 501)  (747 501)  LC_2 Logic Functioning bit
 (42 5)  (750 501)  (750 501)  LC_2 Logic Functioning bit
 (43 5)  (751 501)  (751 501)  LC_2 Logic Functioning bit
 (6 6)  (714 502)  (714 502)  routing T_14_31.sp4_v_b_0 <X> T_14_31.sp4_v_t_38
 (14 6)  (722 502)  (722 502)  routing T_14_31.sp4_v_t_1 <X> T_14_31.lc_trk_g1_4
 (15 6)  (723 502)  (723 502)  routing T_14_31.sp4_v_b_21 <X> T_14_31.lc_trk_g1_5
 (16 6)  (724 502)  (724 502)  routing T_14_31.sp4_v_b_21 <X> T_14_31.lc_trk_g1_5
 (17 6)  (725 502)  (725 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (734 502)  (734 502)  routing T_14_31.lc_trk_g2_7 <X> T_14_31.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 502)  (736 502)  routing T_14_31.lc_trk_g2_6 <X> T_14_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 502)  (737 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 502)  (738 502)  routing T_14_31.lc_trk_g2_6 <X> T_14_31.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 502)  (739 502)  routing T_14_31.lc_trk_g2_4 <X> T_14_31.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 502)  (740 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 502)  (741 502)  routing T_14_31.lc_trk_g2_4 <X> T_14_31.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 502)  (746 502)  LC_3 Logic Functioning bit
 (39 6)  (747 502)  (747 502)  LC_3 Logic Functioning bit
 (42 6)  (750 502)  (750 502)  LC_3 Logic Functioning bit
 (43 6)  (751 502)  (751 502)  LC_3 Logic Functioning bit
 (50 6)  (758 502)  (758 502)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (713 503)  (713 503)  routing T_14_31.sp4_v_b_0 <X> T_14_31.sp4_v_t_38
 (14 7)  (722 503)  (722 503)  routing T_14_31.sp4_v_t_1 <X> T_14_31.lc_trk_g1_4
 (16 7)  (724 503)  (724 503)  routing T_14_31.sp4_v_t_1 <X> T_14_31.lc_trk_g1_4
 (17 7)  (725 503)  (725 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (730 503)  (730 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 503)  (731 503)  routing T_14_31.sp4_v_b_22 <X> T_14_31.lc_trk_g1_6
 (24 7)  (732 503)  (732 503)  routing T_14_31.sp4_v_b_22 <X> T_14_31.lc_trk_g1_6
 (26 7)  (734 503)  (734 503)  routing T_14_31.lc_trk_g2_7 <X> T_14_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 503)  (736 503)  routing T_14_31.lc_trk_g2_7 <X> T_14_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 503)  (737 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 503)  (738 503)  routing T_14_31.lc_trk_g2_6 <X> T_14_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 503)  (744 503)  LC_3 Logic Functioning bit
 (37 7)  (745 503)  (745 503)  LC_3 Logic Functioning bit
 (40 7)  (748 503)  (748 503)  LC_3 Logic Functioning bit
 (41 7)  (749 503)  (749 503)  LC_3 Logic Functioning bit
 (11 8)  (719 504)  (719 504)  routing T_14_31.sp4_h_l_39 <X> T_14_31.sp4_v_b_8
 (13 8)  (721 504)  (721 504)  routing T_14_31.sp4_h_l_39 <X> T_14_31.sp4_v_b_8
 (26 8)  (734 504)  (734 504)  routing T_14_31.lc_trk_g0_4 <X> T_14_31.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 504)  (737 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 504)  (738 504)  routing T_14_31.lc_trk_g0_7 <X> T_14_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 504)  (739 504)  routing T_14_31.lc_trk_g2_5 <X> T_14_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 504)  (740 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 504)  (741 504)  routing T_14_31.lc_trk_g2_5 <X> T_14_31.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 504)  (746 504)  LC_4 Logic Functioning bit
 (39 8)  (747 504)  (747 504)  LC_4 Logic Functioning bit
 (42 8)  (750 504)  (750 504)  LC_4 Logic Functioning bit
 (43 8)  (751 504)  (751 504)  LC_4 Logic Functioning bit
 (50 8)  (758 504)  (758 504)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (761 504)  (761 504)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (720 505)  (720 505)  routing T_14_31.sp4_h_l_39 <X> T_14_31.sp4_v_b_8
 (29 9)  (737 505)  (737 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 505)  (738 505)  routing T_14_31.lc_trk_g0_7 <X> T_14_31.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 505)  (744 505)  LC_4 Logic Functioning bit
 (37 9)  (745 505)  (745 505)  LC_4 Logic Functioning bit
 (40 9)  (748 505)  (748 505)  LC_4 Logic Functioning bit
 (41 9)  (749 505)  (749 505)  LC_4 Logic Functioning bit
 (15 10)  (723 506)  (723 506)  routing T_14_31.sp4_h_r_45 <X> T_14_31.lc_trk_g2_5
 (16 10)  (724 506)  (724 506)  routing T_14_31.sp4_h_r_45 <X> T_14_31.lc_trk_g2_5
 (17 10)  (725 506)  (725 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 506)  (726 506)  routing T_14_31.sp4_h_r_45 <X> T_14_31.lc_trk_g2_5
 (21 10)  (729 506)  (729 506)  routing T_14_31.sp4_h_l_34 <X> T_14_31.lc_trk_g2_7
 (22 10)  (730 506)  (730 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 506)  (731 506)  routing T_14_31.sp4_h_l_34 <X> T_14_31.lc_trk_g2_7
 (24 10)  (732 506)  (732 506)  routing T_14_31.sp4_h_l_34 <X> T_14_31.lc_trk_g2_7
 (27 10)  (735 506)  (735 506)  routing T_14_31.lc_trk_g3_3 <X> T_14_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 506)  (736 506)  routing T_14_31.lc_trk_g3_3 <X> T_14_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 506)  (737 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 506)  (740 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 506)  (741 506)  routing T_14_31.lc_trk_g3_1 <X> T_14_31.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 506)  (742 506)  routing T_14_31.lc_trk_g3_1 <X> T_14_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 506)  (744 506)  LC_5 Logic Functioning bit
 (45 10)  (753 506)  (753 506)  LC_5 Logic Functioning bit
 (9 11)  (717 507)  (717 507)  routing T_14_31.sp4_v_b_11 <X> T_14_31.sp4_v_t_42
 (10 11)  (718 507)  (718 507)  routing T_14_31.sp4_v_b_11 <X> T_14_31.sp4_v_t_42
 (14 11)  (722 507)  (722 507)  routing T_14_31.sp4_h_l_17 <X> T_14_31.lc_trk_g2_4
 (15 11)  (723 507)  (723 507)  routing T_14_31.sp4_h_l_17 <X> T_14_31.lc_trk_g2_4
 (16 11)  (724 507)  (724 507)  routing T_14_31.sp4_h_l_17 <X> T_14_31.lc_trk_g2_4
 (17 11)  (725 507)  (725 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (726 507)  (726 507)  routing T_14_31.sp4_h_r_45 <X> T_14_31.lc_trk_g2_5
 (21 11)  (729 507)  (729 507)  routing T_14_31.sp4_h_l_34 <X> T_14_31.lc_trk_g2_7
 (22 11)  (730 507)  (730 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (737 507)  (737 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 507)  (738 507)  routing T_14_31.lc_trk_g3_3 <X> T_14_31.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 507)  (740 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 507)  (742 507)  routing T_14_31.lc_trk_g1_0 <X> T_14_31.input_2_5
 (36 11)  (744 507)  (744 507)  LC_5 Logic Functioning bit
 (37 11)  (745 507)  (745 507)  LC_5 Logic Functioning bit
 (39 11)  (747 507)  (747 507)  LC_5 Logic Functioning bit
 (40 11)  (748 507)  (748 507)  LC_5 Logic Functioning bit
 (42 11)  (750 507)  (750 507)  LC_5 Logic Functioning bit
 (48 11)  (756 507)  (756 507)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (716 508)  (716 508)  routing T_14_31.sp4_h_l_39 <X> T_14_31.sp4_h_r_10
 (10 12)  (718 508)  (718 508)  routing T_14_31.sp4_h_l_39 <X> T_14_31.sp4_h_r_10
 (16 12)  (724 508)  (724 508)  routing T_14_31.sp4_v_b_33 <X> T_14_31.lc_trk_g3_1
 (17 12)  (725 508)  (725 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 508)  (726 508)  routing T_14_31.sp4_v_b_33 <X> T_14_31.lc_trk_g3_1
 (22 12)  (730 508)  (730 508)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 508)  (731 508)  routing T_14_31.sp12_v_b_11 <X> T_14_31.lc_trk_g3_3
 (18 13)  (726 509)  (726 509)  routing T_14_31.sp4_v_b_33 <X> T_14_31.lc_trk_g3_1
 (12 14)  (720 510)  (720 510)  routing T_14_31.sp4_v_b_11 <X> T_14_31.sp4_h_l_46
 (21 14)  (729 510)  (729 510)  routing T_14_31.sp4_h_r_39 <X> T_14_31.lc_trk_g3_7
 (22 14)  (730 510)  (730 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 510)  (731 510)  routing T_14_31.sp4_h_r_39 <X> T_14_31.lc_trk_g3_7
 (24 14)  (732 510)  (732 510)  routing T_14_31.sp4_h_r_39 <X> T_14_31.lc_trk_g3_7
 (25 14)  (733 510)  (733 510)  routing T_14_31.sp4_h_r_46 <X> T_14_31.lc_trk_g3_6
 (22 15)  (730 511)  (730 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 511)  (731 511)  routing T_14_31.sp4_h_r_46 <X> T_14_31.lc_trk_g3_6
 (24 15)  (732 511)  (732 511)  routing T_14_31.sp4_h_r_46 <X> T_14_31.lc_trk_g3_6
 (25 15)  (733 511)  (733 511)  routing T_14_31.sp4_h_r_46 <X> T_14_31.lc_trk_g3_6


LogicTile_15_31

 (14 0)  (776 496)  (776 496)  routing T_15_31.sp4_h_l_5 <X> T_15_31.lc_trk_g0_0
 (15 0)  (777 496)  (777 496)  routing T_15_31.lft_op_1 <X> T_15_31.lc_trk_g0_1
 (17 0)  (779 496)  (779 496)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 496)  (780 496)  routing T_15_31.lft_op_1 <X> T_15_31.lc_trk_g0_1
 (22 0)  (784 496)  (784 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (788 496)  (788 496)  routing T_15_31.lc_trk_g0_4 <X> T_15_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 496)  (789 496)  routing T_15_31.lc_trk_g1_0 <X> T_15_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 496)  (791 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 496)  (793 496)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 496)  (794 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 496)  (796 496)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 496)  (798 496)  LC_0 Logic Functioning bit
 (38 0)  (800 496)  (800 496)  LC_0 Logic Functioning bit
 (41 0)  (803 496)  (803 496)  LC_0 Logic Functioning bit
 (43 0)  (805 496)  (805 496)  LC_0 Logic Functioning bit
 (14 1)  (776 497)  (776 497)  routing T_15_31.sp4_h_l_5 <X> T_15_31.lc_trk_g0_0
 (15 1)  (777 497)  (777 497)  routing T_15_31.sp4_h_l_5 <X> T_15_31.lc_trk_g0_0
 (16 1)  (778 497)  (778 497)  routing T_15_31.sp4_h_l_5 <X> T_15_31.lc_trk_g0_0
 (17 1)  (779 497)  (779 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (791 497)  (791 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 497)  (793 497)  routing T_15_31.lc_trk_g1_6 <X> T_15_31.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 497)  (799 497)  LC_0 Logic Functioning bit
 (39 1)  (801 497)  (801 497)  LC_0 Logic Functioning bit
 (41 1)  (803 497)  (803 497)  LC_0 Logic Functioning bit
 (43 1)  (805 497)  (805 497)  LC_0 Logic Functioning bit
 (53 1)  (815 497)  (815 497)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 498)  (762 498)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (2 2)  (764 498)  (764 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 498)  (776 498)  routing T_15_31.wire_logic_cluster/lc_4/out <X> T_15_31.lc_trk_g0_4
 (21 2)  (783 498)  (783 498)  routing T_15_31.sp4_h_l_10 <X> T_15_31.lc_trk_g0_7
 (22 2)  (784 498)  (784 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 498)  (785 498)  routing T_15_31.sp4_h_l_10 <X> T_15_31.lc_trk_g0_7
 (24 2)  (786 498)  (786 498)  routing T_15_31.sp4_h_l_10 <X> T_15_31.lc_trk_g0_7
 (25 2)  (787 498)  (787 498)  routing T_15_31.wire_logic_cluster/lc_6/out <X> T_15_31.lc_trk_g0_6
 (26 2)  (788 498)  (788 498)  routing T_15_31.lc_trk_g0_7 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 498)  (789 498)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 498)  (791 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 498)  (793 498)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 498)  (794 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 498)  (795 498)  routing T_15_31.lc_trk_g2_4 <X> T_15_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 498)  (798 498)  LC_1 Logic Functioning bit
 (37 2)  (799 498)  (799 498)  LC_1 Logic Functioning bit
 (38 2)  (800 498)  (800 498)  LC_1 Logic Functioning bit
 (39 2)  (801 498)  (801 498)  LC_1 Logic Functioning bit
 (46 2)  (808 498)  (808 498)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (762 499)  (762 499)  routing T_15_31.glb_netwk_3 <X> T_15_31.wire_logic_cluster/lc_7/clk
 (17 3)  (779 499)  (779 499)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (783 499)  (783 499)  routing T_15_31.sp4_h_l_10 <X> T_15_31.lc_trk_g0_7
 (22 3)  (784 499)  (784 499)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (788 499)  (788 499)  routing T_15_31.lc_trk_g0_7 <X> T_15_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 499)  (791 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 499)  (792 499)  routing T_15_31.lc_trk_g1_3 <X> T_15_31.wire_logic_cluster/lc_1/in_1
 (40 3)  (802 499)  (802 499)  LC_1 Logic Functioning bit
 (41 3)  (803 499)  (803 499)  LC_1 Logic Functioning bit
 (42 3)  (804 499)  (804 499)  LC_1 Logic Functioning bit
 (43 3)  (805 499)  (805 499)  LC_1 Logic Functioning bit
 (22 4)  (784 500)  (784 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (791 500)  (791 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 500)  (793 500)  routing T_15_31.lc_trk_g1_4 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 500)  (794 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 500)  (796 500)  routing T_15_31.lc_trk_g1_4 <X> T_15_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 500)  (798 500)  LC_2 Logic Functioning bit
 (39 4)  (801 500)  (801 500)  LC_2 Logic Functioning bit
 (41 4)  (803 500)  (803 500)  LC_2 Logic Functioning bit
 (42 4)  (804 500)  (804 500)  LC_2 Logic Functioning bit
 (50 4)  (812 500)  (812 500)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 501)  (777 501)  routing T_15_31.sp4_v_t_5 <X> T_15_31.lc_trk_g1_0
 (16 5)  (778 501)  (778 501)  routing T_15_31.sp4_v_t_5 <X> T_15_31.lc_trk_g1_0
 (17 5)  (779 501)  (779 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (36 5)  (798 501)  (798 501)  LC_2 Logic Functioning bit
 (39 5)  (801 501)  (801 501)  LC_2 Logic Functioning bit
 (41 5)  (803 501)  (803 501)  LC_2 Logic Functioning bit
 (42 5)  (804 501)  (804 501)  LC_2 Logic Functioning bit
 (47 5)  (809 501)  (809 501)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (776 502)  (776 502)  routing T_15_31.wire_logic_cluster/lc_4/out <X> T_15_31.lc_trk_g1_4
 (27 6)  (789 502)  (789 502)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 502)  (790 502)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 502)  (791 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 502)  (794 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 502)  (795 502)  routing T_15_31.lc_trk_g2_2 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 502)  (798 502)  LC_3 Logic Functioning bit
 (38 6)  (800 502)  (800 502)  LC_3 Logic Functioning bit
 (53 6)  (815 502)  (815 502)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (779 503)  (779 503)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 503)  (784 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (787 503)  (787 503)  routing T_15_31.sp4_r_v_b_30 <X> T_15_31.lc_trk_g1_6
 (26 7)  (788 503)  (788 503)  routing T_15_31.lc_trk_g0_3 <X> T_15_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 503)  (791 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 503)  (792 503)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 503)  (793 503)  routing T_15_31.lc_trk_g2_2 <X> T_15_31.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 503)  (798 503)  LC_3 Logic Functioning bit
 (37 7)  (799 503)  (799 503)  LC_3 Logic Functioning bit
 (38 7)  (800 503)  (800 503)  LC_3 Logic Functioning bit
 (39 7)  (801 503)  (801 503)  LC_3 Logic Functioning bit
 (40 7)  (802 503)  (802 503)  LC_3 Logic Functioning bit
 (42 7)  (804 503)  (804 503)  LC_3 Logic Functioning bit
 (21 8)  (783 504)  (783 504)  routing T_15_31.sp4_v_t_14 <X> T_15_31.lc_trk_g2_3
 (22 8)  (784 504)  (784 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 504)  (785 504)  routing T_15_31.sp4_v_t_14 <X> T_15_31.lc_trk_g2_3
 (27 8)  (789 504)  (789 504)  routing T_15_31.lc_trk_g1_4 <X> T_15_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 504)  (791 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 504)  (792 504)  routing T_15_31.lc_trk_g1_4 <X> T_15_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 504)  (794 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 504)  (795 504)  routing T_15_31.lc_trk_g2_3 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 504)  (798 504)  LC_4 Logic Functioning bit
 (38 8)  (800 504)  (800 504)  LC_4 Logic Functioning bit
 (43 8)  (805 504)  (805 504)  LC_4 Logic Functioning bit
 (45 8)  (807 504)  (807 504)  LC_4 Logic Functioning bit
 (48 8)  (810 504)  (810 504)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (784 505)  (784 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (788 505)  (788 505)  routing T_15_31.lc_trk_g2_2 <X> T_15_31.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 505)  (790 505)  routing T_15_31.lc_trk_g2_2 <X> T_15_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 505)  (791 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 505)  (793 505)  routing T_15_31.lc_trk_g2_3 <X> T_15_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 505)  (794 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (798 505)  (798 505)  LC_4 Logic Functioning bit
 (38 9)  (800 505)  (800 505)  LC_4 Logic Functioning bit
 (39 9)  (801 505)  (801 505)  LC_4 Logic Functioning bit
 (41 9)  (803 505)  (803 505)  LC_4 Logic Functioning bit
 (43 9)  (805 505)  (805 505)  LC_4 Logic Functioning bit
 (15 10)  (777 506)  (777 506)  routing T_15_31.sp4_h_l_16 <X> T_15_31.lc_trk_g2_5
 (16 10)  (778 506)  (778 506)  routing T_15_31.sp4_h_l_16 <X> T_15_31.lc_trk_g2_5
 (17 10)  (779 506)  (779 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (787 506)  (787 506)  routing T_15_31.sp4_v_b_38 <X> T_15_31.lc_trk_g2_6
 (29 10)  (791 506)  (791 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 506)  (792 506)  routing T_15_31.lc_trk_g0_6 <X> T_15_31.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 506)  (793 506)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 506)  (794 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 506)  (795 506)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 506)  (798 506)  LC_5 Logic Functioning bit
 (37 10)  (799 506)  (799 506)  LC_5 Logic Functioning bit
 (38 10)  (800 506)  (800 506)  LC_5 Logic Functioning bit
 (39 10)  (801 506)  (801 506)  LC_5 Logic Functioning bit
 (48 10)  (810 506)  (810 506)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (777 507)  (777 507)  routing T_15_31.sp4_v_t_33 <X> T_15_31.lc_trk_g2_4
 (16 11)  (778 507)  (778 507)  routing T_15_31.sp4_v_t_33 <X> T_15_31.lc_trk_g2_4
 (17 11)  (779 507)  (779 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (780 507)  (780 507)  routing T_15_31.sp4_h_l_16 <X> T_15_31.lc_trk_g2_5
 (22 11)  (784 507)  (784 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 507)  (785 507)  routing T_15_31.sp4_v_b_38 <X> T_15_31.lc_trk_g2_6
 (25 11)  (787 507)  (787 507)  routing T_15_31.sp4_v_b_38 <X> T_15_31.lc_trk_g2_6
 (26 11)  (788 507)  (788 507)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 507)  (789 507)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 507)  (790 507)  routing T_15_31.lc_trk_g3_2 <X> T_15_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 507)  (791 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 507)  (792 507)  routing T_15_31.lc_trk_g0_6 <X> T_15_31.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 507)  (793 507)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_5/in_3
 (40 11)  (802 507)  (802 507)  LC_5 Logic Functioning bit
 (41 11)  (803 507)  (803 507)  LC_5 Logic Functioning bit
 (42 11)  (804 507)  (804 507)  LC_5 Logic Functioning bit
 (43 11)  (805 507)  (805 507)  LC_5 Logic Functioning bit
 (52 11)  (814 507)  (814 507)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (815 507)  (815 507)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (13 12)  (775 508)  (775 508)  routing T_15_31.sp4_h_l_46 <X> T_15_31.sp4_v_b_11
 (21 12)  (783 508)  (783 508)  routing T_15_31.sp4_v_t_14 <X> T_15_31.lc_trk_g3_3
 (22 12)  (784 508)  (784 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 508)  (785 508)  routing T_15_31.sp4_v_t_14 <X> T_15_31.lc_trk_g3_3
 (25 12)  (787 508)  (787 508)  routing T_15_31.sp4_h_r_34 <X> T_15_31.lc_trk_g3_2
 (26 12)  (788 508)  (788 508)  routing T_15_31.lc_trk_g0_6 <X> T_15_31.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 508)  (791 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 508)  (793 508)  routing T_15_31.lc_trk_g2_5 <X> T_15_31.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 508)  (794 508)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 508)  (795 508)  routing T_15_31.lc_trk_g2_5 <X> T_15_31.wire_logic_cluster/lc_6/in_3
 (38 12)  (800 508)  (800 508)  LC_6 Logic Functioning bit
 (41 12)  (803 508)  (803 508)  LC_6 Logic Functioning bit
 (43 12)  (805 508)  (805 508)  LC_6 Logic Functioning bit
 (45 12)  (807 508)  (807 508)  LC_6 Logic Functioning bit
 (46 12)  (808 508)  (808 508)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (12 13)  (774 509)  (774 509)  routing T_15_31.sp4_h_l_46 <X> T_15_31.sp4_v_b_11
 (22 13)  (784 509)  (784 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 509)  (785 509)  routing T_15_31.sp4_h_r_34 <X> T_15_31.lc_trk_g3_2
 (24 13)  (786 509)  (786 509)  routing T_15_31.sp4_h_r_34 <X> T_15_31.lc_trk_g3_2
 (26 13)  (788 509)  (788 509)  routing T_15_31.lc_trk_g0_6 <X> T_15_31.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 509)  (791 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 509)  (792 509)  routing T_15_31.lc_trk_g0_3 <X> T_15_31.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 509)  (794 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (795 509)  (795 509)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.input_2_6
 (34 13)  (796 509)  (796 509)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.input_2_6
 (35 13)  (797 509)  (797 509)  routing T_15_31.lc_trk_g3_3 <X> T_15_31.input_2_6
 (38 13)  (800 509)  (800 509)  LC_6 Logic Functioning bit
 (40 13)  (802 509)  (802 509)  LC_6 Logic Functioning bit
 (42 13)  (804 509)  (804 509)  LC_6 Logic Functioning bit
 (53 13)  (815 509)  (815 509)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (29 14)  (791 510)  (791 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 510)  (792 510)  routing T_15_31.lc_trk_g0_6 <X> T_15_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 510)  (793 510)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 510)  (794 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 510)  (795 510)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 510)  (799 510)  LC_7 Logic Functioning bit
 (39 14)  (801 510)  (801 510)  LC_7 Logic Functioning bit
 (41 14)  (803 510)  (803 510)  LC_7 Logic Functioning bit
 (43 14)  (805 510)  (805 510)  LC_7 Logic Functioning bit
 (30 15)  (792 511)  (792 511)  routing T_15_31.lc_trk_g0_6 <X> T_15_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 511)  (793 511)  routing T_15_31.lc_trk_g2_6 <X> T_15_31.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 511)  (799 511)  LC_7 Logic Functioning bit
 (39 15)  (801 511)  (801 511)  LC_7 Logic Functioning bit
 (41 15)  (803 511)  (803 511)  LC_7 Logic Functioning bit
 (43 15)  (805 511)  (805 511)  LC_7 Logic Functioning bit
 (47 15)  (809 511)  (809 511)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_31

 (27 0)  (843 496)  (843 496)  routing T_16_31.lc_trk_g3_0 <X> T_16_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 496)  (844 496)  routing T_16_31.lc_trk_g3_0 <X> T_16_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 496)  (845 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 496)  (848 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 496)  (852 496)  LC_0 Logic Functioning bit
 (39 0)  (855 496)  (855 496)  LC_0 Logic Functioning bit
 (41 0)  (857 496)  (857 496)  LC_0 Logic Functioning bit
 (42 0)  (858 496)  (858 496)  LC_0 Logic Functioning bit
 (44 0)  (860 496)  (860 496)  LC_0 Logic Functioning bit
 (45 0)  (861 496)  (861 496)  LC_0 Logic Functioning bit
 (36 1)  (852 497)  (852 497)  LC_0 Logic Functioning bit
 (39 1)  (855 497)  (855 497)  LC_0 Logic Functioning bit
 (41 1)  (857 497)  (857 497)  LC_0 Logic Functioning bit
 (42 1)  (858 497)  (858 497)  LC_0 Logic Functioning bit
 (49 1)  (865 497)  (865 497)  Carry_In_Mux bit 

 (0 2)  (816 498)  (816 498)  routing T_16_31.glb_netwk_3 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (2 2)  (818 498)  (818 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 498)  (843 498)  routing T_16_31.lc_trk_g3_1 <X> T_16_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 498)  (844 498)  routing T_16_31.lc_trk_g3_1 <X> T_16_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 498)  (845 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 498)  (848 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 498)  (852 498)  LC_1 Logic Functioning bit
 (39 2)  (855 498)  (855 498)  LC_1 Logic Functioning bit
 (41 2)  (857 498)  (857 498)  LC_1 Logic Functioning bit
 (42 2)  (858 498)  (858 498)  LC_1 Logic Functioning bit
 (44 2)  (860 498)  (860 498)  LC_1 Logic Functioning bit
 (45 2)  (861 498)  (861 498)  LC_1 Logic Functioning bit
 (0 3)  (816 499)  (816 499)  routing T_16_31.glb_netwk_3 <X> T_16_31.wire_logic_cluster/lc_7/clk
 (36 3)  (852 499)  (852 499)  LC_1 Logic Functioning bit
 (39 3)  (855 499)  (855 499)  LC_1 Logic Functioning bit
 (41 3)  (857 499)  (857 499)  LC_1 Logic Functioning bit
 (42 3)  (858 499)  (858 499)  LC_1 Logic Functioning bit
 (21 4)  (837 500)  (837 500)  routing T_16_31.wire_logic_cluster/lc_3/out <X> T_16_31.lc_trk_g1_3
 (22 4)  (838 500)  (838 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 500)  (841 500)  routing T_16_31.wire_logic_cluster/lc_2/out <X> T_16_31.lc_trk_g1_2
 (27 4)  (843 500)  (843 500)  routing T_16_31.lc_trk_g1_2 <X> T_16_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 500)  (845 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 500)  (848 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 500)  (852 500)  LC_2 Logic Functioning bit
 (39 4)  (855 500)  (855 500)  LC_2 Logic Functioning bit
 (41 4)  (857 500)  (857 500)  LC_2 Logic Functioning bit
 (42 4)  (858 500)  (858 500)  LC_2 Logic Functioning bit
 (44 4)  (860 500)  (860 500)  LC_2 Logic Functioning bit
 (45 4)  (861 500)  (861 500)  LC_2 Logic Functioning bit
 (22 5)  (838 501)  (838 501)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 501)  (846 501)  routing T_16_31.lc_trk_g1_2 <X> T_16_31.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 501)  (852 501)  LC_2 Logic Functioning bit
 (39 5)  (855 501)  (855 501)  LC_2 Logic Functioning bit
 (41 5)  (857 501)  (857 501)  LC_2 Logic Functioning bit
 (42 5)  (858 501)  (858 501)  LC_2 Logic Functioning bit
 (17 6)  (833 502)  (833 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 502)  (834 502)  routing T_16_31.wire_logic_cluster/lc_5/out <X> T_16_31.lc_trk_g1_5
 (25 6)  (841 502)  (841 502)  routing T_16_31.wire_logic_cluster/lc_6/out <X> T_16_31.lc_trk_g1_6
 (27 6)  (843 502)  (843 502)  routing T_16_31.lc_trk_g1_3 <X> T_16_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 502)  (845 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 502)  (848 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 502)  (852 502)  LC_3 Logic Functioning bit
 (39 6)  (855 502)  (855 502)  LC_3 Logic Functioning bit
 (41 6)  (857 502)  (857 502)  LC_3 Logic Functioning bit
 (42 6)  (858 502)  (858 502)  LC_3 Logic Functioning bit
 (44 6)  (860 502)  (860 502)  LC_3 Logic Functioning bit
 (45 6)  (861 502)  (861 502)  LC_3 Logic Functioning bit
 (22 7)  (838 503)  (838 503)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 503)  (846 503)  routing T_16_31.lc_trk_g1_3 <X> T_16_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 503)  (852 503)  LC_3 Logic Functioning bit
 (39 7)  (855 503)  (855 503)  LC_3 Logic Functioning bit
 (41 7)  (857 503)  (857 503)  LC_3 Logic Functioning bit
 (42 7)  (858 503)  (858 503)  LC_3 Logic Functioning bit
 (27 8)  (843 504)  (843 504)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 504)  (844 504)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 504)  (845 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 504)  (846 504)  routing T_16_31.lc_trk_g3_4 <X> T_16_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 504)  (848 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 504)  (852 504)  LC_4 Logic Functioning bit
 (39 8)  (855 504)  (855 504)  LC_4 Logic Functioning bit
 (41 8)  (857 504)  (857 504)  LC_4 Logic Functioning bit
 (42 8)  (858 504)  (858 504)  LC_4 Logic Functioning bit
 (44 8)  (860 504)  (860 504)  LC_4 Logic Functioning bit
 (45 8)  (861 504)  (861 504)  LC_4 Logic Functioning bit
 (36 9)  (852 505)  (852 505)  LC_4 Logic Functioning bit
 (39 9)  (855 505)  (855 505)  LC_4 Logic Functioning bit
 (41 9)  (857 505)  (857 505)  LC_4 Logic Functioning bit
 (42 9)  (858 505)  (858 505)  LC_4 Logic Functioning bit
 (27 10)  (843 506)  (843 506)  routing T_16_31.lc_trk_g1_5 <X> T_16_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 506)  (845 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 506)  (846 506)  routing T_16_31.lc_trk_g1_5 <X> T_16_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 506)  (848 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 506)  (852 506)  LC_5 Logic Functioning bit
 (39 10)  (855 506)  (855 506)  LC_5 Logic Functioning bit
 (41 10)  (857 506)  (857 506)  LC_5 Logic Functioning bit
 (42 10)  (858 506)  (858 506)  LC_5 Logic Functioning bit
 (44 10)  (860 506)  (860 506)  LC_5 Logic Functioning bit
 (45 10)  (861 506)  (861 506)  LC_5 Logic Functioning bit
 (48 10)  (864 506)  (864 506)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (852 507)  (852 507)  LC_5 Logic Functioning bit
 (39 11)  (855 507)  (855 507)  LC_5 Logic Functioning bit
 (41 11)  (857 507)  (857 507)  LC_5 Logic Functioning bit
 (42 11)  (858 507)  (858 507)  LC_5 Logic Functioning bit
 (14 12)  (830 508)  (830 508)  routing T_16_31.wire_logic_cluster/lc_0/out <X> T_16_31.lc_trk_g3_0
 (17 12)  (833 508)  (833 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 508)  (834 508)  routing T_16_31.wire_logic_cluster/lc_1/out <X> T_16_31.lc_trk_g3_1
 (27 12)  (843 508)  (843 508)  routing T_16_31.lc_trk_g1_6 <X> T_16_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 508)  (845 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 508)  (846 508)  routing T_16_31.lc_trk_g1_6 <X> T_16_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 508)  (848 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 508)  (852 508)  LC_6 Logic Functioning bit
 (39 12)  (855 508)  (855 508)  LC_6 Logic Functioning bit
 (41 12)  (857 508)  (857 508)  LC_6 Logic Functioning bit
 (42 12)  (858 508)  (858 508)  LC_6 Logic Functioning bit
 (44 12)  (860 508)  (860 508)  LC_6 Logic Functioning bit
 (45 12)  (861 508)  (861 508)  LC_6 Logic Functioning bit
 (47 12)  (863 508)  (863 508)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (833 509)  (833 509)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 509)  (846 509)  routing T_16_31.lc_trk_g1_6 <X> T_16_31.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 509)  (852 509)  LC_6 Logic Functioning bit
 (39 13)  (855 509)  (855 509)  LC_6 Logic Functioning bit
 (41 13)  (857 509)  (857 509)  LC_6 Logic Functioning bit
 (42 13)  (858 509)  (858 509)  LC_6 Logic Functioning bit
 (14 14)  (830 510)  (830 510)  routing T_16_31.wire_logic_cluster/lc_4/out <X> T_16_31.lc_trk_g3_4
 (21 14)  (837 510)  (837 510)  routing T_16_31.wire_logic_cluster/lc_7/out <X> T_16_31.lc_trk_g3_7
 (22 14)  (838 510)  (838 510)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 510)  (843 510)  routing T_16_31.lc_trk_g3_7 <X> T_16_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 510)  (844 510)  routing T_16_31.lc_trk_g3_7 <X> T_16_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 510)  (845 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 510)  (846 510)  routing T_16_31.lc_trk_g3_7 <X> T_16_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 510)  (848 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 510)  (852 510)  LC_7 Logic Functioning bit
 (39 14)  (855 510)  (855 510)  LC_7 Logic Functioning bit
 (41 14)  (857 510)  (857 510)  LC_7 Logic Functioning bit
 (42 14)  (858 510)  (858 510)  LC_7 Logic Functioning bit
 (44 14)  (860 510)  (860 510)  LC_7 Logic Functioning bit
 (45 14)  (861 510)  (861 510)  LC_7 Logic Functioning bit
 (48 14)  (864 510)  (864 510)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (17 15)  (833 511)  (833 511)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 511)  (846 511)  routing T_16_31.lc_trk_g3_7 <X> T_16_31.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 511)  (852 511)  LC_7 Logic Functioning bit
 (39 15)  (855 511)  (855 511)  LC_7 Logic Functioning bit
 (41 15)  (857 511)  (857 511)  LC_7 Logic Functioning bit
 (42 15)  (858 511)  (858 511)  LC_7 Logic Functioning bit


LogicTile_18_31

 (10 2)  (938 498)  (938 498)  routing T_18_31.sp4_v_b_8 <X> T_18_31.sp4_h_l_36


IO_Tile_0_30

 (13 1)  (4 481)  (4 481)  routing T_0_30.span4_horz_1 <X> T_0_30.span4_vert_b_0
 (14 1)  (3 481)  (3 481)  routing T_0_30.span4_horz_1 <X> T_0_30.span4_vert_b_0
 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_1_30

 (22 0)  (40 480)  (40 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (10 1)  (28 481)  (28 481)  routing T_1_30.sp4_h_r_8 <X> T_1_30.sp4_v_b_1
 (21 1)  (39 481)  (39 481)  routing T_1_30.sp4_r_v_b_32 <X> T_1_30.lc_trk_g0_3
 (0 2)  (18 482)  (18 482)  routing T_1_30.glb_netwk_3 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (2 2)  (20 482)  (20 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 482)  (32 482)  routing T_1_30.bnr_op_4 <X> T_1_30.lc_trk_g0_4
 (28 2)  (46 482)  (46 482)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 482)  (47 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 482)  (48 482)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 482)  (49 482)  routing T_1_30.lc_trk_g2_4 <X> T_1_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 482)  (50 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 482)  (51 482)  routing T_1_30.lc_trk_g2_4 <X> T_1_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 482)  (53 482)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.input_2_1
 (36 2)  (54 482)  (54 482)  LC_1 Logic Functioning bit
 (37 2)  (55 482)  (55 482)  LC_1 Logic Functioning bit
 (39 2)  (57 482)  (57 482)  LC_1 Logic Functioning bit
 (41 2)  (59 482)  (59 482)  LC_1 Logic Functioning bit
 (43 2)  (61 482)  (61 482)  LC_1 Logic Functioning bit
 (0 3)  (18 483)  (18 483)  routing T_1_30.glb_netwk_3 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (14 3)  (32 483)  (32 483)  routing T_1_30.bnr_op_4 <X> T_1_30.lc_trk_g0_4
 (17 3)  (35 483)  (35 483)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (46 483)  (46 483)  routing T_1_30.lc_trk_g2_1 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 483)  (47 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 483)  (48 483)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 483)  (50 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (51 483)  (51 483)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.input_2_1
 (34 3)  (52 483)  (52 483)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.input_2_1
 (35 3)  (53 483)  (53 483)  routing T_1_30.lc_trk_g3_6 <X> T_1_30.input_2_1
 (36 3)  (54 483)  (54 483)  LC_1 Logic Functioning bit
 (37 3)  (55 483)  (55 483)  LC_1 Logic Functioning bit
 (39 3)  (57 483)  (57 483)  LC_1 Logic Functioning bit
 (0 4)  (18 484)  (18 484)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_7/cen
 (1 4)  (19 484)  (19 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (30 484)  (30 484)  routing T_1_30.sp4_v_b_11 <X> T_1_30.sp4_h_r_5
 (26 4)  (44 484)  (44 484)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 484)  (45 484)  routing T_1_30.lc_trk_g1_4 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 484)  (47 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 484)  (48 484)  routing T_1_30.lc_trk_g1_4 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 484)  (50 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 484)  (52 484)  routing T_1_30.lc_trk_g1_0 <X> T_1_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 484)  (54 484)  LC_2 Logic Functioning bit
 (37 4)  (55 484)  (55 484)  LC_2 Logic Functioning bit
 (43 4)  (61 484)  (61 484)  LC_2 Logic Functioning bit
 (50 4)  (68 484)  (68 484)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (18 485)  (18 485)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_7/cen
 (1 5)  (19 485)  (19 485)  routing T_1_30.lc_trk_g3_3 <X> T_1_30.wire_logic_cluster/lc_7/cen
 (11 5)  (29 485)  (29 485)  routing T_1_30.sp4_v_b_11 <X> T_1_30.sp4_h_r_5
 (13 5)  (31 485)  (31 485)  routing T_1_30.sp4_v_b_11 <X> T_1_30.sp4_h_r_5
 (15 5)  (33 485)  (33 485)  routing T_1_30.sp4_v_t_5 <X> T_1_30.lc_trk_g1_0
 (16 5)  (34 485)  (34 485)  routing T_1_30.sp4_v_t_5 <X> T_1_30.lc_trk_g1_0
 (17 5)  (35 485)  (35 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (40 485)  (40 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (41 485)  (41 485)  routing T_1_30.sp4_v_b_18 <X> T_1_30.lc_trk_g1_2
 (24 5)  (42 485)  (42 485)  routing T_1_30.sp4_v_b_18 <X> T_1_30.lc_trk_g1_2
 (26 5)  (44 485)  (44 485)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 485)  (46 485)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 485)  (47 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (54 485)  (54 485)  LC_2 Logic Functioning bit
 (37 5)  (55 485)  (55 485)  LC_2 Logic Functioning bit
 (38 5)  (56 485)  (56 485)  LC_2 Logic Functioning bit
 (41 5)  (59 485)  (59 485)  LC_2 Logic Functioning bit
 (42 5)  (60 485)  (60 485)  LC_2 Logic Functioning bit
 (14 6)  (32 486)  (32 486)  routing T_1_30.sp4_h_l_9 <X> T_1_30.lc_trk_g1_4
 (26 6)  (44 486)  (44 486)  routing T_1_30.lc_trk_g2_5 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 486)  (47 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 486)  (48 486)  routing T_1_30.lc_trk_g0_4 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 486)  (50 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 486)  (51 486)  routing T_1_30.lc_trk_g2_2 <X> T_1_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 486)  (54 486)  LC_3 Logic Functioning bit
 (38 6)  (56 486)  (56 486)  LC_3 Logic Functioning bit
 (41 6)  (59 486)  (59 486)  LC_3 Logic Functioning bit
 (42 6)  (60 486)  (60 486)  LC_3 Logic Functioning bit
 (43 6)  (61 486)  (61 486)  LC_3 Logic Functioning bit
 (14 7)  (32 487)  (32 487)  routing T_1_30.sp4_h_l_9 <X> T_1_30.lc_trk_g1_4
 (15 7)  (33 487)  (33 487)  routing T_1_30.sp4_h_l_9 <X> T_1_30.lc_trk_g1_4
 (16 7)  (34 487)  (34 487)  routing T_1_30.sp4_h_l_9 <X> T_1_30.lc_trk_g1_4
 (17 7)  (35 487)  (35 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (28 7)  (46 487)  (46 487)  routing T_1_30.lc_trk_g2_5 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 487)  (47 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 487)  (49 487)  routing T_1_30.lc_trk_g2_2 <X> T_1_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 487)  (50 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (52 487)  (52 487)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.input_2_3
 (35 7)  (53 487)  (53 487)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.input_2_3
 (36 7)  (54 487)  (54 487)  LC_3 Logic Functioning bit
 (38 7)  (56 487)  (56 487)  LC_3 Logic Functioning bit
 (42 7)  (60 487)  (60 487)  LC_3 Logic Functioning bit
 (8 8)  (26 488)  (26 488)  routing T_1_30.sp4_v_b_7 <X> T_1_30.sp4_h_r_7
 (9 8)  (27 488)  (27 488)  routing T_1_30.sp4_v_b_7 <X> T_1_30.sp4_h_r_7
 (12 8)  (30 488)  (30 488)  routing T_1_30.sp4_v_b_2 <X> T_1_30.sp4_h_r_8
 (15 8)  (33 488)  (33 488)  routing T_1_30.sp4_h_r_33 <X> T_1_30.lc_trk_g2_1
 (16 8)  (34 488)  (34 488)  routing T_1_30.sp4_h_r_33 <X> T_1_30.lc_trk_g2_1
 (17 8)  (35 488)  (35 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (36 488)  (36 488)  routing T_1_30.sp4_h_r_33 <X> T_1_30.lc_trk_g2_1
 (25 8)  (43 488)  (43 488)  routing T_1_30.sp12_v_t_1 <X> T_1_30.lc_trk_g2_2
 (26 8)  (44 488)  (44 488)  routing T_1_30.lc_trk_g2_4 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 488)  (45 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 488)  (46 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 488)  (47 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 488)  (48 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 488)  (50 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (55 488)  (55 488)  LC_4 Logic Functioning bit
 (41 8)  (59 488)  (59 488)  LC_4 Logic Functioning bit
 (42 8)  (60 488)  (60 488)  LC_4 Logic Functioning bit
 (43 8)  (61 488)  (61 488)  LC_4 Logic Functioning bit
 (50 8)  (68 488)  (68 488)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (29 489)  (29 489)  routing T_1_30.sp4_v_b_2 <X> T_1_30.sp4_h_r_8
 (13 9)  (31 489)  (31 489)  routing T_1_30.sp4_v_b_2 <X> T_1_30.sp4_h_r_8
 (22 9)  (40 489)  (40 489)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (42 489)  (42 489)  routing T_1_30.sp12_v_t_1 <X> T_1_30.lc_trk_g2_2
 (25 9)  (43 489)  (43 489)  routing T_1_30.sp12_v_t_1 <X> T_1_30.lc_trk_g2_2
 (28 9)  (46 489)  (46 489)  routing T_1_30.lc_trk_g2_4 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 489)  (47 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 489)  (49 489)  routing T_1_30.lc_trk_g0_3 <X> T_1_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 489)  (54 489)  LC_4 Logic Functioning bit
 (43 9)  (61 489)  (61 489)  LC_4 Logic Functioning bit
 (14 10)  (32 490)  (32 490)  routing T_1_30.sp12_v_t_3 <X> T_1_30.lc_trk_g2_4
 (15 10)  (33 490)  (33 490)  routing T_1_30.sp4_h_r_45 <X> T_1_30.lc_trk_g2_5
 (16 10)  (34 490)  (34 490)  routing T_1_30.sp4_h_r_45 <X> T_1_30.lc_trk_g2_5
 (17 10)  (35 490)  (35 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (36 490)  (36 490)  routing T_1_30.sp4_h_r_45 <X> T_1_30.lc_trk_g2_5
 (25 10)  (43 490)  (43 490)  routing T_1_30.sp12_v_b_6 <X> T_1_30.lc_trk_g2_6
 (28 10)  (46 490)  (46 490)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 490)  (47 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 490)  (48 490)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 490)  (50 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 490)  (51 490)  routing T_1_30.lc_trk_g3_1 <X> T_1_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 490)  (52 490)  routing T_1_30.lc_trk_g3_1 <X> T_1_30.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 490)  (55 490)  LC_5 Logic Functioning bit
 (41 10)  (59 490)  (59 490)  LC_5 Logic Functioning bit
 (43 10)  (61 490)  (61 490)  LC_5 Logic Functioning bit
 (45 10)  (63 490)  (63 490)  LC_5 Logic Functioning bit
 (50 10)  (68 490)  (68 490)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (32 491)  (32 491)  routing T_1_30.sp12_v_t_3 <X> T_1_30.lc_trk_g2_4
 (15 11)  (33 491)  (33 491)  routing T_1_30.sp12_v_t_3 <X> T_1_30.lc_trk_g2_4
 (17 11)  (35 491)  (35 491)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (36 491)  (36 491)  routing T_1_30.sp4_h_r_45 <X> T_1_30.lc_trk_g2_5
 (22 11)  (40 491)  (40 491)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (42 491)  (42 491)  routing T_1_30.sp12_v_b_6 <X> T_1_30.lc_trk_g2_6
 (25 11)  (43 491)  (43 491)  routing T_1_30.sp12_v_b_6 <X> T_1_30.lc_trk_g2_6
 (26 11)  (44 491)  (44 491)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 491)  (45 491)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 491)  (46 491)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 491)  (47 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 491)  (48 491)  routing T_1_30.lc_trk_g2_6 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (37 11)  (55 491)  (55 491)  LC_5 Logic Functioning bit
 (40 11)  (58 491)  (58 491)  LC_5 Logic Functioning bit
 (42 11)  (60 491)  (60 491)  LC_5 Logic Functioning bit
 (46 11)  (64 491)  (64 491)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (30 492)  (30 492)  routing T_1_30.sp4_v_b_5 <X> T_1_30.sp4_h_r_11
 (15 12)  (33 492)  (33 492)  routing T_1_30.sp4_v_t_28 <X> T_1_30.lc_trk_g3_1
 (16 12)  (34 492)  (34 492)  routing T_1_30.sp4_v_t_28 <X> T_1_30.lc_trk_g3_1
 (17 12)  (35 492)  (35 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (40 492)  (40 492)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 492)  (42 492)  routing T_1_30.tnr_op_3 <X> T_1_30.lc_trk_g3_3
 (25 12)  (43 492)  (43 492)  routing T_1_30.wire_logic_cluster/lc_2/out <X> T_1_30.lc_trk_g3_2
 (11 13)  (29 493)  (29 493)  routing T_1_30.sp4_v_b_5 <X> T_1_30.sp4_h_r_11
 (13 13)  (31 493)  (31 493)  routing T_1_30.sp4_v_b_5 <X> T_1_30.sp4_h_r_11
 (22 13)  (40 493)  (40 493)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (2 14)  (20 494)  (20 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (15 15)  (33 495)  (33 495)  routing T_1_30.sp4_v_t_33 <X> T_1_30.lc_trk_g3_4
 (16 15)  (34 495)  (34 495)  routing T_1_30.sp4_v_t_33 <X> T_1_30.lc_trk_g3_4
 (17 15)  (35 495)  (35 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (40 495)  (40 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (41 495)  (41 495)  routing T_1_30.sp12_v_t_21 <X> T_1_30.lc_trk_g3_6
 (25 15)  (43 495)  (43 495)  routing T_1_30.sp12_v_t_21 <X> T_1_30.lc_trk_g3_6


LogicTile_2_30

 (5 0)  (77 480)  (77 480)  routing T_2_30.sp4_v_b_6 <X> T_2_30.sp4_h_r_0
 (6 0)  (78 480)  (78 480)  routing T_2_30.sp4_h_r_7 <X> T_2_30.sp4_v_b_0
 (22 0)  (94 480)  (94 480)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 480)  (96 480)  routing T_2_30.bot_op_3 <X> T_2_30.lc_trk_g0_3
 (4 1)  (76 481)  (76 481)  routing T_2_30.sp4_v_b_6 <X> T_2_30.sp4_h_r_0
 (6 1)  (78 481)  (78 481)  routing T_2_30.sp4_v_b_6 <X> T_2_30.sp4_h_r_0
 (0 2)  (72 482)  (72 482)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (2 2)  (74 482)  (74 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 482)  (87 482)  routing T_2_30.sp4_v_b_21 <X> T_2_30.lc_trk_g0_5
 (16 2)  (88 482)  (88 482)  routing T_2_30.sp4_v_b_21 <X> T_2_30.lc_trk_g0_5
 (17 2)  (89 482)  (89 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (97 482)  (97 482)  routing T_2_30.sp4_h_l_11 <X> T_2_30.lc_trk_g0_6
 (26 2)  (98 482)  (98 482)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 482)  (101 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 482)  (102 482)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 482)  (103 482)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 482)  (104 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 482)  (106 482)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 482)  (108 482)  LC_1 Logic Functioning bit
 (37 2)  (109 482)  (109 482)  LC_1 Logic Functioning bit
 (39 2)  (111 482)  (111 482)  LC_1 Logic Functioning bit
 (41 2)  (113 482)  (113 482)  LC_1 Logic Functioning bit
 (43 2)  (115 482)  (115 482)  LC_1 Logic Functioning bit
 (0 3)  (72 483)  (72 483)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (22 3)  (94 483)  (94 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (95 483)  (95 483)  routing T_2_30.sp4_h_l_11 <X> T_2_30.lc_trk_g0_6
 (24 3)  (96 483)  (96 483)  routing T_2_30.sp4_h_l_11 <X> T_2_30.lc_trk_g0_6
 (25 3)  (97 483)  (97 483)  routing T_2_30.sp4_h_l_11 <X> T_2_30.lc_trk_g0_6
 (26 3)  (98 483)  (98 483)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 483)  (99 483)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 483)  (100 483)  routing T_2_30.lc_trk_g3_6 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 483)  (101 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 483)  (102 483)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 483)  (104 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (105 483)  (105 483)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.input_2_1
 (34 3)  (106 483)  (106 483)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.input_2_1
 (35 3)  (107 483)  (107 483)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.input_2_1
 (36 3)  (108 483)  (108 483)  LC_1 Logic Functioning bit
 (37 3)  (109 483)  (109 483)  LC_1 Logic Functioning bit
 (39 3)  (111 483)  (111 483)  LC_1 Logic Functioning bit
 (1 4)  (73 484)  (73 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (86 484)  (86 484)  routing T_2_30.sp4_h_l_5 <X> T_2_30.lc_trk_g1_0
 (22 4)  (94 484)  (94 484)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 484)  (96 484)  routing T_2_30.top_op_3 <X> T_2_30.lc_trk_g1_3
 (26 4)  (98 484)  (98 484)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 484)  (99 484)  routing T_2_30.lc_trk_g1_0 <X> T_2_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 484)  (101 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 484)  (103 484)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 484)  (104 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 484)  (105 484)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 484)  (106 484)  routing T_2_30.lc_trk_g3_4 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 484)  (108 484)  LC_2 Logic Functioning bit
 (37 4)  (109 484)  (109 484)  LC_2 Logic Functioning bit
 (43 4)  (115 484)  (115 484)  LC_2 Logic Functioning bit
 (50 4)  (122 484)  (122 484)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (72 485)  (72 485)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_7/cen
 (1 5)  (73 485)  (73 485)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_7/cen
 (8 5)  (80 485)  (80 485)  routing T_2_30.sp4_h_r_4 <X> T_2_30.sp4_v_b_4
 (14 5)  (86 485)  (86 485)  routing T_2_30.sp4_h_l_5 <X> T_2_30.lc_trk_g1_0
 (15 5)  (87 485)  (87 485)  routing T_2_30.sp4_h_l_5 <X> T_2_30.lc_trk_g1_0
 (16 5)  (88 485)  (88 485)  routing T_2_30.sp4_h_l_5 <X> T_2_30.lc_trk_g1_0
 (17 5)  (89 485)  (89 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (93 485)  (93 485)  routing T_2_30.top_op_3 <X> T_2_30.lc_trk_g1_3
 (26 5)  (98 485)  (98 485)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 485)  (101 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 485)  (108 485)  LC_2 Logic Functioning bit
 (37 5)  (109 485)  (109 485)  LC_2 Logic Functioning bit
 (38 5)  (110 485)  (110 485)  LC_2 Logic Functioning bit
 (41 5)  (113 485)  (113 485)  LC_2 Logic Functioning bit
 (42 5)  (114 485)  (114 485)  LC_2 Logic Functioning bit
 (15 6)  (87 486)  (87 486)  routing T_2_30.sp4_h_r_21 <X> T_2_30.lc_trk_g1_5
 (16 6)  (88 486)  (88 486)  routing T_2_30.sp4_h_r_21 <X> T_2_30.lc_trk_g1_5
 (17 6)  (89 486)  (89 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 486)  (90 486)  routing T_2_30.sp4_h_r_21 <X> T_2_30.lc_trk_g1_5
 (25 6)  (97 486)  (97 486)  routing T_2_30.wire_logic_cluster/lc_6/out <X> T_2_30.lc_trk_g1_6
 (26 6)  (98 486)  (98 486)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 486)  (101 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 486)  (102 486)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 486)  (104 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 486)  (105 486)  routing T_2_30.lc_trk_g2_0 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (42 6)  (114 486)  (114 486)  LC_3 Logic Functioning bit
 (43 6)  (115 486)  (115 486)  LC_3 Logic Functioning bit
 (45 6)  (117 486)  (117 486)  LC_3 Logic Functioning bit
 (50 6)  (122 486)  (122 486)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (90 487)  (90 487)  routing T_2_30.sp4_h_r_21 <X> T_2_30.lc_trk_g1_5
 (22 7)  (94 487)  (94 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (98 487)  (98 487)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 487)  (99 487)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 487)  (101 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 487)  (102 487)  routing T_2_30.lc_trk_g0_6 <X> T_2_30.wire_logic_cluster/lc_3/in_1
 (37 7)  (109 487)  (109 487)  LC_3 Logic Functioning bit
 (39 7)  (111 487)  (111 487)  LC_3 Logic Functioning bit
 (42 7)  (114 487)  (114 487)  LC_3 Logic Functioning bit
 (43 7)  (115 487)  (115 487)  LC_3 Logic Functioning bit
 (26 8)  (98 488)  (98 488)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 488)  (101 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 488)  (103 488)  routing T_2_30.lc_trk_g0_5 <X> T_2_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 488)  (104 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 488)  (107 488)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.input_2_4
 (36 8)  (108 488)  (108 488)  LC_4 Logic Functioning bit
 (37 8)  (109 488)  (109 488)  LC_4 Logic Functioning bit
 (39 8)  (111 488)  (111 488)  LC_4 Logic Functioning bit
 (41 8)  (113 488)  (113 488)  LC_4 Logic Functioning bit
 (43 8)  (115 488)  (115 488)  LC_4 Logic Functioning bit
 (17 9)  (89 489)  (89 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (100 489)  (100 489)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 489)  (101 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 489)  (102 489)  routing T_2_30.lc_trk_g0_3 <X> T_2_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 489)  (104 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (105 489)  (105 489)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.input_2_4
 (34 9)  (106 489)  (106 489)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.input_2_4
 (35 9)  (107 489)  (107 489)  routing T_2_30.lc_trk_g3_7 <X> T_2_30.input_2_4
 (36 9)  (108 489)  (108 489)  LC_4 Logic Functioning bit
 (37 9)  (109 489)  (109 489)  LC_4 Logic Functioning bit
 (38 9)  (110 489)  (110 489)  LC_4 Logic Functioning bit
 (3 10)  (75 490)  (75 490)  routing T_2_30.sp12_v_t_22 <X> T_2_30.sp12_h_l_22
 (14 10)  (86 490)  (86 490)  routing T_2_30.sp4_v_t_17 <X> T_2_30.lc_trk_g2_4
 (17 10)  (89 490)  (89 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (93 490)  (93 490)  routing T_2_30.rgt_op_7 <X> T_2_30.lc_trk_g2_7
 (22 10)  (94 490)  (94 490)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (96 490)  (96 490)  routing T_2_30.rgt_op_7 <X> T_2_30.lc_trk_g2_7
 (25 10)  (97 490)  (97 490)  routing T_2_30.sp4_h_r_38 <X> T_2_30.lc_trk_g2_6
 (26 10)  (98 490)  (98 490)  routing T_2_30.lc_trk_g2_7 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 490)  (100 490)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 490)  (101 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 490)  (102 490)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 490)  (103 490)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 490)  (104 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 490)  (105 490)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 490)  (108 490)  LC_5 Logic Functioning bit
 (37 10)  (109 490)  (109 490)  LC_5 Logic Functioning bit
 (41 10)  (113 490)  (113 490)  LC_5 Logic Functioning bit
 (43 10)  (115 490)  (115 490)  LC_5 Logic Functioning bit
 (50 10)  (122 490)  (122 490)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (85 491)  (85 491)  routing T_2_30.sp4_v_b_3 <X> T_2_30.sp4_h_l_45
 (16 11)  (88 491)  (88 491)  routing T_2_30.sp4_v_t_17 <X> T_2_30.lc_trk_g2_4
 (17 11)  (89 491)  (89 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (90 491)  (90 491)  routing T_2_30.sp4_r_v_b_37 <X> T_2_30.lc_trk_g2_5
 (22 11)  (94 491)  (94 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (95 491)  (95 491)  routing T_2_30.sp4_h_r_38 <X> T_2_30.lc_trk_g2_6
 (24 11)  (96 491)  (96 491)  routing T_2_30.sp4_h_r_38 <X> T_2_30.lc_trk_g2_6
 (26 11)  (98 491)  (98 491)  routing T_2_30.lc_trk_g2_7 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 491)  (100 491)  routing T_2_30.lc_trk_g2_7 <X> T_2_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 491)  (101 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 491)  (102 491)  routing T_2_30.lc_trk_g2_6 <X> T_2_30.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 491)  (108 491)  LC_5 Logic Functioning bit
 (37 11)  (109 491)  (109 491)  LC_5 Logic Functioning bit
 (41 11)  (113 491)  (113 491)  LC_5 Logic Functioning bit
 (42 11)  (114 491)  (114 491)  LC_5 Logic Functioning bit
 (14 12)  (86 492)  (86 492)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g3_0
 (26 12)  (98 492)  (98 492)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 492)  (100 492)  routing T_2_30.lc_trk_g2_5 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 492)  (101 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 492)  (102 492)  routing T_2_30.lc_trk_g2_5 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 492)  (104 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 492)  (105 492)  routing T_2_30.lc_trk_g3_0 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 492)  (106 492)  routing T_2_30.lc_trk_g3_0 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 492)  (109 492)  LC_6 Logic Functioning bit
 (41 12)  (113 492)  (113 492)  LC_6 Logic Functioning bit
 (42 12)  (114 492)  (114 492)  LC_6 Logic Functioning bit
 (43 12)  (115 492)  (115 492)  LC_6 Logic Functioning bit
 (50 12)  (122 492)  (122 492)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (77 493)  (77 493)  routing T_2_30.sp4_h_r_9 <X> T_2_30.sp4_v_b_9
 (8 13)  (80 493)  (80 493)  routing T_2_30.sp4_h_l_47 <X> T_2_30.sp4_v_b_10
 (9 13)  (81 493)  (81 493)  routing T_2_30.sp4_h_l_47 <X> T_2_30.sp4_v_b_10
 (14 13)  (86 493)  (86 493)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g3_0
 (16 13)  (88 493)  (88 493)  routing T_2_30.sp4_v_t_21 <X> T_2_30.lc_trk_g3_0
 (17 13)  (89 493)  (89 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (94 493)  (94 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (97 493)  (97 493)  routing T_2_30.sp4_r_v_b_42 <X> T_2_30.lc_trk_g3_2
 (27 13)  (99 493)  (99 493)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 493)  (101 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (108 493)  (108 493)  LC_6 Logic Functioning bit
 (43 13)  (115 493)  (115 493)  LC_6 Logic Functioning bit
 (9 14)  (81 494)  (81 494)  routing T_2_30.sp4_h_r_7 <X> T_2_30.sp4_h_l_47
 (10 14)  (82 494)  (82 494)  routing T_2_30.sp4_h_r_7 <X> T_2_30.sp4_h_l_47
 (14 14)  (86 494)  (86 494)  routing T_2_30.sp12_v_t_3 <X> T_2_30.lc_trk_g3_4
 (22 14)  (94 494)  (94 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (95 494)  (95 494)  routing T_2_30.sp4_h_r_31 <X> T_2_30.lc_trk_g3_7
 (24 14)  (96 494)  (96 494)  routing T_2_30.sp4_h_r_31 <X> T_2_30.lc_trk_g3_7
 (25 14)  (97 494)  (97 494)  routing T_2_30.sp12_v_b_6 <X> T_2_30.lc_trk_g3_6
 (14 15)  (86 495)  (86 495)  routing T_2_30.sp12_v_t_3 <X> T_2_30.lc_trk_g3_4
 (15 15)  (87 495)  (87 495)  routing T_2_30.sp12_v_t_3 <X> T_2_30.lc_trk_g3_4
 (17 15)  (89 495)  (89 495)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (93 495)  (93 495)  routing T_2_30.sp4_h_r_31 <X> T_2_30.lc_trk_g3_7
 (22 15)  (94 495)  (94 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (96 495)  (96 495)  routing T_2_30.sp12_v_b_6 <X> T_2_30.lc_trk_g3_6
 (25 15)  (97 495)  (97 495)  routing T_2_30.sp12_v_b_6 <X> T_2_30.lc_trk_g3_6


LogicTile_3_30

 (3 0)  (129 480)  (129 480)  routing T_3_30.sp12_h_r_0 <X> T_3_30.sp12_v_b_0
 (21 0)  (147 480)  (147 480)  routing T_3_30.lft_op_3 <X> T_3_30.lc_trk_g0_3
 (22 0)  (148 480)  (148 480)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (150 480)  (150 480)  routing T_3_30.lft_op_3 <X> T_3_30.lc_trk_g0_3
 (27 0)  (153 480)  (153 480)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 480)  (155 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 480)  (157 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 480)  (158 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 480)  (159 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 480)  (160 480)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 480)  (162 480)  LC_0 Logic Functioning bit
 (38 0)  (164 480)  (164 480)  LC_0 Logic Functioning bit
 (42 0)  (168 480)  (168 480)  LC_0 Logic Functioning bit
 (3 1)  (129 481)  (129 481)  routing T_3_30.sp12_h_r_0 <X> T_3_30.sp12_v_b_0
 (15 1)  (141 481)  (141 481)  routing T_3_30.bot_op_0 <X> T_3_30.lc_trk_g0_0
 (17 1)  (143 481)  (143 481)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (155 481)  (155 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 481)  (156 481)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 481)  (157 481)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 481)  (158 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (160 481)  (160 481)  routing T_3_30.lc_trk_g1_3 <X> T_3_30.input_2_0
 (35 1)  (161 481)  (161 481)  routing T_3_30.lc_trk_g1_3 <X> T_3_30.input_2_0
 (36 1)  (162 481)  (162 481)  LC_0 Logic Functioning bit
 (37 1)  (163 481)  (163 481)  LC_0 Logic Functioning bit
 (38 1)  (164 481)  (164 481)  LC_0 Logic Functioning bit
 (39 1)  (165 481)  (165 481)  LC_0 Logic Functioning bit
 (42 1)  (168 481)  (168 481)  LC_0 Logic Functioning bit
 (48 1)  (174 481)  (174 481)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 482)  (126 482)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (2 2)  (128 482)  (128 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (139 482)  (139 482)  routing T_3_30.sp4_v_b_2 <X> T_3_30.sp4_v_t_39
 (26 2)  (152 482)  (152 482)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 482)  (153 482)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 482)  (154 482)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 482)  (155 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 482)  (157 482)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 482)  (158 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 482)  (159 482)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 482)  (160 482)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 482)  (161 482)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.input_2_1
 (36 2)  (162 482)  (162 482)  LC_1 Logic Functioning bit
 (37 2)  (163 482)  (163 482)  LC_1 Logic Functioning bit
 (38 2)  (164 482)  (164 482)  LC_1 Logic Functioning bit
 (41 2)  (167 482)  (167 482)  LC_1 Logic Functioning bit
 (43 2)  (169 482)  (169 482)  LC_1 Logic Functioning bit
 (0 3)  (126 483)  (126 483)  routing T_3_30.glb_netwk_3 <X> T_3_30.wire_logic_cluster/lc_7/clk
 (14 3)  (140 483)  (140 483)  routing T_3_30.sp4_r_v_b_28 <X> T_3_30.lc_trk_g0_4
 (17 3)  (143 483)  (143 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (154 483)  (154 483)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 483)  (155 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 483)  (156 483)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 483)  (157 483)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 483)  (158 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (160 483)  (160 483)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.input_2_1
 (35 3)  (161 483)  (161 483)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.input_2_1
 (36 3)  (162 483)  (162 483)  LC_1 Logic Functioning bit
 (39 3)  (165 483)  (165 483)  LC_1 Logic Functioning bit
 (40 3)  (166 483)  (166 483)  LC_1 Logic Functioning bit
 (21 4)  (147 484)  (147 484)  routing T_3_30.sp4_v_b_3 <X> T_3_30.lc_trk_g1_3
 (22 4)  (148 484)  (148 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (149 484)  (149 484)  routing T_3_30.sp4_v_b_3 <X> T_3_30.lc_trk_g1_3
 (26 4)  (152 484)  (152 484)  routing T_3_30.lc_trk_g2_4 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 484)  (153 484)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 484)  (154 484)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 484)  (155 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 484)  (157 484)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 484)  (158 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 484)  (160 484)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 484)  (162 484)  LC_2 Logic Functioning bit
 (37 4)  (163 484)  (163 484)  LC_2 Logic Functioning bit
 (41 4)  (167 484)  (167 484)  LC_2 Logic Functioning bit
 (43 4)  (169 484)  (169 484)  LC_2 Logic Functioning bit
 (50 4)  (176 484)  (176 484)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (148 485)  (148 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (149 485)  (149 485)  routing T_3_30.sp4_v_b_18 <X> T_3_30.lc_trk_g1_2
 (24 5)  (150 485)  (150 485)  routing T_3_30.sp4_v_b_18 <X> T_3_30.lc_trk_g1_2
 (28 5)  (154 485)  (154 485)  routing T_3_30.lc_trk_g2_4 <X> T_3_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 485)  (155 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 485)  (156 485)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 485)  (157 485)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 485)  (162 485)  LC_2 Logic Functioning bit
 (37 5)  (163 485)  (163 485)  LC_2 Logic Functioning bit
 (40 5)  (166 485)  (166 485)  LC_2 Logic Functioning bit
 (43 5)  (169 485)  (169 485)  LC_2 Logic Functioning bit
 (6 6)  (132 486)  (132 486)  routing T_3_30.sp4_v_b_0 <X> T_3_30.sp4_v_t_38
 (17 6)  (143 486)  (143 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 486)  (144 486)  routing T_3_30.wire_logic_cluster/lc_5/out <X> T_3_30.lc_trk_g1_5
 (19 6)  (145 486)  (145 486)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (147 486)  (147 486)  routing T_3_30.sp4_h_l_10 <X> T_3_30.lc_trk_g1_7
 (22 6)  (148 486)  (148 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (149 486)  (149 486)  routing T_3_30.sp4_h_l_10 <X> T_3_30.lc_trk_g1_7
 (24 6)  (150 486)  (150 486)  routing T_3_30.sp4_h_l_10 <X> T_3_30.lc_trk_g1_7
 (25 6)  (151 486)  (151 486)  routing T_3_30.wire_logic_cluster/lc_6/out <X> T_3_30.lc_trk_g1_6
 (4 7)  (130 487)  (130 487)  routing T_3_30.sp4_v_b_10 <X> T_3_30.sp4_h_l_38
 (5 7)  (131 487)  (131 487)  routing T_3_30.sp4_v_b_0 <X> T_3_30.sp4_v_t_38
 (21 7)  (147 487)  (147 487)  routing T_3_30.sp4_h_l_10 <X> T_3_30.lc_trk_g1_7
 (22 7)  (148 487)  (148 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (12 8)  (138 488)  (138 488)  routing T_3_30.sp4_v_b_8 <X> T_3_30.sp4_h_r_8
 (14 8)  (140 488)  (140 488)  routing T_3_30.sp12_v_b_0 <X> T_3_30.lc_trk_g2_0
 (26 8)  (152 488)  (152 488)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 488)  (155 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 488)  (157 488)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 488)  (158 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 488)  (160 488)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 488)  (161 488)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.input_2_4
 (36 8)  (162 488)  (162 488)  LC_4 Logic Functioning bit
 (38 8)  (164 488)  (164 488)  LC_4 Logic Functioning bit
 (42 8)  (168 488)  (168 488)  LC_4 Logic Functioning bit
 (43 8)  (169 488)  (169 488)  LC_4 Logic Functioning bit
 (11 9)  (137 489)  (137 489)  routing T_3_30.sp4_v_b_8 <X> T_3_30.sp4_h_r_8
 (14 9)  (140 489)  (140 489)  routing T_3_30.sp12_v_b_0 <X> T_3_30.lc_trk_g2_0
 (15 9)  (141 489)  (141 489)  routing T_3_30.sp12_v_b_0 <X> T_3_30.lc_trk_g2_0
 (17 9)  (143 489)  (143 489)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (26 9)  (152 489)  (152 489)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 489)  (153 489)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 489)  (155 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 489)  (156 489)  routing T_3_30.lc_trk_g0_3 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 489)  (157 489)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 489)  (158 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (160 489)  (160 489)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.input_2_4
 (37 9)  (163 489)  (163 489)  LC_4 Logic Functioning bit
 (38 9)  (164 489)  (164 489)  LC_4 Logic Functioning bit
 (42 9)  (168 489)  (168 489)  LC_4 Logic Functioning bit
 (43 9)  (169 489)  (169 489)  LC_4 Logic Functioning bit
 (17 10)  (143 490)  (143 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 490)  (144 490)  routing T_3_30.wire_logic_cluster/lc_5/out <X> T_3_30.lc_trk_g2_5
 (21 10)  (147 490)  (147 490)  routing T_3_30.wire_logic_cluster/lc_7/out <X> T_3_30.lc_trk_g2_7
 (22 10)  (148 490)  (148 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (152 490)  (152 490)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 490)  (155 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 490)  (156 490)  routing T_3_30.lc_trk_g0_4 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 490)  (157 490)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 490)  (158 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 490)  (159 490)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (45 10)  (171 490)  (171 490)  LC_5 Logic Functioning bit
 (9 11)  (135 491)  (135 491)  routing T_3_30.sp4_v_b_7 <X> T_3_30.sp4_v_t_42
 (14 11)  (140 491)  (140 491)  routing T_3_30.sp4_r_v_b_36 <X> T_3_30.lc_trk_g2_4
 (17 11)  (143 491)  (143 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (148 491)  (148 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (151 491)  (151 491)  routing T_3_30.sp4_r_v_b_38 <X> T_3_30.lc_trk_g2_6
 (28 11)  (154 491)  (154 491)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 491)  (155 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 491)  (157 491)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (40 11)  (166 491)  (166 491)  LC_5 Logic Functioning bit
 (41 11)  (167 491)  (167 491)  LC_5 Logic Functioning bit
 (42 11)  (168 491)  (168 491)  LC_5 Logic Functioning bit
 (43 11)  (169 491)  (169 491)  LC_5 Logic Functioning bit
 (53 11)  (179 491)  (179 491)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (131 492)  (131 492)  routing T_3_30.sp4_v_b_9 <X> T_3_30.sp4_h_r_9
 (12 12)  (138 492)  (138 492)  routing T_3_30.sp4_v_b_5 <X> T_3_30.sp4_h_r_11
 (16 12)  (142 492)  (142 492)  routing T_3_30.sp4_v_t_12 <X> T_3_30.lc_trk_g3_1
 (17 12)  (143 492)  (143 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (144 492)  (144 492)  routing T_3_30.sp4_v_t_12 <X> T_3_30.lc_trk_g3_1
 (21 12)  (147 492)  (147 492)  routing T_3_30.sp4_v_t_14 <X> T_3_30.lc_trk_g3_3
 (22 12)  (148 492)  (148 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 492)  (149 492)  routing T_3_30.sp4_v_t_14 <X> T_3_30.lc_trk_g3_3
 (25 12)  (151 492)  (151 492)  routing T_3_30.sp4_h_r_34 <X> T_3_30.lc_trk_g3_2
 (26 12)  (152 492)  (152 492)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 492)  (153 492)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 492)  (155 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 492)  (156 492)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 492)  (157 492)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 492)  (158 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 492)  (159 492)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 492)  (161 492)  routing T_3_30.lc_trk_g0_4 <X> T_3_30.input_2_6
 (37 12)  (163 492)  (163 492)  LC_6 Logic Functioning bit
 (45 12)  (171 492)  (171 492)  LC_6 Logic Functioning bit
 (51 12)  (177 492)  (177 492)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (132 493)  (132 493)  routing T_3_30.sp4_v_b_9 <X> T_3_30.sp4_h_r_9
 (11 13)  (137 493)  (137 493)  routing T_3_30.sp4_v_b_5 <X> T_3_30.sp4_h_r_11
 (13 13)  (139 493)  (139 493)  routing T_3_30.sp4_v_b_5 <X> T_3_30.sp4_h_r_11
 (22 13)  (148 493)  (148 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 493)  (149 493)  routing T_3_30.sp4_h_r_34 <X> T_3_30.lc_trk_g3_2
 (24 13)  (150 493)  (150 493)  routing T_3_30.sp4_h_r_34 <X> T_3_30.lc_trk_g3_2
 (26 13)  (152 493)  (152 493)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 493)  (154 493)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 493)  (155 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 493)  (156 493)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 493)  (158 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (38 13)  (164 493)  (164 493)  LC_6 Logic Functioning bit
 (41 13)  (167 493)  (167 493)  LC_6 Logic Functioning bit
 (43 13)  (169 493)  (169 493)  LC_6 Logic Functioning bit
 (53 13)  (179 493)  (179 493)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (137 494)  (137 494)  routing T_3_30.sp4_v_b_8 <X> T_3_30.sp4_v_t_46
 (22 14)  (148 494)  (148 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 494)  (149 494)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (24 14)  (150 494)  (150 494)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (25 14)  (151 494)  (151 494)  routing T_3_30.bnl_op_6 <X> T_3_30.lc_trk_g3_6
 (26 14)  (152 494)  (152 494)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (28 14)  (154 494)  (154 494)  routing T_3_30.lc_trk_g2_0 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 494)  (155 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 494)  (158 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 494)  (159 494)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 494)  (160 494)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 494)  (162 494)  LC_7 Logic Functioning bit
 (38 14)  (164 494)  (164 494)  LC_7 Logic Functioning bit
 (41 14)  (167 494)  (167 494)  LC_7 Logic Functioning bit
 (43 14)  (169 494)  (169 494)  LC_7 Logic Functioning bit
 (45 14)  (171 494)  (171 494)  LC_7 Logic Functioning bit
 (4 15)  (130 495)  (130 495)  routing T_3_30.sp4_v_b_4 <X> T_3_30.sp4_h_l_44
 (12 15)  (138 495)  (138 495)  routing T_3_30.sp4_v_b_8 <X> T_3_30.sp4_v_t_46
 (21 15)  (147 495)  (147 495)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (22 15)  (148 495)  (148 495)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (151 495)  (151 495)  routing T_3_30.bnl_op_6 <X> T_3_30.lc_trk_g3_6
 (26 15)  (152 495)  (152 495)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 495)  (154 495)  routing T_3_30.lc_trk_g2_7 <X> T_3_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 495)  (155 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 495)  (162 495)  LC_7 Logic Functioning bit
 (38 15)  (164 495)  (164 495)  LC_7 Logic Functioning bit
 (40 15)  (166 495)  (166 495)  LC_7 Logic Functioning bit
 (42 15)  (168 495)  (168 495)  LC_7 Logic Functioning bit


LogicTile_4_30

 (12 0)  (192 480)  (192 480)  routing T_4_30.sp4_v_b_8 <X> T_4_30.sp4_h_r_2
 (25 0)  (205 480)  (205 480)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g0_2
 (26 0)  (206 480)  (206 480)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 480)  (207 480)  routing T_4_30.lc_trk_g3_0 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 480)  (208 480)  routing T_4_30.lc_trk_g3_0 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 480)  (209 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 480)  (211 480)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 480)  (212 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 480)  (213 480)  routing T_4_30.lc_trk_g2_5 <X> T_4_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 480)  (216 480)  LC_0 Logic Functioning bit
 (38 0)  (218 480)  (218 480)  LC_0 Logic Functioning bit
 (42 0)  (222 480)  (222 480)  LC_0 Logic Functioning bit
 (11 1)  (191 481)  (191 481)  routing T_4_30.sp4_v_b_8 <X> T_4_30.sp4_h_r_2
 (13 1)  (193 481)  (193 481)  routing T_4_30.sp4_v_b_8 <X> T_4_30.sp4_h_r_2
 (17 1)  (197 481)  (197 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (19 1)  (199 481)  (199 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (202 481)  (202 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (203 481)  (203 481)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g0_2
 (25 1)  (205 481)  (205 481)  routing T_4_30.sp4_v_b_10 <X> T_4_30.lc_trk_g0_2
 (26 1)  (206 481)  (206 481)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 481)  (208 481)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 481)  (209 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 481)  (212 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (216 481)  (216 481)  LC_0 Logic Functioning bit
 (37 1)  (217 481)  (217 481)  LC_0 Logic Functioning bit
 (38 1)  (218 481)  (218 481)  LC_0 Logic Functioning bit
 (39 1)  (219 481)  (219 481)  LC_0 Logic Functioning bit
 (43 1)  (223 481)  (223 481)  LC_0 Logic Functioning bit
 (0 2)  (180 482)  (180 482)  routing T_4_30.glb_netwk_3 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (2 2)  (182 482)  (182 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (189 482)  (189 482)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_h_l_36
 (10 2)  (190 482)  (190 482)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_h_l_36
 (26 2)  (206 482)  (206 482)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 482)  (208 482)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 482)  (209 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 482)  (210 482)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 482)  (211 482)  routing T_4_30.lc_trk_g1_5 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 482)  (212 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 482)  (214 482)  routing T_4_30.lc_trk_g1_5 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (42 2)  (222 482)  (222 482)  LC_1 Logic Functioning bit
 (43 2)  (223 482)  (223 482)  LC_1 Logic Functioning bit
 (45 2)  (225 482)  (225 482)  LC_1 Logic Functioning bit
 (50 2)  (230 482)  (230 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 483)  (180 483)  routing T_4_30.glb_netwk_3 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (27 3)  (207 483)  (207 483)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 483)  (208 483)  routing T_4_30.lc_trk_g3_4 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 483)  (209 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 483)  (210 483)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (37 3)  (217 483)  (217 483)  LC_1 Logic Functioning bit
 (39 3)  (219 483)  (219 483)  LC_1 Logic Functioning bit
 (42 3)  (222 483)  (222 483)  LC_1 Logic Functioning bit
 (43 3)  (223 483)  (223 483)  LC_1 Logic Functioning bit
 (47 3)  (227 483)  (227 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (181 484)  (181 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (194 484)  (194 484)  routing T_4_30.sp4_v_b_0 <X> T_4_30.lc_trk_g1_0
 (16 4)  (196 484)  (196 484)  routing T_4_30.sp4_v_b_1 <X> T_4_30.lc_trk_g1_1
 (17 4)  (197 484)  (197 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (198 484)  (198 484)  routing T_4_30.sp4_v_b_1 <X> T_4_30.lc_trk_g1_1
 (27 4)  (207 484)  (207 484)  routing T_4_30.lc_trk_g1_0 <X> T_4_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 484)  (209 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 484)  (211 484)  routing T_4_30.lc_trk_g1_4 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 484)  (212 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 484)  (214 484)  routing T_4_30.lc_trk_g1_4 <X> T_4_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 484)  (216 484)  LC_2 Logic Functioning bit
 (37 4)  (217 484)  (217 484)  LC_2 Logic Functioning bit
 (39 4)  (219 484)  (219 484)  LC_2 Logic Functioning bit
 (41 4)  (221 484)  (221 484)  LC_2 Logic Functioning bit
 (43 4)  (223 484)  (223 484)  LC_2 Logic Functioning bit
 (1 5)  (181 485)  (181 485)  routing T_4_30.lc_trk_g0_2 <X> T_4_30.wire_logic_cluster/lc_7/cen
 (5 5)  (185 485)  (185 485)  routing T_4_30.sp4_h_r_3 <X> T_4_30.sp4_v_b_3
 (16 5)  (196 485)  (196 485)  routing T_4_30.sp4_v_b_0 <X> T_4_30.lc_trk_g1_0
 (17 5)  (197 485)  (197 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (206 485)  (206 485)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 485)  (207 485)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 485)  (208 485)  routing T_4_30.lc_trk_g3_3 <X> T_4_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 485)  (209 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 485)  (212 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (213 485)  (213 485)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.input_2_2
 (34 5)  (214 485)  (214 485)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.input_2_2
 (36 5)  (216 485)  (216 485)  LC_2 Logic Functioning bit
 (37 5)  (217 485)  (217 485)  LC_2 Logic Functioning bit
 (39 5)  (219 485)  (219 485)  LC_2 Logic Functioning bit
 (14 6)  (194 486)  (194 486)  routing T_4_30.sp4_h_l_9 <X> T_4_30.lc_trk_g1_4
 (15 6)  (195 486)  (195 486)  routing T_4_30.sp4_h_r_21 <X> T_4_30.lc_trk_g1_5
 (16 6)  (196 486)  (196 486)  routing T_4_30.sp4_h_r_21 <X> T_4_30.lc_trk_g1_5
 (17 6)  (197 486)  (197 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (198 486)  (198 486)  routing T_4_30.sp4_h_r_21 <X> T_4_30.lc_trk_g1_5
 (22 6)  (202 486)  (202 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (207 486)  (207 486)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 486)  (209 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 486)  (210 486)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 486)  (212 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 486)  (214 486)  routing T_4_30.lc_trk_g1_1 <X> T_4_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 486)  (216 486)  LC_3 Logic Functioning bit
 (37 6)  (217 486)  (217 486)  LC_3 Logic Functioning bit
 (43 6)  (223 486)  (223 486)  LC_3 Logic Functioning bit
 (50 6)  (230 486)  (230 486)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (194 487)  (194 487)  routing T_4_30.sp4_h_l_9 <X> T_4_30.lc_trk_g1_4
 (15 7)  (195 487)  (195 487)  routing T_4_30.sp4_h_l_9 <X> T_4_30.lc_trk_g1_4
 (16 7)  (196 487)  (196 487)  routing T_4_30.sp4_h_l_9 <X> T_4_30.lc_trk_g1_4
 (17 7)  (197 487)  (197 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (198 487)  (198 487)  routing T_4_30.sp4_h_r_21 <X> T_4_30.lc_trk_g1_5
 (21 7)  (201 487)  (201 487)  routing T_4_30.sp4_r_v_b_31 <X> T_4_30.lc_trk_g1_7
 (22 7)  (202 487)  (202 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (205 487)  (205 487)  routing T_4_30.sp4_r_v_b_30 <X> T_4_30.lc_trk_g1_6
 (27 7)  (207 487)  (207 487)  routing T_4_30.lc_trk_g1_0 <X> T_4_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 487)  (209 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 487)  (210 487)  routing T_4_30.lc_trk_g1_7 <X> T_4_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 487)  (216 487)  LC_3 Logic Functioning bit
 (37 7)  (217 487)  (217 487)  LC_3 Logic Functioning bit
 (38 7)  (218 487)  (218 487)  LC_3 Logic Functioning bit
 (41 7)  (221 487)  (221 487)  LC_3 Logic Functioning bit
 (42 7)  (222 487)  (222 487)  LC_3 Logic Functioning bit
 (26 8)  (206 488)  (206 488)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 488)  (207 488)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 488)  (208 488)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 488)  (209 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 488)  (211 488)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 488)  (212 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 488)  (214 488)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 488)  (217 488)  LC_4 Logic Functioning bit
 (41 8)  (221 488)  (221 488)  LC_4 Logic Functioning bit
 (42 8)  (222 488)  (222 488)  LC_4 Logic Functioning bit
 (43 8)  (223 488)  (223 488)  LC_4 Logic Functioning bit
 (50 8)  (230 488)  (230 488)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (207 489)  (207 489)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 489)  (208 489)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 489)  (209 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 489)  (210 489)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 489)  (211 489)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (216 489)  (216 489)  LC_4 Logic Functioning bit
 (43 9)  (223 489)  (223 489)  LC_4 Logic Functioning bit
 (9 10)  (189 490)  (189 490)  routing T_4_30.sp4_v_b_7 <X> T_4_30.sp4_h_l_42
 (17 10)  (197 490)  (197 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 490)  (198 490)  routing T_4_30.wire_logic_cluster/lc_5/out <X> T_4_30.lc_trk_g2_5
 (21 10)  (201 490)  (201 490)  routing T_4_30.bnl_op_7 <X> T_4_30.lc_trk_g2_7
 (22 10)  (202 490)  (202 490)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (205 490)  (205 490)  routing T_4_30.sp4_h_r_46 <X> T_4_30.lc_trk_g2_6
 (26 10)  (206 490)  (206 490)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 490)  (208 490)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 490)  (209 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 490)  (210 490)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 490)  (211 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 490)  (212 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 490)  (213 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 490)  (214 490)  routing T_4_30.lc_trk_g3_5 <X> T_4_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 490)  (215 490)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.input_2_5
 (36 10)  (216 490)  (216 490)  LC_5 Logic Functioning bit
 (37 10)  (217 490)  (217 490)  LC_5 Logic Functioning bit
 (39 10)  (219 490)  (219 490)  LC_5 Logic Functioning bit
 (41 10)  (221 490)  (221 490)  LC_5 Logic Functioning bit
 (43 10)  (223 490)  (223 490)  LC_5 Logic Functioning bit
 (21 11)  (201 491)  (201 491)  routing T_4_30.bnl_op_7 <X> T_4_30.lc_trk_g2_7
 (22 11)  (202 491)  (202 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (203 491)  (203 491)  routing T_4_30.sp4_h_r_46 <X> T_4_30.lc_trk_g2_6
 (24 11)  (204 491)  (204 491)  routing T_4_30.sp4_h_r_46 <X> T_4_30.lc_trk_g2_6
 (25 11)  (205 491)  (205 491)  routing T_4_30.sp4_h_r_46 <X> T_4_30.lc_trk_g2_6
 (26 11)  (206 491)  (206 491)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 491)  (207 491)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 491)  (208 491)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 491)  (209 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 491)  (210 491)  routing T_4_30.lc_trk_g2_6 <X> T_4_30.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 491)  (212 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (213 491)  (213 491)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.input_2_5
 (35 11)  (215 491)  (215 491)  routing T_4_30.lc_trk_g2_7 <X> T_4_30.input_2_5
 (36 11)  (216 491)  (216 491)  LC_5 Logic Functioning bit
 (37 11)  (217 491)  (217 491)  LC_5 Logic Functioning bit
 (39 11)  (219 491)  (219 491)  LC_5 Logic Functioning bit
 (10 12)  (190 492)  (190 492)  routing T_4_30.sp4_v_t_40 <X> T_4_30.sp4_h_r_10
 (16 12)  (196 492)  (196 492)  routing T_4_30.sp12_v_t_6 <X> T_4_30.lc_trk_g3_1
 (17 12)  (197 492)  (197 492)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (201 492)  (201 492)  routing T_4_30.bnl_op_3 <X> T_4_30.lc_trk_g3_3
 (22 12)  (202 492)  (202 492)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (8 13)  (188 493)  (188 493)  routing T_4_30.sp4_h_l_47 <X> T_4_30.sp4_v_b_10
 (9 13)  (189 493)  (189 493)  routing T_4_30.sp4_h_l_47 <X> T_4_30.sp4_v_b_10
 (14 13)  (194 493)  (194 493)  routing T_4_30.sp4_h_r_24 <X> T_4_30.lc_trk_g3_0
 (15 13)  (195 493)  (195 493)  routing T_4_30.sp4_h_r_24 <X> T_4_30.lc_trk_g3_0
 (16 13)  (196 493)  (196 493)  routing T_4_30.sp4_h_r_24 <X> T_4_30.lc_trk_g3_0
 (17 13)  (197 493)  (197 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (201 493)  (201 493)  routing T_4_30.bnl_op_3 <X> T_4_30.lc_trk_g3_3
 (22 13)  (202 493)  (202 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 493)  (203 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (24 13)  (204 493)  (204 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (25 13)  (205 493)  (205 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (14 14)  (194 494)  (194 494)  routing T_4_30.wire_logic_cluster/lc_4/out <X> T_4_30.lc_trk_g3_4
 (16 14)  (196 494)  (196 494)  routing T_4_30.sp4_v_t_16 <X> T_4_30.lc_trk_g3_5
 (17 14)  (197 494)  (197 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (198 494)  (198 494)  routing T_4_30.sp4_v_t_16 <X> T_4_30.lc_trk_g3_5
 (6 15)  (186 495)  (186 495)  routing T_4_30.sp4_h_r_9 <X> T_4_30.sp4_h_l_44
 (17 15)  (197 495)  (197 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (202 495)  (202 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_5_30

 (27 0)  (261 480)  (261 480)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 480)  (262 480)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 480)  (263 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 480)  (266 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 480)  (270 480)  LC_0 Logic Functioning bit
 (39 0)  (273 480)  (273 480)  LC_0 Logic Functioning bit
 (41 0)  (275 480)  (275 480)  LC_0 Logic Functioning bit
 (42 0)  (276 480)  (276 480)  LC_0 Logic Functioning bit
 (44 0)  (278 480)  (278 480)  LC_0 Logic Functioning bit
 (45 0)  (279 480)  (279 480)  LC_0 Logic Functioning bit
 (47 0)  (281 480)  (281 480)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (282 480)  (282 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (287 480)  (287 480)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (270 481)  (270 481)  LC_0 Logic Functioning bit
 (39 1)  (273 481)  (273 481)  LC_0 Logic Functioning bit
 (41 1)  (275 481)  (275 481)  LC_0 Logic Functioning bit
 (42 1)  (276 481)  (276 481)  LC_0 Logic Functioning bit
 (49 1)  (283 481)  (283 481)  Carry_In_Mux bit 

 (0 2)  (234 482)  (234 482)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (2 2)  (236 482)  (236 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (261 482)  (261 482)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 482)  (262 482)  routing T_5_30.lc_trk_g3_1 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 482)  (263 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 482)  (266 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 482)  (270 482)  LC_1 Logic Functioning bit
 (39 2)  (273 482)  (273 482)  LC_1 Logic Functioning bit
 (41 2)  (275 482)  (275 482)  LC_1 Logic Functioning bit
 (42 2)  (276 482)  (276 482)  LC_1 Logic Functioning bit
 (44 2)  (278 482)  (278 482)  LC_1 Logic Functioning bit
 (45 2)  (279 482)  (279 482)  LC_1 Logic Functioning bit
 (47 2)  (281 482)  (281 482)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (282 482)  (282 482)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (287 482)  (287 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 483)  (234 483)  routing T_5_30.glb_netwk_3 <X> T_5_30.wire_logic_cluster/lc_7/clk
 (36 3)  (270 483)  (270 483)  LC_1 Logic Functioning bit
 (39 3)  (273 483)  (273 483)  LC_1 Logic Functioning bit
 (41 3)  (275 483)  (275 483)  LC_1 Logic Functioning bit
 (42 3)  (276 483)  (276 483)  LC_1 Logic Functioning bit
 (51 3)  (285 483)  (285 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (255 484)  (255 484)  routing T_5_30.wire_logic_cluster/lc_3/out <X> T_5_30.lc_trk_g1_3
 (22 4)  (256 484)  (256 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 484)  (259 484)  routing T_5_30.wire_logic_cluster/lc_2/out <X> T_5_30.lc_trk_g1_2
 (27 4)  (261 484)  (261 484)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 484)  (263 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 484)  (266 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 484)  (270 484)  LC_2 Logic Functioning bit
 (39 4)  (273 484)  (273 484)  LC_2 Logic Functioning bit
 (41 4)  (275 484)  (275 484)  LC_2 Logic Functioning bit
 (42 4)  (276 484)  (276 484)  LC_2 Logic Functioning bit
 (44 4)  (278 484)  (278 484)  LC_2 Logic Functioning bit
 (45 4)  (279 484)  (279 484)  LC_2 Logic Functioning bit
 (47 4)  (281 484)  (281 484)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (282 484)  (282 484)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (256 485)  (256 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 485)  (264 485)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 485)  (270 485)  LC_2 Logic Functioning bit
 (39 5)  (273 485)  (273 485)  LC_2 Logic Functioning bit
 (41 5)  (275 485)  (275 485)  LC_2 Logic Functioning bit
 (42 5)  (276 485)  (276 485)  LC_2 Logic Functioning bit
 (48 5)  (282 485)  (282 485)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (251 486)  (251 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 486)  (252 486)  routing T_5_30.wire_logic_cluster/lc_5/out <X> T_5_30.lc_trk_g1_5
 (25 6)  (259 486)  (259 486)  routing T_5_30.wire_logic_cluster/lc_6/out <X> T_5_30.lc_trk_g1_6
 (27 6)  (261 486)  (261 486)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 486)  (263 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 486)  (266 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 486)  (270 486)  LC_3 Logic Functioning bit
 (39 6)  (273 486)  (273 486)  LC_3 Logic Functioning bit
 (41 6)  (275 486)  (275 486)  LC_3 Logic Functioning bit
 (42 6)  (276 486)  (276 486)  LC_3 Logic Functioning bit
 (44 6)  (278 486)  (278 486)  LC_3 Logic Functioning bit
 (45 6)  (279 486)  (279 486)  LC_3 Logic Functioning bit
 (47 6)  (281 486)  (281 486)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (287 486)  (287 486)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (242 487)  (242 487)  routing T_5_30.sp4_h_r_4 <X> T_5_30.sp4_v_t_41
 (9 7)  (243 487)  (243 487)  routing T_5_30.sp4_h_r_4 <X> T_5_30.sp4_v_t_41
 (22 7)  (256 487)  (256 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 487)  (264 487)  routing T_5_30.lc_trk_g1_3 <X> T_5_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 487)  (270 487)  LC_3 Logic Functioning bit
 (39 7)  (273 487)  (273 487)  LC_3 Logic Functioning bit
 (41 7)  (275 487)  (275 487)  LC_3 Logic Functioning bit
 (42 7)  (276 487)  (276 487)  LC_3 Logic Functioning bit
 (27 8)  (261 488)  (261 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 488)  (262 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 488)  (263 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 488)  (264 488)  routing T_5_30.lc_trk_g3_4 <X> T_5_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 488)  (266 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 488)  (270 488)  LC_4 Logic Functioning bit
 (39 8)  (273 488)  (273 488)  LC_4 Logic Functioning bit
 (41 8)  (275 488)  (275 488)  LC_4 Logic Functioning bit
 (42 8)  (276 488)  (276 488)  LC_4 Logic Functioning bit
 (44 8)  (278 488)  (278 488)  LC_4 Logic Functioning bit
 (45 8)  (279 488)  (279 488)  LC_4 Logic Functioning bit
 (46 8)  (280 488)  (280 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (270 489)  (270 489)  LC_4 Logic Functioning bit
 (39 9)  (273 489)  (273 489)  LC_4 Logic Functioning bit
 (41 9)  (275 489)  (275 489)  LC_4 Logic Functioning bit
 (42 9)  (276 489)  (276 489)  LC_4 Logic Functioning bit
 (48 9)  (282 489)  (282 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (287 489)  (287 489)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (261 490)  (261 490)  routing T_5_30.lc_trk_g1_5 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 490)  (263 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 490)  (264 490)  routing T_5_30.lc_trk_g1_5 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 490)  (266 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 490)  (270 490)  LC_5 Logic Functioning bit
 (39 10)  (273 490)  (273 490)  LC_5 Logic Functioning bit
 (41 10)  (275 490)  (275 490)  LC_5 Logic Functioning bit
 (42 10)  (276 490)  (276 490)  LC_5 Logic Functioning bit
 (44 10)  (278 490)  (278 490)  LC_5 Logic Functioning bit
 (45 10)  (279 490)  (279 490)  LC_5 Logic Functioning bit
 (46 10)  (280 490)  (280 490)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (285 490)  (285 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (270 491)  (270 491)  LC_5 Logic Functioning bit
 (39 11)  (273 491)  (273 491)  LC_5 Logic Functioning bit
 (41 11)  (275 491)  (275 491)  LC_5 Logic Functioning bit
 (42 11)  (276 491)  (276 491)  LC_5 Logic Functioning bit
 (47 11)  (281 491)  (281 491)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (11 12)  (245 492)  (245 492)  routing T_5_30.sp4_v_t_45 <X> T_5_30.sp4_v_b_11
 (14 12)  (248 492)  (248 492)  routing T_5_30.wire_logic_cluster/lc_0/out <X> T_5_30.lc_trk_g3_0
 (17 12)  (251 492)  (251 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 492)  (252 492)  routing T_5_30.wire_logic_cluster/lc_1/out <X> T_5_30.lc_trk_g3_1
 (27 12)  (261 492)  (261 492)  routing T_5_30.lc_trk_g1_6 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 492)  (263 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 492)  (264 492)  routing T_5_30.lc_trk_g1_6 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 492)  (266 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 492)  (270 492)  LC_6 Logic Functioning bit
 (39 12)  (273 492)  (273 492)  LC_6 Logic Functioning bit
 (41 12)  (275 492)  (275 492)  LC_6 Logic Functioning bit
 (42 12)  (276 492)  (276 492)  LC_6 Logic Functioning bit
 (44 12)  (278 492)  (278 492)  LC_6 Logic Functioning bit
 (45 12)  (279 492)  (279 492)  LC_6 Logic Functioning bit
 (47 12)  (281 492)  (281 492)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (242 493)  (242 493)  routing T_5_30.sp4_v_t_42 <X> T_5_30.sp4_v_b_10
 (10 13)  (244 493)  (244 493)  routing T_5_30.sp4_v_t_42 <X> T_5_30.sp4_v_b_10
 (12 13)  (246 493)  (246 493)  routing T_5_30.sp4_v_t_45 <X> T_5_30.sp4_v_b_11
 (17 13)  (251 493)  (251 493)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (264 493)  (264 493)  routing T_5_30.lc_trk_g1_6 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 493)  (270 493)  LC_6 Logic Functioning bit
 (39 13)  (273 493)  (273 493)  LC_6 Logic Functioning bit
 (41 13)  (275 493)  (275 493)  LC_6 Logic Functioning bit
 (42 13)  (276 493)  (276 493)  LC_6 Logic Functioning bit
 (47 13)  (281 493)  (281 493)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (248 494)  (248 494)  routing T_5_30.wire_logic_cluster/lc_4/out <X> T_5_30.lc_trk_g3_4
 (21 14)  (255 494)  (255 494)  routing T_5_30.wire_logic_cluster/lc_7/out <X> T_5_30.lc_trk_g3_7
 (22 14)  (256 494)  (256 494)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (261 494)  (261 494)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 494)  (262 494)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 494)  (263 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 494)  (264 494)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 494)  (266 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 494)  (270 494)  LC_7 Logic Functioning bit
 (39 14)  (273 494)  (273 494)  LC_7 Logic Functioning bit
 (41 14)  (275 494)  (275 494)  LC_7 Logic Functioning bit
 (42 14)  (276 494)  (276 494)  LC_7 Logic Functioning bit
 (44 14)  (278 494)  (278 494)  LC_7 Logic Functioning bit
 (45 14)  (279 494)  (279 494)  LC_7 Logic Functioning bit
 (51 14)  (285 494)  (285 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (251 495)  (251 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 495)  (264 495)  routing T_5_30.lc_trk_g3_7 <X> T_5_30.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 495)  (270 495)  LC_7 Logic Functioning bit
 (39 15)  (273 495)  (273 495)  LC_7 Logic Functioning bit
 (41 15)  (275 495)  (275 495)  LC_7 Logic Functioning bit
 (42 15)  (276 495)  (276 495)  LC_7 Logic Functioning bit
 (46 15)  (280 495)  (280 495)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_30

 (15 0)  (303 480)  (303 480)  routing T_6_30.top_op_1 <X> T_6_30.lc_trk_g0_1
 (17 0)  (305 480)  (305 480)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (310 480)  (310 480)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 480)  (312 480)  routing T_6_30.bot_op_3 <X> T_6_30.lc_trk_g0_3
 (29 0)  (317 480)  (317 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 480)  (320 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (324 480)  (324 480)  LC_0 Logic Functioning bit
 (39 0)  (327 480)  (327 480)  LC_0 Logic Functioning bit
 (41 0)  (329 480)  (329 480)  LC_0 Logic Functioning bit
 (42 0)  (330 480)  (330 480)  LC_0 Logic Functioning bit
 (44 0)  (332 480)  (332 480)  LC_0 Logic Functioning bit
 (18 1)  (306 481)  (306 481)  routing T_6_30.top_op_1 <X> T_6_30.lc_trk_g0_1
 (22 1)  (310 481)  (310 481)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 481)  (312 481)  routing T_6_30.top_op_2 <X> T_6_30.lc_trk_g0_2
 (25 1)  (313 481)  (313 481)  routing T_6_30.top_op_2 <X> T_6_30.lc_trk_g0_2
 (36 1)  (324 481)  (324 481)  LC_0 Logic Functioning bit
 (39 1)  (327 481)  (327 481)  LC_0 Logic Functioning bit
 (41 1)  (329 481)  (329 481)  LC_0 Logic Functioning bit
 (42 1)  (330 481)  (330 481)  LC_0 Logic Functioning bit
 (50 1)  (338 481)  (338 481)  Carry_In_Mux bit 

 (12 2)  (300 482)  (300 482)  routing T_6_30.sp4_v_b_2 <X> T_6_30.sp4_h_l_39
 (32 2)  (320 482)  (320 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 482)  (324 482)  LC_1 Logic Functioning bit
 (39 2)  (327 482)  (327 482)  LC_1 Logic Functioning bit
 (41 2)  (329 482)  (329 482)  LC_1 Logic Functioning bit
 (42 2)  (330 482)  (330 482)  LC_1 Logic Functioning bit
 (44 2)  (332 482)  (332 482)  LC_1 Logic Functioning bit
 (1 3)  (289 483)  (289 483)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (32 3)  (320 483)  (320 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (323 483)  (323 483)  routing T_6_30.lc_trk_g0_3 <X> T_6_30.input_2_1
 (36 3)  (324 483)  (324 483)  LC_1 Logic Functioning bit
 (39 3)  (327 483)  (327 483)  LC_1 Logic Functioning bit
 (41 3)  (329 483)  (329 483)  LC_1 Logic Functioning bit
 (42 3)  (330 483)  (330 483)  LC_1 Logic Functioning bit
 (4 4)  (292 484)  (292 484)  routing T_6_30.sp4_h_l_44 <X> T_6_30.sp4_v_b_3
 (6 4)  (294 484)  (294 484)  routing T_6_30.sp4_h_l_44 <X> T_6_30.sp4_v_b_3
 (22 4)  (310 484)  (310 484)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (312 484)  (312 484)  routing T_6_30.top_op_3 <X> T_6_30.lc_trk_g1_3
 (27 4)  (315 484)  (315 484)  routing T_6_30.lc_trk_g1_0 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 484)  (317 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 484)  (320 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 484)  (324 484)  LC_2 Logic Functioning bit
 (39 4)  (327 484)  (327 484)  LC_2 Logic Functioning bit
 (41 4)  (329 484)  (329 484)  LC_2 Logic Functioning bit
 (42 4)  (330 484)  (330 484)  LC_2 Logic Functioning bit
 (44 4)  (332 484)  (332 484)  LC_2 Logic Functioning bit
 (5 5)  (293 485)  (293 485)  routing T_6_30.sp4_h_l_44 <X> T_6_30.sp4_v_b_3
 (14 5)  (302 485)  (302 485)  routing T_6_30.top_op_0 <X> T_6_30.lc_trk_g1_0
 (15 5)  (303 485)  (303 485)  routing T_6_30.top_op_0 <X> T_6_30.lc_trk_g1_0
 (17 5)  (305 485)  (305 485)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (309 485)  (309 485)  routing T_6_30.top_op_3 <X> T_6_30.lc_trk_g1_3
 (36 5)  (324 485)  (324 485)  LC_2 Logic Functioning bit
 (39 5)  (327 485)  (327 485)  LC_2 Logic Functioning bit
 (41 5)  (329 485)  (329 485)  LC_2 Logic Functioning bit
 (42 5)  (330 485)  (330 485)  LC_2 Logic Functioning bit
 (52 5)  (340 485)  (340 485)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (9 6)  (297 486)  (297 486)  routing T_6_30.sp4_v_b_4 <X> T_6_30.sp4_h_l_41
 (27 6)  (315 486)  (315 486)  routing T_6_30.lc_trk_g1_3 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 486)  (317 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 486)  (320 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 486)  (324 486)  LC_3 Logic Functioning bit
 (39 6)  (327 486)  (327 486)  LC_3 Logic Functioning bit
 (41 6)  (329 486)  (329 486)  LC_3 Logic Functioning bit
 (42 6)  (330 486)  (330 486)  LC_3 Logic Functioning bit
 (44 6)  (332 486)  (332 486)  LC_3 Logic Functioning bit
 (22 7)  (310 487)  (310 487)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (312 487)  (312 487)  routing T_6_30.top_op_6 <X> T_6_30.lc_trk_g1_6
 (25 7)  (313 487)  (313 487)  routing T_6_30.top_op_6 <X> T_6_30.lc_trk_g1_6
 (30 7)  (318 487)  (318 487)  routing T_6_30.lc_trk_g1_3 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 487)  (324 487)  LC_3 Logic Functioning bit
 (39 7)  (327 487)  (327 487)  LC_3 Logic Functioning bit
 (41 7)  (329 487)  (329 487)  LC_3 Logic Functioning bit
 (42 7)  (330 487)  (330 487)  LC_3 Logic Functioning bit
 (27 8)  (315 488)  (315 488)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 488)  (316 488)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 488)  (317 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 488)  (318 488)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 488)  (320 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 488)  (324 488)  LC_4 Logic Functioning bit
 (39 8)  (327 488)  (327 488)  LC_4 Logic Functioning bit
 (41 8)  (329 488)  (329 488)  LC_4 Logic Functioning bit
 (42 8)  (330 488)  (330 488)  LC_4 Logic Functioning bit
 (44 8)  (332 488)  (332 488)  LC_4 Logic Functioning bit
 (30 9)  (318 489)  (318 489)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 489)  (324 489)  LC_4 Logic Functioning bit
 (39 9)  (327 489)  (327 489)  LC_4 Logic Functioning bit
 (41 9)  (329 489)  (329 489)  LC_4 Logic Functioning bit
 (42 9)  (330 489)  (330 489)  LC_4 Logic Functioning bit
 (4 10)  (292 490)  (292 490)  routing T_6_30.sp4_v_b_6 <X> T_6_30.sp4_v_t_43
 (21 10)  (309 490)  (309 490)  routing T_6_30.rgt_op_7 <X> T_6_30.lc_trk_g2_7
 (22 10)  (310 490)  (310 490)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (312 490)  (312 490)  routing T_6_30.rgt_op_7 <X> T_6_30.lc_trk_g2_7
 (29 10)  (317 490)  (317 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 490)  (320 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (324 490)  (324 490)  LC_5 Logic Functioning bit
 (39 10)  (327 490)  (327 490)  LC_5 Logic Functioning bit
 (41 10)  (329 490)  (329 490)  LC_5 Logic Functioning bit
 (42 10)  (330 490)  (330 490)  LC_5 Logic Functioning bit
 (44 10)  (332 490)  (332 490)  LC_5 Logic Functioning bit
 (30 11)  (318 491)  (318 491)  routing T_6_30.lc_trk_g0_2 <X> T_6_30.wire_logic_cluster/lc_5/in_1
 (36 11)  (324 491)  (324 491)  LC_5 Logic Functioning bit
 (39 11)  (327 491)  (327 491)  LC_5 Logic Functioning bit
 (41 11)  (329 491)  (329 491)  LC_5 Logic Functioning bit
 (42 11)  (330 491)  (330 491)  LC_5 Logic Functioning bit
 (13 12)  (301 492)  (301 492)  routing T_6_30.sp4_v_t_46 <X> T_6_30.sp4_v_b_11
 (21 12)  (309 492)  (309 492)  routing T_6_30.rgt_op_3 <X> T_6_30.lc_trk_g3_3
 (22 12)  (310 492)  (310 492)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (312 492)  (312 492)  routing T_6_30.rgt_op_3 <X> T_6_30.lc_trk_g3_3
 (28 12)  (316 492)  (316 492)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 492)  (317 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 492)  (318 492)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 492)  (320 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 492)  (324 492)  LC_6 Logic Functioning bit
 (41 12)  (329 492)  (329 492)  LC_6 Logic Functioning bit
 (44 12)  (332 492)  (332 492)  LC_6 Logic Functioning bit
 (26 13)  (314 493)  (314 493)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 493)  (315 493)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 493)  (316 493)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 493)  (317 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 493)  (318 493)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_6/in_1
 (39 13)  (327 493)  (327 493)  LC_6 Logic Functioning bit
 (42 13)  (330 493)  (330 493)  LC_6 Logic Functioning bit
 (4 14)  (292 494)  (292 494)  routing T_6_30.sp4_v_b_9 <X> T_6_30.sp4_v_t_44
 (25 14)  (313 494)  (313 494)  routing T_6_30.rgt_op_6 <X> T_6_30.lc_trk_g3_6
 (26 14)  (314 494)  (314 494)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 494)  (315 494)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 494)  (316 494)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 494)  (317 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 494)  (320 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 494)  (324 494)  LC_7 Logic Functioning bit
 (41 14)  (329 494)  (329 494)  LC_7 Logic Functioning bit
 (22 15)  (310 495)  (310 495)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (312 495)  (312 495)  routing T_6_30.rgt_op_6 <X> T_6_30.lc_trk_g3_6
 (26 15)  (314 495)  (314 495)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 495)  (315 495)  routing T_6_30.lc_trk_g1_6 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 495)  (317 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 495)  (318 495)  routing T_6_30.lc_trk_g3_3 <X> T_6_30.wire_logic_cluster/lc_7/in_1
 (38 15)  (326 495)  (326 495)  LC_7 Logic Functioning bit
 (43 15)  (331 495)  (331 495)  LC_7 Logic Functioning bit


LogicTile_7_30

 (5 0)  (347 480)  (347 480)  routing T_7_30.sp4_v_t_37 <X> T_7_30.sp4_h_r_0
 (12 0)  (354 480)  (354 480)  routing T_7_30.sp4_v_b_8 <X> T_7_30.sp4_h_r_2
 (22 0)  (364 480)  (364 480)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (366 480)  (366 480)  routing T_7_30.bot_op_3 <X> T_7_30.lc_trk_g0_3
 (26 0)  (368 480)  (368 480)  routing T_7_30.lc_trk_g1_5 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 480)  (371 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 480)  (373 480)  routing T_7_30.lc_trk_g2_5 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 480)  (374 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 480)  (375 480)  routing T_7_30.lc_trk_g2_5 <X> T_7_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 480)  (378 480)  LC_0 Logic Functioning bit
 (37 0)  (379 480)  (379 480)  LC_0 Logic Functioning bit
 (38 0)  (380 480)  (380 480)  LC_0 Logic Functioning bit
 (39 0)  (381 480)  (381 480)  LC_0 Logic Functioning bit
 (40 0)  (382 480)  (382 480)  LC_0 Logic Functioning bit
 (41 0)  (383 480)  (383 480)  LC_0 Logic Functioning bit
 (42 0)  (384 480)  (384 480)  LC_0 Logic Functioning bit
 (43 0)  (385 480)  (385 480)  LC_0 Logic Functioning bit
 (11 1)  (353 481)  (353 481)  routing T_7_30.sp4_v_b_8 <X> T_7_30.sp4_h_r_2
 (13 1)  (355 481)  (355 481)  routing T_7_30.sp4_v_b_8 <X> T_7_30.sp4_h_r_2
 (22 1)  (364 481)  (364 481)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 481)  (366 481)  routing T_7_30.bot_op_2 <X> T_7_30.lc_trk_g0_2
 (27 1)  (369 481)  (369 481)  routing T_7_30.lc_trk_g1_5 <X> T_7_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 481)  (371 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 481)  (372 481)  routing T_7_30.lc_trk_g0_3 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 481)  (374 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 481)  (375 481)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.input_2_0
 (35 1)  (377 481)  (377 481)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.input_2_0
 (36 1)  (378 481)  (378 481)  LC_0 Logic Functioning bit
 (37 1)  (379 481)  (379 481)  LC_0 Logic Functioning bit
 (39 1)  (381 481)  (381 481)  LC_0 Logic Functioning bit
 (40 1)  (382 481)  (382 481)  LC_0 Logic Functioning bit
 (41 1)  (383 481)  (383 481)  LC_0 Logic Functioning bit
 (42 1)  (384 481)  (384 481)  LC_0 Logic Functioning bit
 (43 1)  (385 481)  (385 481)  LC_0 Logic Functioning bit
 (51 1)  (393 481)  (393 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 482)  (342 482)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (2 2)  (344 482)  (344 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 482)  (356 482)  routing T_7_30.sp4_h_l_1 <X> T_7_30.lc_trk_g0_4
 (15 2)  (357 482)  (357 482)  routing T_7_30.top_op_5 <X> T_7_30.lc_trk_g0_5
 (17 2)  (359 482)  (359 482)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (364 482)  (364 482)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (366 482)  (366 482)  routing T_7_30.bot_op_7 <X> T_7_30.lc_trk_g0_7
 (25 2)  (367 482)  (367 482)  routing T_7_30.lft_op_6 <X> T_7_30.lc_trk_g0_6
 (26 2)  (368 482)  (368 482)  routing T_7_30.lc_trk_g2_5 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 482)  (370 482)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 482)  (371 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 482)  (374 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 482)  (376 482)  routing T_7_30.lc_trk_g1_1 <X> T_7_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 482)  (378 482)  LC_1 Logic Functioning bit
 (0 3)  (342 483)  (342 483)  routing T_7_30.glb_netwk_3 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (8 3)  (350 483)  (350 483)  routing T_7_30.sp4_v_b_10 <X> T_7_30.sp4_v_t_36
 (10 3)  (352 483)  (352 483)  routing T_7_30.sp4_v_b_10 <X> T_7_30.sp4_v_t_36
 (15 3)  (357 483)  (357 483)  routing T_7_30.sp4_h_l_1 <X> T_7_30.lc_trk_g0_4
 (16 3)  (358 483)  (358 483)  routing T_7_30.sp4_h_l_1 <X> T_7_30.lc_trk_g0_4
 (17 3)  (359 483)  (359 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (360 483)  (360 483)  routing T_7_30.top_op_5 <X> T_7_30.lc_trk_g0_5
 (22 3)  (364 483)  (364 483)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (366 483)  (366 483)  routing T_7_30.lft_op_6 <X> T_7_30.lc_trk_g0_6
 (28 3)  (370 483)  (370 483)  routing T_7_30.lc_trk_g2_5 <X> T_7_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 483)  (371 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 483)  (372 483)  routing T_7_30.lc_trk_g2_2 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 483)  (374 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (377 483)  (377 483)  routing T_7_30.lc_trk_g0_3 <X> T_7_30.input_2_1
 (5 4)  (347 484)  (347 484)  routing T_7_30.sp4_h_l_37 <X> T_7_30.sp4_h_r_3
 (12 4)  (354 484)  (354 484)  routing T_7_30.sp4_h_l_39 <X> T_7_30.sp4_h_r_5
 (15 4)  (357 484)  (357 484)  routing T_7_30.bot_op_1 <X> T_7_30.lc_trk_g1_1
 (17 4)  (359 484)  (359 484)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (367 484)  (367 484)  routing T_7_30.wire_logic_cluster/lc_2/out <X> T_7_30.lc_trk_g1_2
 (29 4)  (371 484)  (371 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 484)  (372 484)  routing T_7_30.lc_trk_g0_7 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 484)  (373 484)  routing T_7_30.lc_trk_g0_5 <X> T_7_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 484)  (374 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 484)  (378 484)  LC_2 Logic Functioning bit
 (38 4)  (380 484)  (380 484)  LC_2 Logic Functioning bit
 (41 4)  (383 484)  (383 484)  LC_2 Logic Functioning bit
 (42 4)  (384 484)  (384 484)  LC_2 Logic Functioning bit
 (43 4)  (385 484)  (385 484)  LC_2 Logic Functioning bit
 (50 4)  (392 484)  (392 484)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (346 485)  (346 485)  routing T_7_30.sp4_h_l_37 <X> T_7_30.sp4_h_r_3
 (13 5)  (355 485)  (355 485)  routing T_7_30.sp4_h_l_39 <X> T_7_30.sp4_h_r_5
 (22 5)  (364 485)  (364 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (369 485)  (369 485)  routing T_7_30.lc_trk_g1_1 <X> T_7_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 485)  (371 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 485)  (372 485)  routing T_7_30.lc_trk_g0_7 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (37 5)  (379 485)  (379 485)  LC_2 Logic Functioning bit
 (39 5)  (381 485)  (381 485)  LC_2 Logic Functioning bit
 (42 5)  (384 485)  (384 485)  LC_2 Logic Functioning bit
 (13 6)  (355 486)  (355 486)  routing T_7_30.sp4_v_b_5 <X> T_7_30.sp4_v_t_40
 (14 6)  (356 486)  (356 486)  routing T_7_30.lft_op_4 <X> T_7_30.lc_trk_g1_4
 (15 6)  (357 486)  (357 486)  routing T_7_30.top_op_5 <X> T_7_30.lc_trk_g1_5
 (17 6)  (359 486)  (359 486)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (363 486)  (363 486)  routing T_7_30.wire_logic_cluster/lc_7/out <X> T_7_30.lc_trk_g1_7
 (22 6)  (364 486)  (364 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (38 6)  (380 486)  (380 486)  LC_3 Logic Functioning bit
 (39 6)  (381 486)  (381 486)  LC_3 Logic Functioning bit
 (40 6)  (382 486)  (382 486)  LC_3 Logic Functioning bit
 (41 6)  (383 486)  (383 486)  LC_3 Logic Functioning bit
 (50 6)  (392 486)  (392 486)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (357 487)  (357 487)  routing T_7_30.lft_op_4 <X> T_7_30.lc_trk_g1_4
 (17 7)  (359 487)  (359 487)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (360 487)  (360 487)  routing T_7_30.top_op_5 <X> T_7_30.lc_trk_g1_5
 (38 7)  (380 487)  (380 487)  LC_3 Logic Functioning bit
 (39 7)  (381 487)  (381 487)  LC_3 Logic Functioning bit
 (40 7)  (382 487)  (382 487)  LC_3 Logic Functioning bit
 (41 7)  (383 487)  (383 487)  LC_3 Logic Functioning bit
 (12 8)  (354 488)  (354 488)  routing T_7_30.sp4_v_t_45 <X> T_7_30.sp4_h_r_8
 (22 8)  (364 488)  (364 488)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (366 488)  (366 488)  routing T_7_30.tnl_op_3 <X> T_7_30.lc_trk_g2_3
 (29 8)  (371 488)  (371 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 488)  (374 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 488)  (375 488)  routing T_7_30.lc_trk_g2_3 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 488)  (378 488)  LC_4 Logic Functioning bit
 (38 8)  (380 488)  (380 488)  LC_4 Logic Functioning bit
 (47 8)  (389 488)  (389 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (356 489)  (356 489)  routing T_7_30.tnl_op_0 <X> T_7_30.lc_trk_g2_0
 (15 9)  (357 489)  (357 489)  routing T_7_30.tnl_op_0 <X> T_7_30.lc_trk_g2_0
 (17 9)  (359 489)  (359 489)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (363 489)  (363 489)  routing T_7_30.tnl_op_3 <X> T_7_30.lc_trk_g2_3
 (22 9)  (364 489)  (364 489)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (366 489)  (366 489)  routing T_7_30.tnl_op_2 <X> T_7_30.lc_trk_g2_2
 (25 9)  (367 489)  (367 489)  routing T_7_30.tnl_op_2 <X> T_7_30.lc_trk_g2_2
 (28 9)  (370 489)  (370 489)  routing T_7_30.lc_trk_g2_0 <X> T_7_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 489)  (371 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 489)  (372 489)  routing T_7_30.lc_trk_g0_3 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 489)  (373 489)  routing T_7_30.lc_trk_g2_3 <X> T_7_30.wire_logic_cluster/lc_4/in_3
 (15 10)  (357 490)  (357 490)  routing T_7_30.tnl_op_5 <X> T_7_30.lc_trk_g2_5
 (17 10)  (359 490)  (359 490)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (363 490)  (363 490)  routing T_7_30.wire_logic_cluster/lc_7/out <X> T_7_30.lc_trk_g2_7
 (22 10)  (364 490)  (364 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (370 490)  (370 490)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 490)  (371 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 490)  (372 490)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 490)  (373 490)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 490)  (374 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 490)  (376 490)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (42 10)  (384 490)  (384 490)  LC_5 Logic Functioning bit
 (50 10)  (392 490)  (392 490)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (351 491)  (351 491)  routing T_7_30.sp4_v_b_11 <X> T_7_30.sp4_v_t_42
 (10 11)  (352 491)  (352 491)  routing T_7_30.sp4_v_b_11 <X> T_7_30.sp4_v_t_42
 (18 11)  (360 491)  (360 491)  routing T_7_30.tnl_op_5 <X> T_7_30.lc_trk_g2_5
 (22 11)  (364 491)  (364 491)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (366 491)  (366 491)  routing T_7_30.tnl_op_6 <X> T_7_30.lc_trk_g2_6
 (25 11)  (367 491)  (367 491)  routing T_7_30.tnl_op_6 <X> T_7_30.lc_trk_g2_6
 (26 11)  (368 491)  (368 491)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 491)  (369 491)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 491)  (370 491)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 491)  (371 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 491)  (372 491)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 491)  (373 491)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_5/in_3
 (27 12)  (369 492)  (369 492)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 492)  (371 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 492)  (373 492)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 492)  (374 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 492)  (376 492)  routing T_7_30.lc_trk_g1_4 <X> T_7_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 492)  (377 492)  routing T_7_30.lc_trk_g0_4 <X> T_7_30.input_2_6
 (37 12)  (379 492)  (379 492)  LC_6 Logic Functioning bit
 (39 12)  (381 492)  (381 492)  LC_6 Logic Functioning bit
 (45 12)  (387 492)  (387 492)  LC_6 Logic Functioning bit
 (22 13)  (364 493)  (364 493)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (366 493)  (366 493)  routing T_7_30.tnl_op_2 <X> T_7_30.lc_trk_g3_2
 (25 13)  (367 493)  (367 493)  routing T_7_30.tnl_op_2 <X> T_7_30.lc_trk_g3_2
 (26 13)  (368 493)  (368 493)  routing T_7_30.lc_trk_g0_2 <X> T_7_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 493)  (371 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 493)  (372 493)  routing T_7_30.lc_trk_g1_2 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 493)  (374 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (379 493)  (379 493)  LC_6 Logic Functioning bit
 (42 13)  (384 493)  (384 493)  LC_6 Logic Functioning bit
 (46 13)  (388 493)  (388 493)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (6 14)  (348 494)  (348 494)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_44
 (26 14)  (368 494)  (368 494)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 494)  (371 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 494)  (373 494)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 494)  (374 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 494)  (378 494)  LC_7 Logic Functioning bit
 (37 14)  (379 494)  (379 494)  LC_7 Logic Functioning bit
 (38 14)  (380 494)  (380 494)  LC_7 Logic Functioning bit
 (39 14)  (381 494)  (381 494)  LC_7 Logic Functioning bit
 (41 14)  (383 494)  (383 494)  LC_7 Logic Functioning bit
 (43 14)  (385 494)  (385 494)  LC_7 Logic Functioning bit
 (45 14)  (387 494)  (387 494)  LC_7 Logic Functioning bit
 (47 14)  (389 494)  (389 494)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (347 495)  (347 495)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_44
 (12 15)  (354 495)  (354 495)  routing T_7_30.sp4_h_l_46 <X> T_7_30.sp4_v_t_46
 (26 15)  (368 495)  (368 495)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 495)  (370 495)  routing T_7_30.lc_trk_g2_7 <X> T_7_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 495)  (371 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 495)  (372 495)  routing T_7_30.lc_trk_g0_2 <X> T_7_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 495)  (373 495)  routing T_7_30.lc_trk_g0_6 <X> T_7_30.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 495)  (379 495)  LC_7 Logic Functioning bit
 (39 15)  (381 495)  (381 495)  LC_7 Logic Functioning bit


RAM_Tile_8_30

 (11 1)  (407 481)  (407 481)  routing T_8_30.sp4_h_l_39 <X> T_8_30.sp4_h_r_2
 (5 8)  (401 488)  (401 488)  routing T_8_30.sp4_h_l_38 <X> T_8_30.sp4_h_r_6
 (10 8)  (406 488)  (406 488)  routing T_8_30.sp4_v_t_39 <X> T_8_30.sp4_h_r_7
 (4 9)  (400 489)  (400 489)  routing T_8_30.sp4_h_l_38 <X> T_8_30.sp4_h_r_6
 (13 10)  (409 490)  (409 490)  routing T_8_30.sp4_h_r_8 <X> T_8_30.sp4_v_t_45
 (12 11)  (408 491)  (408 491)  routing T_8_30.sp4_h_r_8 <X> T_8_30.sp4_v_t_45
 (5 14)  (401 494)  (401 494)  routing T_8_30.sp4_v_t_44 <X> T_8_30.sp4_h_l_44
 (6 15)  (402 495)  (402 495)  routing T_8_30.sp4_v_t_44 <X> T_8_30.sp4_h_l_44


LogicTile_9_30

 (8 0)  (446 480)  (446 480)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_h_r_1
 (9 0)  (447 480)  (447 480)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_h_r_1
 (14 0)  (452 480)  (452 480)  routing T_9_30.wire_logic_cluster/lc_0/out <X> T_9_30.lc_trk_g0_0
 (21 0)  (459 480)  (459 480)  routing T_9_30.wire_logic_cluster/lc_3/out <X> T_9_30.lc_trk_g0_3
 (22 0)  (460 480)  (460 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (465 480)  (465 480)  routing T_9_30.lc_trk_g1_0 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 480)  (467 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 480)  (470 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 480)  (474 480)  LC_0 Logic Functioning bit
 (39 0)  (477 480)  (477 480)  LC_0 Logic Functioning bit
 (41 0)  (479 480)  (479 480)  LC_0 Logic Functioning bit
 (42 0)  (480 480)  (480 480)  LC_0 Logic Functioning bit
 (44 0)  (482 480)  (482 480)  LC_0 Logic Functioning bit
 (45 0)  (483 480)  (483 480)  LC_0 Logic Functioning bit
 (48 0)  (486 480)  (486 480)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (442 481)  (442 481)  routing T_9_30.sp4_v_t_42 <X> T_9_30.sp4_h_r_0
 (17 1)  (455 481)  (455 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 481)  (460 481)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (461 481)  (461 481)  routing T_9_30.sp12_h_l_17 <X> T_9_30.lc_trk_g0_2
 (25 1)  (463 481)  (463 481)  routing T_9_30.sp12_h_l_17 <X> T_9_30.lc_trk_g0_2
 (32 1)  (470 481)  (470 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 481)  (474 481)  LC_0 Logic Functioning bit
 (39 1)  (477 481)  (477 481)  LC_0 Logic Functioning bit
 (41 1)  (479 481)  (479 481)  LC_0 Logic Functioning bit
 (42 1)  (480 481)  (480 481)  LC_0 Logic Functioning bit
 (49 1)  (487 481)  (487 481)  Carry_In_Mux bit 

 (0 2)  (438 482)  (438 482)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (2 2)  (440 482)  (440 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (455 482)  (455 482)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 482)  (456 482)  routing T_9_30.wire_logic_cluster/lc_5/out <X> T_9_30.lc_trk_g0_5
 (29 2)  (467 482)  (467 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 482)  (470 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 482)  (474 482)  LC_1 Logic Functioning bit
 (39 2)  (477 482)  (477 482)  LC_1 Logic Functioning bit
 (41 2)  (479 482)  (479 482)  LC_1 Logic Functioning bit
 (42 2)  (480 482)  (480 482)  LC_1 Logic Functioning bit
 (44 2)  (482 482)  (482 482)  LC_1 Logic Functioning bit
 (45 2)  (483 482)  (483 482)  LC_1 Logic Functioning bit
 (0 3)  (438 483)  (438 483)  routing T_9_30.glb_netwk_3 <X> T_9_30.wire_logic_cluster/lc_7/clk
 (16 3)  (454 483)  (454 483)  routing T_9_30.sp12_h_r_12 <X> T_9_30.lc_trk_g0_4
 (17 3)  (455 483)  (455 483)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (460 483)  (460 483)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (461 483)  (461 483)  routing T_9_30.sp12_h_l_21 <X> T_9_30.lc_trk_g0_6
 (25 3)  (463 483)  (463 483)  routing T_9_30.sp12_h_l_21 <X> T_9_30.lc_trk_g0_6
 (30 3)  (468 483)  (468 483)  routing T_9_30.lc_trk_g0_2 <X> T_9_30.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 483)  (470 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 483)  (471 483)  routing T_9_30.lc_trk_g2_1 <X> T_9_30.input_2_1
 (36 3)  (474 483)  (474 483)  LC_1 Logic Functioning bit
 (39 3)  (477 483)  (477 483)  LC_1 Logic Functioning bit
 (41 3)  (479 483)  (479 483)  LC_1 Logic Functioning bit
 (42 3)  (480 483)  (480 483)  LC_1 Logic Functioning bit
 (53 3)  (491 483)  (491 483)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (459 484)  (459 484)  routing T_9_30.sp4_h_r_19 <X> T_9_30.lc_trk_g1_3
 (22 4)  (460 484)  (460 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 484)  (461 484)  routing T_9_30.sp4_h_r_19 <X> T_9_30.lc_trk_g1_3
 (24 4)  (462 484)  (462 484)  routing T_9_30.sp4_h_r_19 <X> T_9_30.lc_trk_g1_3
 (27 4)  (465 484)  (465 484)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 484)  (467 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 484)  (468 484)  routing T_9_30.lc_trk_g1_4 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 484)  (474 484)  LC_2 Logic Functioning bit
 (39 4)  (477 484)  (477 484)  LC_2 Logic Functioning bit
 (41 4)  (479 484)  (479 484)  LC_2 Logic Functioning bit
 (42 4)  (480 484)  (480 484)  LC_2 Logic Functioning bit
 (44 4)  (482 484)  (482 484)  LC_2 Logic Functioning bit
 (45 4)  (483 484)  (483 484)  LC_2 Logic Functioning bit
 (14 5)  (452 485)  (452 485)  routing T_9_30.sp12_h_r_16 <X> T_9_30.lc_trk_g1_0
 (16 5)  (454 485)  (454 485)  routing T_9_30.sp12_h_r_16 <X> T_9_30.lc_trk_g1_0
 (17 5)  (455 485)  (455 485)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (459 485)  (459 485)  routing T_9_30.sp4_h_r_19 <X> T_9_30.lc_trk_g1_3
 (32 5)  (470 485)  (470 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 485)  (471 485)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.input_2_2
 (35 5)  (473 485)  (473 485)  routing T_9_30.lc_trk_g2_2 <X> T_9_30.input_2_2
 (36 5)  (474 485)  (474 485)  LC_2 Logic Functioning bit
 (39 5)  (477 485)  (477 485)  LC_2 Logic Functioning bit
 (41 5)  (479 485)  (479 485)  LC_2 Logic Functioning bit
 (42 5)  (480 485)  (480 485)  LC_2 Logic Functioning bit
 (25 6)  (463 486)  (463 486)  routing T_9_30.wire_logic_cluster/lc_6/out <X> T_9_30.lc_trk_g1_6
 (29 6)  (467 486)  (467 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 486)  (468 486)  routing T_9_30.lc_trk_g0_6 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 486)  (470 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 486)  (474 486)  LC_3 Logic Functioning bit
 (39 6)  (477 486)  (477 486)  LC_3 Logic Functioning bit
 (41 6)  (479 486)  (479 486)  LC_3 Logic Functioning bit
 (42 6)  (480 486)  (480 486)  LC_3 Logic Functioning bit
 (44 6)  (482 486)  (482 486)  LC_3 Logic Functioning bit
 (45 6)  (483 486)  (483 486)  LC_3 Logic Functioning bit
 (14 7)  (452 487)  (452 487)  routing T_9_30.sp12_h_r_20 <X> T_9_30.lc_trk_g1_4
 (16 7)  (454 487)  (454 487)  routing T_9_30.sp12_h_r_20 <X> T_9_30.lc_trk_g1_4
 (17 7)  (455 487)  (455 487)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (460 487)  (460 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 487)  (468 487)  routing T_9_30.lc_trk_g0_6 <X> T_9_30.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 487)  (470 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 487)  (473 487)  routing T_9_30.lc_trk_g0_3 <X> T_9_30.input_2_3
 (36 7)  (474 487)  (474 487)  LC_3 Logic Functioning bit
 (39 7)  (477 487)  (477 487)  LC_3 Logic Functioning bit
 (41 7)  (479 487)  (479 487)  LC_3 Logic Functioning bit
 (42 7)  (480 487)  (480 487)  LC_3 Logic Functioning bit
 (5 8)  (443 488)  (443 488)  routing T_9_30.sp4_v_b_0 <X> T_9_30.sp4_h_r_6
 (17 8)  (455 488)  (455 488)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 488)  (456 488)  routing T_9_30.wire_logic_cluster/lc_1/out <X> T_9_30.lc_trk_g2_1
 (22 8)  (460 488)  (460 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 488)  (461 488)  routing T_9_30.sp4_h_r_27 <X> T_9_30.lc_trk_g2_3
 (24 8)  (462 488)  (462 488)  routing T_9_30.sp4_h_r_27 <X> T_9_30.lc_trk_g2_3
 (25 8)  (463 488)  (463 488)  routing T_9_30.wire_logic_cluster/lc_2/out <X> T_9_30.lc_trk_g2_2
 (28 8)  (466 488)  (466 488)  routing T_9_30.lc_trk_g2_3 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 488)  (467 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (473 488)  (473 488)  routing T_9_30.lc_trk_g2_4 <X> T_9_30.input_2_4
 (36 8)  (474 488)  (474 488)  LC_4 Logic Functioning bit
 (39 8)  (477 488)  (477 488)  LC_4 Logic Functioning bit
 (41 8)  (479 488)  (479 488)  LC_4 Logic Functioning bit
 (42 8)  (480 488)  (480 488)  LC_4 Logic Functioning bit
 (44 8)  (482 488)  (482 488)  LC_4 Logic Functioning bit
 (45 8)  (483 488)  (483 488)  LC_4 Logic Functioning bit
 (47 8)  (485 488)  (485 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (442 489)  (442 489)  routing T_9_30.sp4_v_b_0 <X> T_9_30.sp4_h_r_6
 (6 9)  (444 489)  (444 489)  routing T_9_30.sp4_v_b_0 <X> T_9_30.sp4_h_r_6
 (21 9)  (459 489)  (459 489)  routing T_9_30.sp4_h_r_27 <X> T_9_30.lc_trk_g2_3
 (22 9)  (460 489)  (460 489)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (468 489)  (468 489)  routing T_9_30.lc_trk_g2_3 <X> T_9_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 489)  (470 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 489)  (471 489)  routing T_9_30.lc_trk_g2_4 <X> T_9_30.input_2_4
 (36 9)  (474 489)  (474 489)  LC_4 Logic Functioning bit
 (39 9)  (477 489)  (477 489)  LC_4 Logic Functioning bit
 (41 9)  (479 489)  (479 489)  LC_4 Logic Functioning bit
 (42 9)  (480 489)  (480 489)  LC_4 Logic Functioning bit
 (14 10)  (452 490)  (452 490)  routing T_9_30.wire_logic_cluster/lc_4/out <X> T_9_30.lc_trk_g2_4
 (21 10)  (459 490)  (459 490)  routing T_9_30.wire_logic_cluster/lc_7/out <X> T_9_30.lc_trk_g2_7
 (22 10)  (460 490)  (460 490)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (465 490)  (465 490)  routing T_9_30.lc_trk_g3_5 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 490)  (466 490)  routing T_9_30.lc_trk_g3_5 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 490)  (467 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 490)  (468 490)  routing T_9_30.lc_trk_g3_5 <X> T_9_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 490)  (470 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (473 490)  (473 490)  routing T_9_30.lc_trk_g0_5 <X> T_9_30.input_2_5
 (36 10)  (474 490)  (474 490)  LC_5 Logic Functioning bit
 (39 10)  (477 490)  (477 490)  LC_5 Logic Functioning bit
 (41 10)  (479 490)  (479 490)  LC_5 Logic Functioning bit
 (42 10)  (480 490)  (480 490)  LC_5 Logic Functioning bit
 (44 10)  (482 490)  (482 490)  LC_5 Logic Functioning bit
 (45 10)  (483 490)  (483 490)  LC_5 Logic Functioning bit
 (47 10)  (485 490)  (485 490)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (455 491)  (455 491)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (32 11)  (470 491)  (470 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 491)  (474 491)  LC_5 Logic Functioning bit
 (39 11)  (477 491)  (477 491)  LC_5 Logic Functioning bit
 (41 11)  (479 491)  (479 491)  LC_5 Logic Functioning bit
 (42 11)  (480 491)  (480 491)  LC_5 Logic Functioning bit
 (27 12)  (465 492)  (465 492)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 492)  (467 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 492)  (468 492)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 492)  (470 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (473 492)  (473 492)  routing T_9_30.lc_trk_g0_4 <X> T_9_30.input_2_6
 (36 12)  (474 492)  (474 492)  LC_6 Logic Functioning bit
 (39 12)  (477 492)  (477 492)  LC_6 Logic Functioning bit
 (41 12)  (479 492)  (479 492)  LC_6 Logic Functioning bit
 (42 12)  (480 492)  (480 492)  LC_6 Logic Functioning bit
 (44 12)  (482 492)  (482 492)  LC_6 Logic Functioning bit
 (45 12)  (483 492)  (483 492)  LC_6 Logic Functioning bit
 (51 12)  (489 492)  (489 492)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (442 493)  (442 493)  routing T_9_30.sp4_v_t_41 <X> T_9_30.sp4_h_r_9
 (30 13)  (468 493)  (468 493)  routing T_9_30.lc_trk_g1_6 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 493)  (470 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (474 493)  (474 493)  LC_6 Logic Functioning bit
 (39 13)  (477 493)  (477 493)  LC_6 Logic Functioning bit
 (41 13)  (479 493)  (479 493)  LC_6 Logic Functioning bit
 (42 13)  (480 493)  (480 493)  LC_6 Logic Functioning bit
 (15 14)  (453 494)  (453 494)  routing T_9_30.sp4_h_l_16 <X> T_9_30.lc_trk_g3_5
 (16 14)  (454 494)  (454 494)  routing T_9_30.sp4_h_l_16 <X> T_9_30.lc_trk_g3_5
 (17 14)  (455 494)  (455 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (465 494)  (465 494)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 494)  (467 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 494)  (470 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (473 494)  (473 494)  routing T_9_30.lc_trk_g2_7 <X> T_9_30.input_2_7
 (36 14)  (474 494)  (474 494)  LC_7 Logic Functioning bit
 (39 14)  (477 494)  (477 494)  LC_7 Logic Functioning bit
 (41 14)  (479 494)  (479 494)  LC_7 Logic Functioning bit
 (42 14)  (480 494)  (480 494)  LC_7 Logic Functioning bit
 (44 14)  (482 494)  (482 494)  LC_7 Logic Functioning bit
 (45 14)  (483 494)  (483 494)  LC_7 Logic Functioning bit
 (51 14)  (489 494)  (489 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (456 495)  (456 495)  routing T_9_30.sp4_h_l_16 <X> T_9_30.lc_trk_g3_5
 (30 15)  (468 495)  (468 495)  routing T_9_30.lc_trk_g1_3 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 495)  (470 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 495)  (471 495)  routing T_9_30.lc_trk_g2_7 <X> T_9_30.input_2_7
 (35 15)  (473 495)  (473 495)  routing T_9_30.lc_trk_g2_7 <X> T_9_30.input_2_7
 (36 15)  (474 495)  (474 495)  LC_7 Logic Functioning bit
 (39 15)  (477 495)  (477 495)  LC_7 Logic Functioning bit
 (41 15)  (479 495)  (479 495)  LC_7 Logic Functioning bit
 (42 15)  (480 495)  (480 495)  LC_7 Logic Functioning bit


LogicTile_10_30

 (11 0)  (503 480)  (503 480)  routing T_10_30.sp4_v_t_43 <X> T_10_30.sp4_v_b_2
 (13 0)  (505 480)  (505 480)  routing T_10_30.sp4_v_t_43 <X> T_10_30.sp4_v_b_2
 (21 0)  (513 480)  (513 480)  routing T_10_30.lft_op_3 <X> T_10_30.lc_trk_g0_3
 (22 0)  (514 480)  (514 480)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 480)  (516 480)  routing T_10_30.lft_op_3 <X> T_10_30.lc_trk_g0_3
 (25 0)  (517 480)  (517 480)  routing T_10_30.sp4_h_l_7 <X> T_10_30.lc_trk_g0_2
 (27 0)  (519 480)  (519 480)  routing T_10_30.lc_trk_g3_2 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 480)  (520 480)  routing T_10_30.lc_trk_g3_2 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 480)  (521 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 480)  (524 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 480)  (527 480)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.input_2_0
 (36 0)  (528 480)  (528 480)  LC_0 Logic Functioning bit
 (38 0)  (530 480)  (530 480)  LC_0 Logic Functioning bit
 (41 0)  (533 480)  (533 480)  LC_0 Logic Functioning bit
 (45 0)  (537 480)  (537 480)  LC_0 Logic Functioning bit
 (13 1)  (505 481)  (505 481)  routing T_10_30.sp4_v_t_44 <X> T_10_30.sp4_h_r_2
 (22 1)  (514 481)  (514 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 481)  (515 481)  routing T_10_30.sp4_h_l_7 <X> T_10_30.lc_trk_g0_2
 (24 1)  (516 481)  (516 481)  routing T_10_30.sp4_h_l_7 <X> T_10_30.lc_trk_g0_2
 (25 1)  (517 481)  (517 481)  routing T_10_30.sp4_h_l_7 <X> T_10_30.lc_trk_g0_2
 (26 1)  (518 481)  (518 481)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 481)  (519 481)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 481)  (520 481)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 481)  (521 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 481)  (522 481)  routing T_10_30.lc_trk_g3_2 <X> T_10_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 481)  (523 481)  routing T_10_30.lc_trk_g0_3 <X> T_10_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 481)  (524 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 481)  (526 481)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.input_2_0
 (35 1)  (527 481)  (527 481)  routing T_10_30.lc_trk_g1_7 <X> T_10_30.input_2_0
 (37 1)  (529 481)  (529 481)  LC_0 Logic Functioning bit
 (38 1)  (530 481)  (530 481)  LC_0 Logic Functioning bit
 (41 1)  (533 481)  (533 481)  LC_0 Logic Functioning bit
 (46 1)  (538 481)  (538 481)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (540 481)  (540 481)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 482)  (492 482)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (2 2)  (494 482)  (494 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (509 482)  (509 482)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 482)  (510 482)  routing T_10_30.wire_logic_cluster/lc_5/out <X> T_10_30.lc_trk_g0_5
 (21 2)  (513 482)  (513 482)  routing T_10_30.sp12_h_l_4 <X> T_10_30.lc_trk_g0_7
 (22 2)  (514 482)  (514 482)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (516 482)  (516 482)  routing T_10_30.sp12_h_l_4 <X> T_10_30.lc_trk_g0_7
 (32 2)  (524 482)  (524 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 482)  (525 482)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 482)  (526 482)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 482)  (528 482)  LC_1 Logic Functioning bit
 (38 2)  (530 482)  (530 482)  LC_1 Logic Functioning bit
 (47 2)  (539 482)  (539 482)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 483)  (492 483)  routing T_10_30.glb_netwk_3 <X> T_10_30.wire_logic_cluster/lc_7/clk
 (21 3)  (513 483)  (513 483)  routing T_10_30.sp12_h_l_4 <X> T_10_30.lc_trk_g0_7
 (26 3)  (518 483)  (518 483)  routing T_10_30.lc_trk_g2_3 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 483)  (520 483)  routing T_10_30.lc_trk_g2_3 <X> T_10_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 483)  (521 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 483)  (523 483)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 483)  (529 483)  LC_1 Logic Functioning bit
 (39 3)  (531 483)  (531 483)  LC_1 Logic Functioning bit
 (1 4)  (493 484)  (493 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (514 484)  (514 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (517 484)  (517 484)  routing T_10_30.lft_op_2 <X> T_10_30.lc_trk_g1_2
 (31 4)  (523 484)  (523 484)  routing T_10_30.lc_trk_g1_4 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 484)  (524 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 484)  (526 484)  routing T_10_30.lc_trk_g1_4 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 484)  (528 484)  LC_2 Logic Functioning bit
 (38 4)  (530 484)  (530 484)  LC_2 Logic Functioning bit
 (1 5)  (493 485)  (493 485)  routing T_10_30.lc_trk_g0_2 <X> T_10_30.wire_logic_cluster/lc_7/cen
 (17 5)  (509 485)  (509 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (513 485)  (513 485)  routing T_10_30.sp4_r_v_b_27 <X> T_10_30.lc_trk_g1_3
 (22 5)  (514 485)  (514 485)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 485)  (516 485)  routing T_10_30.lft_op_2 <X> T_10_30.lc_trk_g1_2
 (26 5)  (518 485)  (518 485)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 485)  (519 485)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 485)  (520 485)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 485)  (521 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 485)  (529 485)  LC_2 Logic Functioning bit
 (39 5)  (531 485)  (531 485)  LC_2 Logic Functioning bit
 (14 6)  (506 486)  (506 486)  routing T_10_30.sp4_h_l_9 <X> T_10_30.lc_trk_g1_4
 (16 6)  (508 486)  (508 486)  routing T_10_30.sp12_h_r_13 <X> T_10_30.lc_trk_g1_5
 (17 6)  (509 486)  (509 486)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (513 486)  (513 486)  routing T_10_30.sp4_h_l_2 <X> T_10_30.lc_trk_g1_7
 (22 6)  (514 486)  (514 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (515 486)  (515 486)  routing T_10_30.sp4_h_l_2 <X> T_10_30.lc_trk_g1_7
 (24 6)  (516 486)  (516 486)  routing T_10_30.sp4_h_l_2 <X> T_10_30.lc_trk_g1_7
 (27 6)  (519 486)  (519 486)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 486)  (520 486)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 486)  (521 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 486)  (522 486)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 486)  (524 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 486)  (525 486)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 486)  (526 486)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 486)  (528 486)  LC_3 Logic Functioning bit
 (38 6)  (530 486)  (530 486)  LC_3 Logic Functioning bit
 (46 6)  (538 486)  (538 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (506 487)  (506 487)  routing T_10_30.sp4_h_l_9 <X> T_10_30.lc_trk_g1_4
 (15 7)  (507 487)  (507 487)  routing T_10_30.sp4_h_l_9 <X> T_10_30.lc_trk_g1_4
 (16 7)  (508 487)  (508 487)  routing T_10_30.sp4_h_l_9 <X> T_10_30.lc_trk_g1_4
 (17 7)  (509 487)  (509 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (514 487)  (514 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (515 487)  (515 487)  routing T_10_30.sp4_v_b_22 <X> T_10_30.lc_trk_g1_6
 (24 7)  (516 487)  (516 487)  routing T_10_30.sp4_v_b_22 <X> T_10_30.lc_trk_g1_6
 (30 7)  (522 487)  (522 487)  routing T_10_30.lc_trk_g3_7 <X> T_10_30.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 487)  (523 487)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 487)  (528 487)  LC_3 Logic Functioning bit
 (38 7)  (530 487)  (530 487)  LC_3 Logic Functioning bit
 (21 8)  (513 488)  (513 488)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g2_3
 (22 8)  (514 488)  (514 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (515 488)  (515 488)  routing T_10_30.sp4_v_t_14 <X> T_10_30.lc_trk_g2_3
 (32 8)  (524 488)  (524 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 488)  (526 488)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 488)  (528 488)  LC_4 Logic Functioning bit
 (38 8)  (530 488)  (530 488)  LC_4 Logic Functioning bit
 (4 9)  (496 489)  (496 489)  routing T_10_30.sp4_v_t_36 <X> T_10_30.sp4_h_r_6
 (22 9)  (514 489)  (514 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 489)  (515 489)  routing T_10_30.sp4_h_l_15 <X> T_10_30.lc_trk_g2_2
 (24 9)  (516 489)  (516 489)  routing T_10_30.sp4_h_l_15 <X> T_10_30.lc_trk_g2_2
 (25 9)  (517 489)  (517 489)  routing T_10_30.sp4_h_l_15 <X> T_10_30.lc_trk_g2_2
 (26 9)  (518 489)  (518 489)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 489)  (519 489)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 489)  (520 489)  routing T_10_30.lc_trk_g3_3 <X> T_10_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 489)  (521 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 489)  (523 489)  routing T_10_30.lc_trk_g1_2 <X> T_10_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 489)  (529 489)  LC_4 Logic Functioning bit
 (39 9)  (531 489)  (531 489)  LC_4 Logic Functioning bit
 (53 9)  (545 489)  (545 489)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (507 490)  (507 490)  routing T_10_30.sp4_h_l_24 <X> T_10_30.lc_trk_g2_5
 (16 10)  (508 490)  (508 490)  routing T_10_30.sp4_h_l_24 <X> T_10_30.lc_trk_g2_5
 (17 10)  (509 490)  (509 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 490)  (510 490)  routing T_10_30.sp4_h_l_24 <X> T_10_30.lc_trk_g2_5
 (26 10)  (518 490)  (518 490)  routing T_10_30.lc_trk_g2_5 <X> T_10_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 490)  (519 490)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 490)  (520 490)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 490)  (521 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 490)  (522 490)  routing T_10_30.lc_trk_g3_5 <X> T_10_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 490)  (523 490)  routing T_10_30.lc_trk_g1_5 <X> T_10_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 490)  (524 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 490)  (526 490)  routing T_10_30.lc_trk_g1_5 <X> T_10_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 490)  (527 490)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.input_2_5
 (36 10)  (528 490)  (528 490)  LC_5 Logic Functioning bit
 (37 10)  (529 490)  (529 490)  LC_5 Logic Functioning bit
 (38 10)  (530 490)  (530 490)  LC_5 Logic Functioning bit
 (39 10)  (531 490)  (531 490)  LC_5 Logic Functioning bit
 (41 10)  (533 490)  (533 490)  LC_5 Logic Functioning bit
 (43 10)  (535 490)  (535 490)  LC_5 Logic Functioning bit
 (48 10)  (540 490)  (540 490)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (506 491)  (506 491)  routing T_10_30.sp4_r_v_b_36 <X> T_10_30.lc_trk_g2_4
 (17 11)  (509 491)  (509 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (520 491)  (520 491)  routing T_10_30.lc_trk_g2_5 <X> T_10_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 491)  (521 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 491)  (524 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 491)  (527 491)  routing T_10_30.lc_trk_g0_7 <X> T_10_30.input_2_5
 (36 11)  (528 491)  (528 491)  LC_5 Logic Functioning bit
 (37 11)  (529 491)  (529 491)  LC_5 Logic Functioning bit
 (38 11)  (530 491)  (530 491)  LC_5 Logic Functioning bit
 (39 11)  (531 491)  (531 491)  LC_5 Logic Functioning bit
 (41 11)  (533 491)  (533 491)  LC_5 Logic Functioning bit
 (42 11)  (534 491)  (534 491)  LC_5 Logic Functioning bit
 (43 11)  (535 491)  (535 491)  LC_5 Logic Functioning bit
 (51 11)  (543 491)  (543 491)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (497 492)  (497 492)  routing T_10_30.sp4_v_b_9 <X> T_10_30.sp4_h_r_9
 (22 12)  (514 492)  (514 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 492)  (515 492)  routing T_10_30.sp4_v_t_30 <X> T_10_30.lc_trk_g3_3
 (24 12)  (516 492)  (516 492)  routing T_10_30.sp4_v_t_30 <X> T_10_30.lc_trk_g3_3
 (27 12)  (519 492)  (519 492)  routing T_10_30.lc_trk_g1_0 <X> T_10_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 492)  (521 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 492)  (523 492)  routing T_10_30.lc_trk_g1_6 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 492)  (524 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 492)  (526 492)  routing T_10_30.lc_trk_g1_6 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 492)  (528 492)  LC_6 Logic Functioning bit
 (50 12)  (542 492)  (542 492)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (498 493)  (498 493)  routing T_10_30.sp4_v_b_9 <X> T_10_30.sp4_h_r_9
 (22 13)  (514 493)  (514 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 493)  (517 493)  routing T_10_30.sp4_r_v_b_42 <X> T_10_30.lc_trk_g3_2
 (26 13)  (518 493)  (518 493)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 493)  (519 493)  routing T_10_30.lc_trk_g1_3 <X> T_10_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 493)  (521 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 493)  (523 493)  routing T_10_30.lc_trk_g1_6 <X> T_10_30.wire_logic_cluster/lc_6/in_3
 (15 14)  (507 494)  (507 494)  routing T_10_30.sp4_h_r_45 <X> T_10_30.lc_trk_g3_5
 (16 14)  (508 494)  (508 494)  routing T_10_30.sp4_h_r_45 <X> T_10_30.lc_trk_g3_5
 (17 14)  (509 494)  (509 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 494)  (510 494)  routing T_10_30.sp4_h_r_45 <X> T_10_30.lc_trk_g3_5
 (21 14)  (513 494)  (513 494)  routing T_10_30.sp4_v_t_26 <X> T_10_30.lc_trk_g3_7
 (22 14)  (514 494)  (514 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 494)  (515 494)  routing T_10_30.sp4_v_t_26 <X> T_10_30.lc_trk_g3_7
 (26 14)  (518 494)  (518 494)  routing T_10_30.lc_trk_g0_5 <X> T_10_30.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 494)  (520 494)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 494)  (521 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 494)  (522 494)  routing T_10_30.lc_trk_g2_4 <X> T_10_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 494)  (524 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 494)  (525 494)  routing T_10_30.lc_trk_g2_2 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 494)  (529 494)  LC_7 Logic Functioning bit
 (39 14)  (531 494)  (531 494)  LC_7 Logic Functioning bit
 (43 14)  (535 494)  (535 494)  LC_7 Logic Functioning bit
 (50 14)  (542 494)  (542 494)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (510 495)  (510 495)  routing T_10_30.sp4_h_r_45 <X> T_10_30.lc_trk_g3_5
 (21 15)  (513 495)  (513 495)  routing T_10_30.sp4_v_t_26 <X> T_10_30.lc_trk_g3_7
 (29 15)  (521 495)  (521 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 495)  (523 495)  routing T_10_30.lc_trk_g2_2 <X> T_10_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 495)  (528 495)  LC_7 Logic Functioning bit
 (37 15)  (529 495)  (529 495)  LC_7 Logic Functioning bit
 (38 15)  (530 495)  (530 495)  LC_7 Logic Functioning bit
 (39 15)  (531 495)  (531 495)  LC_7 Logic Functioning bit
 (43 15)  (535 495)  (535 495)  LC_7 Logic Functioning bit
 (53 15)  (545 495)  (545 495)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_30

 (3 0)  (549 480)  (549 480)  routing T_11_30.sp12_v_t_23 <X> T_11_30.sp12_v_b_0
 (11 0)  (557 480)  (557 480)  routing T_11_30.sp4_v_t_43 <X> T_11_30.sp4_v_b_2
 (13 0)  (559 480)  (559 480)  routing T_11_30.sp4_v_t_43 <X> T_11_30.sp4_v_b_2
 (14 0)  (560 480)  (560 480)  routing T_11_30.wire_logic_cluster/lc_0/out <X> T_11_30.lc_trk_g0_0
 (26 0)  (572 480)  (572 480)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 480)  (574 480)  routing T_11_30.lc_trk_g2_5 <X> T_11_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 480)  (575 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 480)  (576 480)  routing T_11_30.lc_trk_g2_5 <X> T_11_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 480)  (578 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 480)  (580 480)  routing T_11_30.lc_trk_g1_2 <X> T_11_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 480)  (582 480)  LC_0 Logic Functioning bit
 (37 0)  (583 480)  (583 480)  LC_0 Logic Functioning bit
 (38 0)  (584 480)  (584 480)  LC_0 Logic Functioning bit
 (39 0)  (585 480)  (585 480)  LC_0 Logic Functioning bit
 (40 0)  (586 480)  (586 480)  LC_0 Logic Functioning bit
 (41 0)  (587 480)  (587 480)  LC_0 Logic Functioning bit
 (45 0)  (591 480)  (591 480)  LC_0 Logic Functioning bit
 (53 0)  (599 480)  (599 480)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (563 481)  (563 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 481)  (568 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 481)  (569 481)  routing T_11_30.sp4_v_b_18 <X> T_11_30.lc_trk_g0_2
 (24 1)  (570 481)  (570 481)  routing T_11_30.sp4_v_b_18 <X> T_11_30.lc_trk_g0_2
 (26 1)  (572 481)  (572 481)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 481)  (574 481)  routing T_11_30.lc_trk_g2_6 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 481)  (575 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 481)  (577 481)  routing T_11_30.lc_trk_g1_2 <X> T_11_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 481)  (578 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 481)  (579 481)  routing T_11_30.lc_trk_g2_0 <X> T_11_30.input_2_0
 (36 1)  (582 481)  (582 481)  LC_0 Logic Functioning bit
 (37 1)  (583 481)  (583 481)  LC_0 Logic Functioning bit
 (39 1)  (585 481)  (585 481)  LC_0 Logic Functioning bit
 (40 1)  (586 481)  (586 481)  LC_0 Logic Functioning bit
 (51 1)  (597 481)  (597 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 482)  (546 482)  routing T_11_30.glb_netwk_3 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (2 2)  (548 482)  (548 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (571 482)  (571 482)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g0_6
 (29 2)  (575 482)  (575 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 482)  (577 482)  routing T_11_30.lc_trk_g0_6 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 482)  (578 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 482)  (583 482)  LC_1 Logic Functioning bit
 (39 2)  (585 482)  (585 482)  LC_1 Logic Functioning bit
 (41 2)  (587 482)  (587 482)  LC_1 Logic Functioning bit
 (43 2)  (589 482)  (589 482)  LC_1 Logic Functioning bit
 (0 3)  (546 483)  (546 483)  routing T_11_30.glb_netwk_3 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (12 3)  (558 483)  (558 483)  routing T_11_30.sp4_h_l_39 <X> T_11_30.sp4_v_t_39
 (22 3)  (568 483)  (568 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 483)  (569 483)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g0_6
 (24 3)  (570 483)  (570 483)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g0_6
 (25 3)  (571 483)  (571 483)  routing T_11_30.sp4_h_l_11 <X> T_11_30.lc_trk_g0_6
 (31 3)  (577 483)  (577 483)  routing T_11_30.lc_trk_g0_6 <X> T_11_30.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 483)  (583 483)  LC_1 Logic Functioning bit
 (39 3)  (585 483)  (585 483)  LC_1 Logic Functioning bit
 (41 3)  (587 483)  (587 483)  LC_1 Logic Functioning bit
 (43 3)  (589 483)  (589 483)  LC_1 Logic Functioning bit
 (47 3)  (593 483)  (593 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (547 484)  (547 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (548 484)  (548 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (551 484)  (551 484)  routing T_11_30.sp4_v_b_3 <X> T_11_30.sp4_h_r_3
 (8 4)  (554 484)  (554 484)  routing T_11_30.sp4_v_b_4 <X> T_11_30.sp4_h_r_4
 (9 4)  (555 484)  (555 484)  routing T_11_30.sp4_v_b_4 <X> T_11_30.sp4_h_r_4
 (25 4)  (571 484)  (571 484)  routing T_11_30.lft_op_2 <X> T_11_30.lc_trk_g1_2
 (26 4)  (572 484)  (572 484)  routing T_11_30.lc_trk_g0_6 <X> T_11_30.wire_logic_cluster/lc_2/in_0
 (31 4)  (577 484)  (577 484)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 484)  (578 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 484)  (579 484)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 484)  (583 484)  LC_2 Logic Functioning bit
 (39 4)  (585 484)  (585 484)  LC_2 Logic Functioning bit
 (41 4)  (587 484)  (587 484)  LC_2 Logic Functioning bit
 (43 4)  (589 484)  (589 484)  LC_2 Logic Functioning bit
 (47 4)  (593 484)  (593 484)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (547 485)  (547 485)  routing T_11_30.lc_trk_g0_2 <X> T_11_30.wire_logic_cluster/lc_7/cen
 (6 5)  (552 485)  (552 485)  routing T_11_30.sp4_v_b_3 <X> T_11_30.sp4_h_r_3
 (22 5)  (568 485)  (568 485)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 485)  (570 485)  routing T_11_30.lft_op_2 <X> T_11_30.lc_trk_g1_2
 (26 5)  (572 485)  (572 485)  routing T_11_30.lc_trk_g0_6 <X> T_11_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 485)  (575 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 485)  (577 485)  routing T_11_30.lc_trk_g2_7 <X> T_11_30.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 485)  (582 485)  LC_2 Logic Functioning bit
 (38 5)  (584 485)  (584 485)  LC_2 Logic Functioning bit
 (40 5)  (586 485)  (586 485)  LC_2 Logic Functioning bit
 (42 5)  (588 485)  (588 485)  LC_2 Logic Functioning bit
 (15 6)  (561 486)  (561 486)  routing T_11_30.lft_op_5 <X> T_11_30.lc_trk_g1_5
 (17 6)  (563 486)  (563 486)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 486)  (564 486)  routing T_11_30.lft_op_5 <X> T_11_30.lc_trk_g1_5
 (27 6)  (573 486)  (573 486)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 486)  (575 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 486)  (576 486)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 486)  (577 486)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 486)  (578 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 486)  (579 486)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 486)  (580 486)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 486)  (581 486)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.input_2_3
 (40 6)  (586 486)  (586 486)  LC_3 Logic Functioning bit
 (41 6)  (587 486)  (587 486)  LC_3 Logic Functioning bit
 (8 7)  (554 487)  (554 487)  routing T_11_30.sp4_h_r_4 <X> T_11_30.sp4_v_t_41
 (9 7)  (555 487)  (555 487)  routing T_11_30.sp4_h_r_4 <X> T_11_30.sp4_v_t_41
 (26 7)  (572 487)  (572 487)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 487)  (573 487)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 487)  (574 487)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 487)  (575 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 487)  (577 487)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 487)  (578 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 487)  (579 487)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.input_2_3
 (34 7)  (580 487)  (580 487)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.input_2_3
 (36 7)  (582 487)  (582 487)  LC_3 Logic Functioning bit
 (40 7)  (586 487)  (586 487)  LC_3 Logic Functioning bit
 (41 7)  (587 487)  (587 487)  LC_3 Logic Functioning bit
 (51 7)  (597 487)  (597 487)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (572 488)  (572 488)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 488)  (573 488)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 488)  (574 488)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 488)  (575 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 488)  (577 488)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 488)  (578 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 488)  (579 488)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 488)  (580 488)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 488)  (581 488)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.input_2_4
 (37 8)  (583 488)  (583 488)  LC_4 Logic Functioning bit
 (40 8)  (586 488)  (586 488)  LC_4 Logic Functioning bit
 (42 8)  (588 488)  (588 488)  LC_4 Logic Functioning bit
 (15 9)  (561 489)  (561 489)  routing T_11_30.sp4_v_t_29 <X> T_11_30.lc_trk_g2_0
 (16 9)  (562 489)  (562 489)  routing T_11_30.sp4_v_t_29 <X> T_11_30.lc_trk_g2_0
 (17 9)  (563 489)  (563 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (572 489)  (572 489)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 489)  (573 489)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 489)  (574 489)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 489)  (575 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 489)  (576 489)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 489)  (578 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 489)  (580 489)  routing T_11_30.lc_trk_g1_5 <X> T_11_30.input_2_4
 (48 9)  (594 489)  (594 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (598 489)  (598 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (560 490)  (560 490)  routing T_11_30.sp4_v_b_36 <X> T_11_30.lc_trk_g2_4
 (15 10)  (561 490)  (561 490)  routing T_11_30.rgt_op_5 <X> T_11_30.lc_trk_g2_5
 (17 10)  (563 490)  (563 490)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 490)  (564 490)  routing T_11_30.rgt_op_5 <X> T_11_30.lc_trk_g2_5
 (22 10)  (568 490)  (568 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (560 491)  (560 491)  routing T_11_30.sp4_v_b_36 <X> T_11_30.lc_trk_g2_4
 (16 11)  (562 491)  (562 491)  routing T_11_30.sp4_v_b_36 <X> T_11_30.lc_trk_g2_4
 (17 11)  (563 491)  (563 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (568 491)  (568 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 491)  (571 491)  routing T_11_30.sp4_r_v_b_38 <X> T_11_30.lc_trk_g2_6
 (5 12)  (551 492)  (551 492)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_h_r_9
 (10 12)  (556 492)  (556 492)  routing T_11_30.sp4_v_t_40 <X> T_11_30.sp4_h_r_10
 (25 12)  (571 492)  (571 492)  routing T_11_30.sp4_h_r_42 <X> T_11_30.lc_trk_g3_2
 (26 12)  (572 492)  (572 492)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 492)  (573 492)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 492)  (574 492)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 492)  (575 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 492)  (577 492)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 492)  (578 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 492)  (579 492)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 492)  (580 492)  routing T_11_30.lc_trk_g3_4 <X> T_11_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 492)  (582 492)  LC_6 Logic Functioning bit
 (37 12)  (583 492)  (583 492)  LC_6 Logic Functioning bit
 (38 12)  (584 492)  (584 492)  LC_6 Logic Functioning bit
 (39 12)  (585 492)  (585 492)  LC_6 Logic Functioning bit
 (40 12)  (586 492)  (586 492)  LC_6 Logic Functioning bit
 (41 12)  (587 492)  (587 492)  LC_6 Logic Functioning bit
 (42 12)  (588 492)  (588 492)  LC_6 Logic Functioning bit
 (43 12)  (589 492)  (589 492)  LC_6 Logic Functioning bit
 (22 13)  (568 493)  (568 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 493)  (569 493)  routing T_11_30.sp4_h_r_42 <X> T_11_30.lc_trk_g3_2
 (24 13)  (570 493)  (570 493)  routing T_11_30.sp4_h_r_42 <X> T_11_30.lc_trk_g3_2
 (25 13)  (571 493)  (571 493)  routing T_11_30.sp4_h_r_42 <X> T_11_30.lc_trk_g3_2
 (26 13)  (572 493)  (572 493)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 493)  (573 493)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 493)  (574 493)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 493)  (575 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 493)  (576 493)  routing T_11_30.lc_trk_g3_2 <X> T_11_30.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 493)  (582 493)  LC_6 Logic Functioning bit
 (38 13)  (584 493)  (584 493)  LC_6 Logic Functioning bit
 (40 13)  (586 493)  (586 493)  LC_6 Logic Functioning bit
 (41 13)  (587 493)  (587 493)  LC_6 Logic Functioning bit
 (42 13)  (588 493)  (588 493)  LC_6 Logic Functioning bit
 (43 13)  (589 493)  (589 493)  LC_6 Logic Functioning bit
 (47 13)  (593 493)  (593 493)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (560 494)  (560 494)  routing T_11_30.sp4_v_b_36 <X> T_11_30.lc_trk_g3_4
 (21 14)  (567 494)  (567 494)  routing T_11_30.sp4_h_r_39 <X> T_11_30.lc_trk_g3_7
 (22 14)  (568 494)  (568 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (569 494)  (569 494)  routing T_11_30.sp4_h_r_39 <X> T_11_30.lc_trk_g3_7
 (24 14)  (570 494)  (570 494)  routing T_11_30.sp4_h_r_39 <X> T_11_30.lc_trk_g3_7
 (28 14)  (574 494)  (574 494)  routing T_11_30.lc_trk_g2_4 <X> T_11_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 494)  (575 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 494)  (576 494)  routing T_11_30.lc_trk_g2_4 <X> T_11_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 494)  (577 494)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 494)  (578 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 494)  (579 494)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 494)  (580 494)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 494)  (582 494)  LC_7 Logic Functioning bit
 (38 14)  (584 494)  (584 494)  LC_7 Logic Functioning bit
 (40 14)  (586 494)  (586 494)  LC_7 Logic Functioning bit
 (41 14)  (587 494)  (587 494)  LC_7 Logic Functioning bit
 (42 14)  (588 494)  (588 494)  LC_7 Logic Functioning bit
 (43 14)  (589 494)  (589 494)  LC_7 Logic Functioning bit
 (51 14)  (597 494)  (597 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (560 495)  (560 495)  routing T_11_30.sp4_v_b_36 <X> T_11_30.lc_trk_g3_4
 (16 15)  (562 495)  (562 495)  routing T_11_30.sp4_v_b_36 <X> T_11_30.lc_trk_g3_4
 (17 15)  (563 495)  (563 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (31 15)  (577 495)  (577 495)  routing T_11_30.lc_trk_g3_7 <X> T_11_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 495)  (582 495)  LC_7 Logic Functioning bit
 (38 15)  (584 495)  (584 495)  LC_7 Logic Functioning bit
 (40 15)  (586 495)  (586 495)  LC_7 Logic Functioning bit
 (41 15)  (587 495)  (587 495)  LC_7 Logic Functioning bit
 (42 15)  (588 495)  (588 495)  LC_7 Logic Functioning bit
 (43 15)  (589 495)  (589 495)  LC_7 Logic Functioning bit


LogicTile_12_30

 (6 0)  (606 480)  (606 480)  routing T_12_30.sp4_h_r_7 <X> T_12_30.sp4_v_b_0
 (9 0)  (609 480)  (609 480)  routing T_12_30.sp4_v_t_36 <X> T_12_30.sp4_h_r_1
 (25 0)  (625 480)  (625 480)  routing T_12_30.sp4_h_l_7 <X> T_12_30.lc_trk_g0_2
 (26 0)  (626 480)  (626 480)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 480)  (627 480)  routing T_12_30.lc_trk_g3_0 <X> T_12_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 480)  (628 480)  routing T_12_30.lc_trk_g3_0 <X> T_12_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 480)  (629 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 480)  (632 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 480)  (634 480)  routing T_12_30.lc_trk_g1_0 <X> T_12_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 480)  (635 480)  routing T_12_30.lc_trk_g2_4 <X> T_12_30.input_2_0
 (36 0)  (636 480)  (636 480)  LC_0 Logic Functioning bit
 (37 0)  (637 480)  (637 480)  LC_0 Logic Functioning bit
 (40 0)  (640 480)  (640 480)  LC_0 Logic Functioning bit
 (41 0)  (641 480)  (641 480)  LC_0 Logic Functioning bit
 (45 0)  (645 480)  (645 480)  LC_0 Logic Functioning bit
 (22 1)  (622 481)  (622 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 481)  (623 481)  routing T_12_30.sp4_h_l_7 <X> T_12_30.lc_trk_g0_2
 (24 1)  (624 481)  (624 481)  routing T_12_30.sp4_h_l_7 <X> T_12_30.lc_trk_g0_2
 (25 1)  (625 481)  (625 481)  routing T_12_30.sp4_h_l_7 <X> T_12_30.lc_trk_g0_2
 (27 1)  (627 481)  (627 481)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 481)  (628 481)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 481)  (629 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 481)  (632 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 481)  (633 481)  routing T_12_30.lc_trk_g2_4 <X> T_12_30.input_2_0
 (38 1)  (638 481)  (638 481)  LC_0 Logic Functioning bit
 (39 1)  (639 481)  (639 481)  LC_0 Logic Functioning bit
 (42 1)  (642 481)  (642 481)  LC_0 Logic Functioning bit
 (43 1)  (643 481)  (643 481)  LC_0 Logic Functioning bit
 (48 1)  (648 481)  (648 481)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 482)  (600 482)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (2 2)  (602 482)  (602 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (611 482)  (611 482)  routing T_12_30.sp4_h_l_44 <X> T_12_30.sp4_v_t_39
 (14 2)  (614 482)  (614 482)  routing T_12_30.wire_logic_cluster/lc_4/out <X> T_12_30.lc_trk_g0_4
 (0 3)  (600 483)  (600 483)  routing T_12_30.glb_netwk_3 <X> T_12_30.wire_logic_cluster/lc_7/clk
 (17 3)  (617 483)  (617 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (601 484)  (601 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (605 484)  (605 484)  routing T_12_30.sp4_v_b_3 <X> T_12_30.sp4_h_r_3
 (8 4)  (608 484)  (608 484)  routing T_12_30.sp4_v_b_10 <X> T_12_30.sp4_h_r_4
 (9 4)  (609 484)  (609 484)  routing T_12_30.sp4_v_b_10 <X> T_12_30.sp4_h_r_4
 (10 4)  (610 484)  (610 484)  routing T_12_30.sp4_v_b_10 <X> T_12_30.sp4_h_r_4
 (14 4)  (614 484)  (614 484)  routing T_12_30.lft_op_0 <X> T_12_30.lc_trk_g1_0
 (1 5)  (601 485)  (601 485)  routing T_12_30.lc_trk_g0_2 <X> T_12_30.wire_logic_cluster/lc_7/cen
 (6 5)  (606 485)  (606 485)  routing T_12_30.sp4_v_b_3 <X> T_12_30.sp4_h_r_3
 (15 5)  (615 485)  (615 485)  routing T_12_30.lft_op_0 <X> T_12_30.lc_trk_g1_0
 (17 5)  (617 485)  (617 485)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (11 6)  (611 486)  (611 486)  routing T_12_30.sp4_v_b_2 <X> T_12_30.sp4_v_t_40
 (28 6)  (628 486)  (628 486)  routing T_12_30.lc_trk_g2_2 <X> T_12_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 486)  (629 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 486)  (632 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 486)  (633 486)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 486)  (634 486)  routing T_12_30.lc_trk_g3_1 <X> T_12_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 486)  (636 486)  LC_3 Logic Functioning bit
 (38 6)  (638 486)  (638 486)  LC_3 Logic Functioning bit
 (41 6)  (641 486)  (641 486)  LC_3 Logic Functioning bit
 (43 6)  (643 486)  (643 486)  LC_3 Logic Functioning bit
 (48 6)  (648 486)  (648 486)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (12 7)  (612 487)  (612 487)  routing T_12_30.sp4_v_b_2 <X> T_12_30.sp4_v_t_40
 (22 7)  (622 487)  (622 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 487)  (623 487)  routing T_12_30.sp4_h_r_6 <X> T_12_30.lc_trk_g1_6
 (24 7)  (624 487)  (624 487)  routing T_12_30.sp4_h_r_6 <X> T_12_30.lc_trk_g1_6
 (25 7)  (625 487)  (625 487)  routing T_12_30.sp4_h_r_6 <X> T_12_30.lc_trk_g1_6
 (27 7)  (627 487)  (627 487)  routing T_12_30.lc_trk_g3_0 <X> T_12_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 487)  (628 487)  routing T_12_30.lc_trk_g3_0 <X> T_12_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 487)  (629 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 487)  (630 487)  routing T_12_30.lc_trk_g2_2 <X> T_12_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 487)  (636 487)  LC_3 Logic Functioning bit
 (38 7)  (638 487)  (638 487)  LC_3 Logic Functioning bit
 (40 7)  (640 487)  (640 487)  LC_3 Logic Functioning bit
 (42 7)  (642 487)  (642 487)  LC_3 Logic Functioning bit
 (15 8)  (615 488)  (615 488)  routing T_12_30.sp4_v_t_28 <X> T_12_30.lc_trk_g2_1
 (16 8)  (616 488)  (616 488)  routing T_12_30.sp4_v_t_28 <X> T_12_30.lc_trk_g2_1
 (17 8)  (617 488)  (617 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (621 488)  (621 488)  routing T_12_30.sp4_v_t_22 <X> T_12_30.lc_trk_g2_3
 (22 8)  (622 488)  (622 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (623 488)  (623 488)  routing T_12_30.sp4_v_t_22 <X> T_12_30.lc_trk_g2_3
 (27 8)  (627 488)  (627 488)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 488)  (629 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 488)  (630 488)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 488)  (632 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 488)  (633 488)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 488)  (634 488)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 488)  (637 488)  LC_4 Logic Functioning bit
 (39 8)  (639 488)  (639 488)  LC_4 Logic Functioning bit
 (41 8)  (641 488)  (641 488)  LC_4 Logic Functioning bit
 (43 8)  (643 488)  (643 488)  LC_4 Logic Functioning bit
 (21 9)  (621 489)  (621 489)  routing T_12_30.sp4_v_t_22 <X> T_12_30.lc_trk_g2_3
 (22 9)  (622 489)  (622 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 489)  (623 489)  routing T_12_30.sp4_v_b_42 <X> T_12_30.lc_trk_g2_2
 (24 9)  (624 489)  (624 489)  routing T_12_30.sp4_v_b_42 <X> T_12_30.lc_trk_g2_2
 (30 9)  (630 489)  (630 489)  routing T_12_30.lc_trk_g1_6 <X> T_12_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 489)  (631 489)  routing T_12_30.lc_trk_g3_2 <X> T_12_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 489)  (637 489)  LC_4 Logic Functioning bit
 (39 9)  (639 489)  (639 489)  LC_4 Logic Functioning bit
 (41 9)  (641 489)  (641 489)  LC_4 Logic Functioning bit
 (43 9)  (643 489)  (643 489)  LC_4 Logic Functioning bit
 (12 10)  (612 490)  (612 490)  routing T_12_30.sp4_v_t_39 <X> T_12_30.sp4_h_l_45
 (14 10)  (614 490)  (614 490)  routing T_12_30.bnl_op_4 <X> T_12_30.lc_trk_g2_4
 (32 10)  (632 490)  (632 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 490)  (633 490)  routing T_12_30.lc_trk_g2_2 <X> T_12_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 490)  (636 490)  LC_5 Logic Functioning bit
 (39 10)  (639 490)  (639 490)  LC_5 Logic Functioning bit
 (41 10)  (641 490)  (641 490)  LC_5 Logic Functioning bit
 (42 10)  (642 490)  (642 490)  LC_5 Logic Functioning bit
 (8 11)  (608 491)  (608 491)  routing T_12_30.sp4_h_l_42 <X> T_12_30.sp4_v_t_42
 (11 11)  (611 491)  (611 491)  routing T_12_30.sp4_v_t_39 <X> T_12_30.sp4_h_l_45
 (13 11)  (613 491)  (613 491)  routing T_12_30.sp4_v_t_39 <X> T_12_30.sp4_h_l_45
 (14 11)  (614 491)  (614 491)  routing T_12_30.bnl_op_4 <X> T_12_30.lc_trk_g2_4
 (17 11)  (617 491)  (617 491)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (28 11)  (628 491)  (628 491)  routing T_12_30.lc_trk_g2_1 <X> T_12_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 491)  (629 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 491)  (631 491)  routing T_12_30.lc_trk_g2_2 <X> T_12_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 491)  (632 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 491)  (633 491)  routing T_12_30.lc_trk_g2_3 <X> T_12_30.input_2_5
 (35 11)  (635 491)  (635 491)  routing T_12_30.lc_trk_g2_3 <X> T_12_30.input_2_5
 (37 11)  (637 491)  (637 491)  LC_5 Logic Functioning bit
 (38 11)  (638 491)  (638 491)  LC_5 Logic Functioning bit
 (40 11)  (640 491)  (640 491)  LC_5 Logic Functioning bit
 (43 11)  (643 491)  (643 491)  LC_5 Logic Functioning bit
 (10 12)  (610 492)  (610 492)  routing T_12_30.sp4_v_t_40 <X> T_12_30.sp4_h_r_10
 (15 12)  (615 492)  (615 492)  routing T_12_30.sp4_h_r_33 <X> T_12_30.lc_trk_g3_1
 (16 12)  (616 492)  (616 492)  routing T_12_30.sp4_h_r_33 <X> T_12_30.lc_trk_g3_1
 (17 12)  (617 492)  (617 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 492)  (618 492)  routing T_12_30.sp4_h_r_33 <X> T_12_30.lc_trk_g3_1
 (22 12)  (622 492)  (622 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (626 492)  (626 492)  routing T_12_30.lc_trk_g0_4 <X> T_12_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 492)  (627 492)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 492)  (628 492)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 492)  (629 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 492)  (630 492)  routing T_12_30.lc_trk_g3_4 <X> T_12_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 492)  (631 492)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 492)  (632 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 492)  (633 492)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 492)  (634 492)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 492)  (638 492)  LC_6 Logic Functioning bit
 (39 12)  (639 492)  (639 492)  LC_6 Logic Functioning bit
 (42 12)  (642 492)  (642 492)  LC_6 Logic Functioning bit
 (43 12)  (643 492)  (643 492)  LC_6 Logic Functioning bit
 (47 12)  (647 492)  (647 492)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (650 492)  (650 492)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (616 493)  (616 493)  routing T_12_30.sp12_v_b_8 <X> T_12_30.lc_trk_g3_0
 (17 13)  (617 493)  (617 493)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (621 493)  (621 493)  routing T_12_30.sp4_r_v_b_43 <X> T_12_30.lc_trk_g3_3
 (22 13)  (622 493)  (622 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 493)  (623 493)  routing T_12_30.sp4_h_l_15 <X> T_12_30.lc_trk_g3_2
 (24 13)  (624 493)  (624 493)  routing T_12_30.sp4_h_l_15 <X> T_12_30.lc_trk_g3_2
 (25 13)  (625 493)  (625 493)  routing T_12_30.sp4_h_l_15 <X> T_12_30.lc_trk_g3_2
 (29 13)  (629 493)  (629 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 493)  (631 493)  routing T_12_30.lc_trk_g3_6 <X> T_12_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 493)  (636 493)  LC_6 Logic Functioning bit
 (37 13)  (637 493)  (637 493)  LC_6 Logic Functioning bit
 (40 13)  (640 493)  (640 493)  LC_6 Logic Functioning bit
 (41 13)  (641 493)  (641 493)  LC_6 Logic Functioning bit
 (16 14)  (616 494)  (616 494)  routing T_12_30.sp4_v_b_37 <X> T_12_30.lc_trk_g3_5
 (17 14)  (617 494)  (617 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 494)  (618 494)  routing T_12_30.sp4_v_b_37 <X> T_12_30.lc_trk_g3_5
 (27 14)  (627 494)  (627 494)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 494)  (628 494)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 494)  (629 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 494)  (630 494)  routing T_12_30.lc_trk_g3_5 <X> T_12_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 494)  (632 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 494)  (633 494)  routing T_12_30.lc_trk_g3_3 <X> T_12_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 494)  (634 494)  routing T_12_30.lc_trk_g3_3 <X> T_12_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 494)  (636 494)  LC_7 Logic Functioning bit
 (37 14)  (637 494)  (637 494)  LC_7 Logic Functioning bit
 (50 14)  (650 494)  (650 494)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 495)  (614 495)  routing T_12_30.tnl_op_4 <X> T_12_30.lc_trk_g3_4
 (15 15)  (615 495)  (615 495)  routing T_12_30.tnl_op_4 <X> T_12_30.lc_trk_g3_4
 (17 15)  (617 495)  (617 495)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (618 495)  (618 495)  routing T_12_30.sp4_v_b_37 <X> T_12_30.lc_trk_g3_5
 (22 15)  (622 495)  (622 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 495)  (623 495)  routing T_12_30.sp4_h_r_30 <X> T_12_30.lc_trk_g3_6
 (24 15)  (624 495)  (624 495)  routing T_12_30.sp4_h_r_30 <X> T_12_30.lc_trk_g3_6
 (25 15)  (625 495)  (625 495)  routing T_12_30.sp4_h_r_30 <X> T_12_30.lc_trk_g3_6
 (27 15)  (627 495)  (627 495)  routing T_12_30.lc_trk_g3_0 <X> T_12_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 495)  (628 495)  routing T_12_30.lc_trk_g3_0 <X> T_12_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 495)  (629 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 495)  (631 495)  routing T_12_30.lc_trk_g3_3 <X> T_12_30.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 495)  (636 495)  LC_7 Logic Functioning bit
 (37 15)  (637 495)  (637 495)  LC_7 Logic Functioning bit
 (40 15)  (640 495)  (640 495)  LC_7 Logic Functioning bit
 (41 15)  (641 495)  (641 495)  LC_7 Logic Functioning bit
 (42 15)  (642 495)  (642 495)  LC_7 Logic Functioning bit
 (43 15)  (643 495)  (643 495)  LC_7 Logic Functioning bit
 (52 15)  (652 495)  (652 495)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_30

 (15 0)  (669 480)  (669 480)  routing T_13_30.top_op_1 <X> T_13_30.lc_trk_g0_1
 (17 0)  (671 480)  (671 480)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (675 480)  (675 480)  routing T_13_30.wire_logic_cluster/lc_3/out <X> T_13_30.lc_trk_g0_3
 (22 0)  (676 480)  (676 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (31 0)  (685 480)  (685 480)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 480)  (686 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 480)  (687 480)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 480)  (688 480)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 480)  (690 480)  LC_0 Logic Functioning bit
 (38 0)  (692 480)  (692 480)  LC_0 Logic Functioning bit
 (6 1)  (660 481)  (660 481)  routing T_13_30.sp4_h_l_37 <X> T_13_30.sp4_h_r_0
 (8 1)  (662 481)  (662 481)  routing T_13_30.sp4_v_t_47 <X> T_13_30.sp4_v_b_1
 (10 1)  (664 481)  (664 481)  routing T_13_30.sp4_v_t_47 <X> T_13_30.sp4_v_b_1
 (18 1)  (672 481)  (672 481)  routing T_13_30.top_op_1 <X> T_13_30.lc_trk_g0_1
 (22 1)  (676 481)  (676 481)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 481)  (677 481)  routing T_13_30.sp12_h_r_10 <X> T_13_30.lc_trk_g0_2
 (26 1)  (680 481)  (680 481)  routing T_13_30.lc_trk_g0_2 <X> T_13_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 481)  (683 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 481)  (691 481)  LC_0 Logic Functioning bit
 (39 1)  (693 481)  (693 481)  LC_0 Logic Functioning bit
 (0 2)  (654 482)  (654 482)  routing T_13_30.glb_netwk_3 <X> T_13_30.wire_logic_cluster/lc_7/clk
 (2 2)  (656 482)  (656 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (658 482)  (658 482)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_v_t_37
 (6 2)  (660 482)  (660 482)  routing T_13_30.sp4_v_b_4 <X> T_13_30.sp4_v_t_37
 (26 2)  (680 482)  (680 482)  routing T_13_30.lc_trk_g2_5 <X> T_13_30.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 482)  (682 482)  routing T_13_30.lc_trk_g2_2 <X> T_13_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 482)  (683 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 482)  (686 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 482)  (688 482)  routing T_13_30.lc_trk_g1_1 <X> T_13_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 482)  (690 482)  LC_1 Logic Functioning bit
 (37 2)  (691 482)  (691 482)  LC_1 Logic Functioning bit
 (45 2)  (699 482)  (699 482)  LC_1 Logic Functioning bit
 (46 2)  (700 482)  (700 482)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (702 482)  (702 482)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (704 482)  (704 482)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 483)  (654 483)  routing T_13_30.glb_netwk_3 <X> T_13_30.wire_logic_cluster/lc_7/clk
 (13 3)  (667 483)  (667 483)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_h_l_39
 (28 3)  (682 483)  (682 483)  routing T_13_30.lc_trk_g2_5 <X> T_13_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 483)  (683 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 483)  (684 483)  routing T_13_30.lc_trk_g2_2 <X> T_13_30.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 483)  (690 483)  LC_1 Logic Functioning bit
 (37 3)  (691 483)  (691 483)  LC_1 Logic Functioning bit
 (41 3)  (695 483)  (695 483)  LC_1 Logic Functioning bit
 (43 3)  (697 483)  (697 483)  LC_1 Logic Functioning bit
 (1 4)  (655 484)  (655 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (659 484)  (659 484)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_h_r_3
 (16 4)  (670 484)  (670 484)  routing T_13_30.sp4_v_b_9 <X> T_13_30.lc_trk_g1_1
 (17 4)  (671 484)  (671 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 484)  (672 484)  routing T_13_30.sp4_v_b_9 <X> T_13_30.lc_trk_g1_1
 (21 4)  (675 484)  (675 484)  routing T_13_30.sp4_h_r_11 <X> T_13_30.lc_trk_g1_3
 (22 4)  (676 484)  (676 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 484)  (677 484)  routing T_13_30.sp4_h_r_11 <X> T_13_30.lc_trk_g1_3
 (24 4)  (678 484)  (678 484)  routing T_13_30.sp4_h_r_11 <X> T_13_30.lc_trk_g1_3
 (25 4)  (679 484)  (679 484)  routing T_13_30.sp4_h_l_7 <X> T_13_30.lc_trk_g1_2
 (27 4)  (681 484)  (681 484)  routing T_13_30.lc_trk_g1_0 <X> T_13_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 484)  (683 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 484)  (685 484)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 484)  (686 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 484)  (687 484)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 484)  (688 484)  routing T_13_30.lc_trk_g3_4 <X> T_13_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 484)  (690 484)  LC_2 Logic Functioning bit
 (38 4)  (692 484)  (692 484)  LC_2 Logic Functioning bit
 (0 5)  (654 485)  (654 485)  routing T_13_30.lc_trk_g1_3 <X> T_13_30.wire_logic_cluster/lc_7/cen
 (1 5)  (655 485)  (655 485)  routing T_13_30.lc_trk_g1_3 <X> T_13_30.wire_logic_cluster/lc_7/cen
 (4 5)  (658 485)  (658 485)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_h_r_3
 (6 5)  (660 485)  (660 485)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_h_r_3
 (16 5)  (670 485)  (670 485)  routing T_13_30.sp12_h_r_8 <X> T_13_30.lc_trk_g1_0
 (17 5)  (671 485)  (671 485)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (672 485)  (672 485)  routing T_13_30.sp4_v_b_9 <X> T_13_30.lc_trk_g1_1
 (22 5)  (676 485)  (676 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 485)  (677 485)  routing T_13_30.sp4_h_l_7 <X> T_13_30.lc_trk_g1_2
 (24 5)  (678 485)  (678 485)  routing T_13_30.sp4_h_l_7 <X> T_13_30.lc_trk_g1_2
 (25 5)  (679 485)  (679 485)  routing T_13_30.sp4_h_l_7 <X> T_13_30.lc_trk_g1_2
 (36 5)  (690 485)  (690 485)  LC_2 Logic Functioning bit
 (38 5)  (692 485)  (692 485)  LC_2 Logic Functioning bit
 (11 6)  (665 486)  (665 486)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_v_t_40
 (13 6)  (667 486)  (667 486)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_v_t_40
 (21 6)  (675 486)  (675 486)  routing T_13_30.sp4_h_l_10 <X> T_13_30.lc_trk_g1_7
 (22 6)  (676 486)  (676 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 486)  (677 486)  routing T_13_30.sp4_h_l_10 <X> T_13_30.lc_trk_g1_7
 (24 6)  (678 486)  (678 486)  routing T_13_30.sp4_h_l_10 <X> T_13_30.lc_trk_g1_7
 (26 6)  (680 486)  (680 486)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 486)  (682 486)  routing T_13_30.lc_trk_g2_2 <X> T_13_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 486)  (683 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 486)  (686 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 486)  (688 486)  routing T_13_30.lc_trk_g1_1 <X> T_13_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 486)  (690 486)  LC_3 Logic Functioning bit
 (37 6)  (691 486)  (691 486)  LC_3 Logic Functioning bit
 (45 6)  (699 486)  (699 486)  LC_3 Logic Functioning bit
 (50 6)  (704 486)  (704 486)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 487)  (669 487)  routing T_13_30.sp4_v_t_9 <X> T_13_30.lc_trk_g1_4
 (16 7)  (670 487)  (670 487)  routing T_13_30.sp4_v_t_9 <X> T_13_30.lc_trk_g1_4
 (17 7)  (671 487)  (671 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (675 487)  (675 487)  routing T_13_30.sp4_h_l_10 <X> T_13_30.lc_trk_g1_7
 (26 7)  (680 487)  (680 487)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 487)  (681 487)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 487)  (682 487)  routing T_13_30.lc_trk_g3_6 <X> T_13_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 487)  (683 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 487)  (684 487)  routing T_13_30.lc_trk_g2_2 <X> T_13_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 487)  (690 487)  LC_3 Logic Functioning bit
 (37 7)  (691 487)  (691 487)  LC_3 Logic Functioning bit
 (41 7)  (695 487)  (695 487)  LC_3 Logic Functioning bit
 (43 7)  (697 487)  (697 487)  LC_3 Logic Functioning bit
 (48 7)  (702 487)  (702 487)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 487)  (705 487)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (658 488)  (658 488)  routing T_13_30.sp4_h_l_43 <X> T_13_30.sp4_v_b_6
 (29 8)  (683 488)  (683 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 488)  (686 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 488)  (688 488)  routing T_13_30.lc_trk_g1_2 <X> T_13_30.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 488)  (691 488)  LC_4 Logic Functioning bit
 (39 8)  (693 488)  (693 488)  LC_4 Logic Functioning bit
 (41 8)  (695 488)  (695 488)  LC_4 Logic Functioning bit
 (43 8)  (697 488)  (697 488)  LC_4 Logic Functioning bit
 (4 9)  (658 489)  (658 489)  routing T_13_30.sp4_v_t_36 <X> T_13_30.sp4_h_r_6
 (5 9)  (659 489)  (659 489)  routing T_13_30.sp4_h_l_43 <X> T_13_30.sp4_v_b_6
 (22 9)  (676 489)  (676 489)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (677 489)  (677 489)  routing T_13_30.sp12_v_b_18 <X> T_13_30.lc_trk_g2_2
 (25 9)  (679 489)  (679 489)  routing T_13_30.sp12_v_b_18 <X> T_13_30.lc_trk_g2_2
 (30 9)  (684 489)  (684 489)  routing T_13_30.lc_trk_g0_3 <X> T_13_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 489)  (685 489)  routing T_13_30.lc_trk_g1_2 <X> T_13_30.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 489)  (691 489)  LC_4 Logic Functioning bit
 (39 9)  (693 489)  (693 489)  LC_4 Logic Functioning bit
 (41 9)  (695 489)  (695 489)  LC_4 Logic Functioning bit
 (43 9)  (697 489)  (697 489)  LC_4 Logic Functioning bit
 (52 9)  (706 489)  (706 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (662 490)  (662 490)  routing T_13_30.sp4_h_r_11 <X> T_13_30.sp4_h_l_42
 (10 10)  (664 490)  (664 490)  routing T_13_30.sp4_h_r_11 <X> T_13_30.sp4_h_l_42
 (17 10)  (671 490)  (671 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 490)  (672 490)  routing T_13_30.wire_logic_cluster/lc_5/out <X> T_13_30.lc_trk_g2_5
 (22 10)  (676 490)  (676 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 490)  (677 490)  routing T_13_30.sp4_v_b_47 <X> T_13_30.lc_trk_g2_7
 (24 10)  (678 490)  (678 490)  routing T_13_30.sp4_v_b_47 <X> T_13_30.lc_trk_g2_7
 (26 10)  (680 490)  (680 490)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 490)  (681 490)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 490)  (682 490)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 490)  (683 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 490)  (685 490)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 490)  (686 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 490)  (687 490)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 490)  (688 490)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 490)  (692 490)  LC_5 Logic Functioning bit
 (39 10)  (693 490)  (693 490)  LC_5 Logic Functioning bit
 (42 10)  (696 490)  (696 490)  LC_5 Logic Functioning bit
 (43 10)  (697 490)  (697 490)  LC_5 Logic Functioning bit
 (53 10)  (707 490)  (707 490)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (9 11)  (663 491)  (663 491)  routing T_13_30.sp4_v_b_7 <X> T_13_30.sp4_v_t_42
 (26 11)  (680 491)  (680 491)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 491)  (682 491)  routing T_13_30.lc_trk_g2_7 <X> T_13_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 491)  (683 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 491)  (684 491)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 491)  (685 491)  routing T_13_30.lc_trk_g3_7 <X> T_13_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 491)  (686 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 491)  (687 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (34 11)  (688 491)  (688 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (35 11)  (689 491)  (689 491)  routing T_13_30.lc_trk_g3_2 <X> T_13_30.input_2_5
 (36 11)  (690 491)  (690 491)  LC_5 Logic Functioning bit
 (37 11)  (691 491)  (691 491)  LC_5 Logic Functioning bit
 (40 11)  (694 491)  (694 491)  LC_5 Logic Functioning bit
 (41 11)  (695 491)  (695 491)  LC_5 Logic Functioning bit
 (12 12)  (666 492)  (666 492)  routing T_13_30.sp4_v_b_5 <X> T_13_30.sp4_h_r_11
 (22 12)  (676 492)  (676 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 492)  (677 492)  routing T_13_30.sp4_h_r_27 <X> T_13_30.lc_trk_g3_3
 (24 12)  (678 492)  (678 492)  routing T_13_30.sp4_h_r_27 <X> T_13_30.lc_trk_g3_3
 (29 12)  (683 492)  (683 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 492)  (685 492)  routing T_13_30.lc_trk_g1_4 <X> T_13_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 492)  (686 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 492)  (688 492)  routing T_13_30.lc_trk_g1_4 <X> T_13_30.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 492)  (689 492)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.input_2_6
 (38 12)  (692 492)  (692 492)  LC_6 Logic Functioning bit
 (39 12)  (693 492)  (693 492)  LC_6 Logic Functioning bit
 (42 12)  (696 492)  (696 492)  LC_6 Logic Functioning bit
 (43 12)  (697 492)  (697 492)  LC_6 Logic Functioning bit
 (52 12)  (706 492)  (706 492)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (658 493)  (658 493)  routing T_13_30.sp4_h_l_36 <X> T_13_30.sp4_h_r_9
 (6 13)  (660 493)  (660 493)  routing T_13_30.sp4_h_l_36 <X> T_13_30.sp4_h_r_9
 (8 13)  (662 493)  (662 493)  routing T_13_30.sp4_h_l_47 <X> T_13_30.sp4_v_b_10
 (9 13)  (663 493)  (663 493)  routing T_13_30.sp4_h_l_47 <X> T_13_30.sp4_v_b_10
 (11 13)  (665 493)  (665 493)  routing T_13_30.sp4_v_b_5 <X> T_13_30.sp4_h_r_11
 (13 13)  (667 493)  (667 493)  routing T_13_30.sp4_v_b_5 <X> T_13_30.sp4_h_r_11
 (21 13)  (675 493)  (675 493)  routing T_13_30.sp4_h_r_27 <X> T_13_30.lc_trk_g3_3
 (22 13)  (676 493)  (676 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 493)  (680 493)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 493)  (681 493)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 493)  (682 493)  routing T_13_30.lc_trk_g3_3 <X> T_13_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 493)  (683 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 493)  (686 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (688 493)  (688 493)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.input_2_6
 (35 13)  (689 493)  (689 493)  routing T_13_30.lc_trk_g1_7 <X> T_13_30.input_2_6
 (36 13)  (690 493)  (690 493)  LC_6 Logic Functioning bit
 (37 13)  (691 493)  (691 493)  LC_6 Logic Functioning bit
 (40 13)  (694 493)  (694 493)  LC_6 Logic Functioning bit
 (41 13)  (695 493)  (695 493)  LC_6 Logic Functioning bit
 (4 14)  (658 494)  (658 494)  routing T_13_30.sp4_v_b_9 <X> T_13_30.sp4_v_t_44
 (15 14)  (669 494)  (669 494)  routing T_13_30.sp4_h_l_24 <X> T_13_30.lc_trk_g3_5
 (16 14)  (670 494)  (670 494)  routing T_13_30.sp4_h_l_24 <X> T_13_30.lc_trk_g3_5
 (17 14)  (671 494)  (671 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 494)  (672 494)  routing T_13_30.sp4_h_l_24 <X> T_13_30.lc_trk_g3_5
 (22 14)  (676 494)  (676 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (679 494)  (679 494)  routing T_13_30.wire_logic_cluster/lc_6/out <X> T_13_30.lc_trk_g3_6
 (31 14)  (685 494)  (685 494)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 494)  (686 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 494)  (687 494)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 494)  (688 494)  routing T_13_30.lc_trk_g3_5 <X> T_13_30.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 494)  (691 494)  LC_7 Logic Functioning bit
 (39 14)  (693 494)  (693 494)  LC_7 Logic Functioning bit
 (41 14)  (695 494)  (695 494)  LC_7 Logic Functioning bit
 (43 14)  (697 494)  (697 494)  LC_7 Logic Functioning bit
 (12 15)  (666 495)  (666 495)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_t_46
 (14 15)  (668 495)  (668 495)  routing T_13_30.sp4_r_v_b_44 <X> T_13_30.lc_trk_g3_4
 (17 15)  (671 495)  (671 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (675 495)  (675 495)  routing T_13_30.sp4_r_v_b_47 <X> T_13_30.lc_trk_g3_7
 (22 15)  (676 495)  (676 495)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 495)  (680 495)  routing T_13_30.lc_trk_g0_3 <X> T_13_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 495)  (683 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 495)  (690 495)  LC_7 Logic Functioning bit
 (38 15)  (692 495)  (692 495)  LC_7 Logic Functioning bit
 (40 15)  (694 495)  (694 495)  LC_7 Logic Functioning bit
 (42 15)  (696 495)  (696 495)  LC_7 Logic Functioning bit
 (51 15)  (705 495)  (705 495)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_30

 (4 0)  (712 480)  (712 480)  routing T_14_30.sp4_h_l_37 <X> T_14_30.sp4_v_b_0
 (14 0)  (722 480)  (722 480)  routing T_14_30.wire_logic_cluster/lc_0/out <X> T_14_30.lc_trk_g0_0
 (21 0)  (729 480)  (729 480)  routing T_14_30.wire_logic_cluster/lc_3/out <X> T_14_30.lc_trk_g0_3
 (22 0)  (730 480)  (730 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (736 480)  (736 480)  routing T_14_30.lc_trk_g2_7 <X> T_14_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 480)  (737 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 480)  (738 480)  routing T_14_30.lc_trk_g2_7 <X> T_14_30.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 480)  (740 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 480)  (742 480)  routing T_14_30.lc_trk_g1_2 <X> T_14_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 480)  (743 480)  routing T_14_30.lc_trk_g1_7 <X> T_14_30.input_2_0
 (38 0)  (746 480)  (746 480)  LC_0 Logic Functioning bit
 (39 0)  (747 480)  (747 480)  LC_0 Logic Functioning bit
 (42 0)  (750 480)  (750 480)  LC_0 Logic Functioning bit
 (43 0)  (751 480)  (751 480)  LC_0 Logic Functioning bit
 (5 1)  (713 481)  (713 481)  routing T_14_30.sp4_h_l_37 <X> T_14_30.sp4_v_b_0
 (8 1)  (716 481)  (716 481)  routing T_14_30.sp4_h_l_42 <X> T_14_30.sp4_v_b_1
 (9 1)  (717 481)  (717 481)  routing T_14_30.sp4_h_l_42 <X> T_14_30.sp4_v_b_1
 (10 1)  (718 481)  (718 481)  routing T_14_30.sp4_h_l_42 <X> T_14_30.sp4_v_b_1
 (17 1)  (725 481)  (725 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 481)  (730 481)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (731 481)  (731 481)  routing T_14_30.sp12_h_l_17 <X> T_14_30.lc_trk_g0_2
 (25 1)  (733 481)  (733 481)  routing T_14_30.sp12_h_l_17 <X> T_14_30.lc_trk_g0_2
 (26 1)  (734 481)  (734 481)  routing T_14_30.lc_trk_g3_3 <X> T_14_30.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 481)  (735 481)  routing T_14_30.lc_trk_g3_3 <X> T_14_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 481)  (736 481)  routing T_14_30.lc_trk_g3_3 <X> T_14_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 481)  (737 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 481)  (738 481)  routing T_14_30.lc_trk_g2_7 <X> T_14_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 481)  (739 481)  routing T_14_30.lc_trk_g1_2 <X> T_14_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 481)  (740 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 481)  (742 481)  routing T_14_30.lc_trk_g1_7 <X> T_14_30.input_2_0
 (35 1)  (743 481)  (743 481)  routing T_14_30.lc_trk_g1_7 <X> T_14_30.input_2_0
 (36 1)  (744 481)  (744 481)  LC_0 Logic Functioning bit
 (37 1)  (745 481)  (745 481)  LC_0 Logic Functioning bit
 (40 1)  (748 481)  (748 481)  LC_0 Logic Functioning bit
 (41 1)  (749 481)  (749 481)  LC_0 Logic Functioning bit
 (0 2)  (708 482)  (708 482)  routing T_14_30.glb_netwk_3 <X> T_14_30.wire_logic_cluster/lc_7/clk
 (2 2)  (710 482)  (710 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 482)  (723 482)  routing T_14_30.sp4_h_r_13 <X> T_14_30.lc_trk_g0_5
 (16 2)  (724 482)  (724 482)  routing T_14_30.sp4_h_r_13 <X> T_14_30.lc_trk_g0_5
 (17 2)  (725 482)  (725 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 482)  (726 482)  routing T_14_30.sp4_h_r_13 <X> T_14_30.lc_trk_g0_5
 (25 2)  (733 482)  (733 482)  routing T_14_30.sp4_h_r_14 <X> T_14_30.lc_trk_g0_6
 (27 2)  (735 482)  (735 482)  routing T_14_30.lc_trk_g1_5 <X> T_14_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 482)  (737 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 482)  (738 482)  routing T_14_30.lc_trk_g1_5 <X> T_14_30.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 482)  (739 482)  routing T_14_30.lc_trk_g2_6 <X> T_14_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 482)  (740 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 482)  (741 482)  routing T_14_30.lc_trk_g2_6 <X> T_14_30.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 482)  (745 482)  LC_1 Logic Functioning bit
 (39 2)  (747 482)  (747 482)  LC_1 Logic Functioning bit
 (41 2)  (749 482)  (749 482)  LC_1 Logic Functioning bit
 (43 2)  (751 482)  (751 482)  LC_1 Logic Functioning bit
 (0 3)  (708 483)  (708 483)  routing T_14_30.glb_netwk_3 <X> T_14_30.wire_logic_cluster/lc_7/clk
 (22 3)  (730 483)  (730 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 483)  (731 483)  routing T_14_30.sp4_h_r_14 <X> T_14_30.lc_trk_g0_6
 (24 3)  (732 483)  (732 483)  routing T_14_30.sp4_h_r_14 <X> T_14_30.lc_trk_g0_6
 (31 3)  (739 483)  (739 483)  routing T_14_30.lc_trk_g2_6 <X> T_14_30.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 483)  (745 483)  LC_1 Logic Functioning bit
 (39 3)  (747 483)  (747 483)  LC_1 Logic Functioning bit
 (41 3)  (749 483)  (749 483)  LC_1 Logic Functioning bit
 (43 3)  (751 483)  (751 483)  LC_1 Logic Functioning bit
 (0 4)  (708 484)  (708 484)  routing T_14_30.lc_trk_g2_2 <X> T_14_30.wire_logic_cluster/lc_7/cen
 (1 4)  (709 484)  (709 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (730 484)  (730 484)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 484)  (732 484)  routing T_14_30.top_op_3 <X> T_14_30.lc_trk_g1_3
 (25 4)  (733 484)  (733 484)  routing T_14_30.sp4_h_r_10 <X> T_14_30.lc_trk_g1_2
 (28 4)  (736 484)  (736 484)  routing T_14_30.lc_trk_g2_3 <X> T_14_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 484)  (737 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 484)  (740 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 484)  (741 484)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 484)  (742 484)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 484)  (744 484)  LC_2 Logic Functioning bit
 (38 4)  (746 484)  (746 484)  LC_2 Logic Functioning bit
 (41 4)  (749 484)  (749 484)  LC_2 Logic Functioning bit
 (42 4)  (750 484)  (750 484)  LC_2 Logic Functioning bit
 (50 4)  (758 484)  (758 484)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (709 485)  (709 485)  routing T_14_30.lc_trk_g2_2 <X> T_14_30.wire_logic_cluster/lc_7/cen
 (21 5)  (729 485)  (729 485)  routing T_14_30.top_op_3 <X> T_14_30.lc_trk_g1_3
 (22 5)  (730 485)  (730 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 485)  (731 485)  routing T_14_30.sp4_h_r_10 <X> T_14_30.lc_trk_g1_2
 (24 5)  (732 485)  (732 485)  routing T_14_30.sp4_h_r_10 <X> T_14_30.lc_trk_g1_2
 (29 5)  (737 485)  (737 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 485)  (738 485)  routing T_14_30.lc_trk_g2_3 <X> T_14_30.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 485)  (745 485)  LC_2 Logic Functioning bit
 (39 5)  (747 485)  (747 485)  LC_2 Logic Functioning bit
 (41 5)  (749 485)  (749 485)  LC_2 Logic Functioning bit
 (42 5)  (750 485)  (750 485)  LC_2 Logic Functioning bit
 (15 6)  (723 486)  (723 486)  routing T_14_30.sp4_v_b_21 <X> T_14_30.lc_trk_g1_5
 (16 6)  (724 486)  (724 486)  routing T_14_30.sp4_v_b_21 <X> T_14_30.lc_trk_g1_5
 (17 6)  (725 486)  (725 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (729 486)  (729 486)  routing T_14_30.wire_logic_cluster/lc_7/out <X> T_14_30.lc_trk_g1_7
 (22 6)  (730 486)  (730 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 486)  (734 486)  routing T_14_30.lc_trk_g0_5 <X> T_14_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 486)  (737 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 486)  (738 486)  routing T_14_30.lc_trk_g0_6 <X> T_14_30.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 486)  (739 486)  routing T_14_30.lc_trk_g2_4 <X> T_14_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 486)  (740 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 486)  (741 486)  routing T_14_30.lc_trk_g2_4 <X> T_14_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 486)  (744 486)  LC_3 Logic Functioning bit
 (38 6)  (746 486)  (746 486)  LC_3 Logic Functioning bit
 (39 6)  (747 486)  (747 486)  LC_3 Logic Functioning bit
 (40 6)  (748 486)  (748 486)  LC_3 Logic Functioning bit
 (45 6)  (753 486)  (753 486)  LC_3 Logic Functioning bit
 (50 6)  (758 486)  (758 486)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (737 487)  (737 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 487)  (738 487)  routing T_14_30.lc_trk_g0_6 <X> T_14_30.wire_logic_cluster/lc_3/in_1
 (39 7)  (747 487)  (747 487)  LC_3 Logic Functioning bit
 (40 7)  (748 487)  (748 487)  LC_3 Logic Functioning bit
 (52 7)  (760 487)  (760 487)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (712 488)  (712 488)  routing T_14_30.sp4_h_l_43 <X> T_14_30.sp4_v_b_6
 (14 8)  (722 488)  (722 488)  routing T_14_30.sp4_h_r_40 <X> T_14_30.lc_trk_g2_0
 (15 8)  (723 488)  (723 488)  routing T_14_30.sp4_v_t_28 <X> T_14_30.lc_trk_g2_1
 (16 8)  (724 488)  (724 488)  routing T_14_30.sp4_v_t_28 <X> T_14_30.lc_trk_g2_1
 (17 8)  (725 488)  (725 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (730 488)  (730 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (733 488)  (733 488)  routing T_14_30.sp4_v_t_23 <X> T_14_30.lc_trk_g2_2
 (27 8)  (735 488)  (735 488)  routing T_14_30.lc_trk_g3_4 <X> T_14_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 488)  (736 488)  routing T_14_30.lc_trk_g3_4 <X> T_14_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 488)  (737 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 488)  (738 488)  routing T_14_30.lc_trk_g3_4 <X> T_14_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 488)  (740 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 488)  (741 488)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 488)  (742 488)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 488)  (744 488)  LC_4 Logic Functioning bit
 (38 8)  (746 488)  (746 488)  LC_4 Logic Functioning bit
 (40 8)  (748 488)  (748 488)  LC_4 Logic Functioning bit
 (43 8)  (751 488)  (751 488)  LC_4 Logic Functioning bit
 (5 9)  (713 489)  (713 489)  routing T_14_30.sp4_h_l_43 <X> T_14_30.sp4_v_b_6
 (9 9)  (717 489)  (717 489)  routing T_14_30.sp4_v_t_46 <X> T_14_30.sp4_v_b_7
 (10 9)  (718 489)  (718 489)  routing T_14_30.sp4_v_t_46 <X> T_14_30.sp4_v_b_7
 (11 9)  (719 489)  (719 489)  routing T_14_30.sp4_h_l_37 <X> T_14_30.sp4_h_r_8
 (13 9)  (721 489)  (721 489)  routing T_14_30.sp4_h_l_37 <X> T_14_30.sp4_h_r_8
 (14 9)  (722 489)  (722 489)  routing T_14_30.sp4_h_r_40 <X> T_14_30.lc_trk_g2_0
 (15 9)  (723 489)  (723 489)  routing T_14_30.sp4_h_r_40 <X> T_14_30.lc_trk_g2_0
 (16 9)  (724 489)  (724 489)  routing T_14_30.sp4_h_r_40 <X> T_14_30.lc_trk_g2_0
 (17 9)  (725 489)  (725 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (729 489)  (729 489)  routing T_14_30.sp4_r_v_b_35 <X> T_14_30.lc_trk_g2_3
 (22 9)  (730 489)  (730 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 489)  (731 489)  routing T_14_30.sp4_v_t_23 <X> T_14_30.lc_trk_g2_2
 (25 9)  (733 489)  (733 489)  routing T_14_30.sp4_v_t_23 <X> T_14_30.lc_trk_g2_2
 (26 9)  (734 489)  (734 489)  routing T_14_30.lc_trk_g1_3 <X> T_14_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 489)  (735 489)  routing T_14_30.lc_trk_g1_3 <X> T_14_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 489)  (737 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 489)  (740 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 489)  (741 489)  routing T_14_30.lc_trk_g2_0 <X> T_14_30.input_2_4
 (36 9)  (744 489)  (744 489)  LC_4 Logic Functioning bit
 (38 9)  (746 489)  (746 489)  LC_4 Logic Functioning bit
 (41 9)  (749 489)  (749 489)  LC_4 Logic Functioning bit
 (42 9)  (750 489)  (750 489)  LC_4 Logic Functioning bit
 (17 10)  (725 490)  (725 490)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 490)  (726 490)  routing T_14_30.wire_logic_cluster/lc_5/out <X> T_14_30.lc_trk_g2_5
 (21 10)  (729 490)  (729 490)  routing T_14_30.sp4_h_l_34 <X> T_14_30.lc_trk_g2_7
 (22 10)  (730 490)  (730 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 490)  (731 490)  routing T_14_30.sp4_h_l_34 <X> T_14_30.lc_trk_g2_7
 (24 10)  (732 490)  (732 490)  routing T_14_30.sp4_h_l_34 <X> T_14_30.lc_trk_g2_7
 (25 10)  (733 490)  (733 490)  routing T_14_30.sp4_h_r_38 <X> T_14_30.lc_trk_g2_6
 (29 10)  (737 490)  (737 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 490)  (738 490)  routing T_14_30.lc_trk_g0_6 <X> T_14_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 490)  (739 490)  routing T_14_30.lc_trk_g2_4 <X> T_14_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 490)  (740 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 490)  (741 490)  routing T_14_30.lc_trk_g2_4 <X> T_14_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 490)  (744 490)  LC_5 Logic Functioning bit
 (37 10)  (745 490)  (745 490)  LC_5 Logic Functioning bit
 (38 10)  (746 490)  (746 490)  LC_5 Logic Functioning bit
 (42 10)  (750 490)  (750 490)  LC_5 Logic Functioning bit
 (45 10)  (753 490)  (753 490)  LC_5 Logic Functioning bit
 (50 10)  (758 490)  (758 490)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 491)  (723 491)  routing T_14_30.sp4_v_t_33 <X> T_14_30.lc_trk_g2_4
 (16 11)  (724 491)  (724 491)  routing T_14_30.sp4_v_t_33 <X> T_14_30.lc_trk_g2_4
 (17 11)  (725 491)  (725 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (729 491)  (729 491)  routing T_14_30.sp4_h_l_34 <X> T_14_30.lc_trk_g2_7
 (22 11)  (730 491)  (730 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 491)  (731 491)  routing T_14_30.sp4_h_r_38 <X> T_14_30.lc_trk_g2_6
 (24 11)  (732 491)  (732 491)  routing T_14_30.sp4_h_r_38 <X> T_14_30.lc_trk_g2_6
 (28 11)  (736 491)  (736 491)  routing T_14_30.lc_trk_g2_1 <X> T_14_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 491)  (737 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 491)  (738 491)  routing T_14_30.lc_trk_g0_6 <X> T_14_30.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 491)  (745 491)  LC_5 Logic Functioning bit
 (42 11)  (750 491)  (750 491)  LC_5 Logic Functioning bit
 (52 11)  (760 491)  (760 491)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (713 492)  (713 492)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_h_r_9
 (8 12)  (716 492)  (716 492)  routing T_14_30.sp4_h_l_39 <X> T_14_30.sp4_h_r_10
 (10 12)  (718 492)  (718 492)  routing T_14_30.sp4_h_l_39 <X> T_14_30.sp4_h_r_10
 (21 12)  (729 492)  (729 492)  routing T_14_30.sp4_v_t_22 <X> T_14_30.lc_trk_g3_3
 (22 12)  (730 492)  (730 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 492)  (731 492)  routing T_14_30.sp4_v_t_22 <X> T_14_30.lc_trk_g3_3
 (28 12)  (736 492)  (736 492)  routing T_14_30.lc_trk_g2_5 <X> T_14_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 492)  (737 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 492)  (738 492)  routing T_14_30.lc_trk_g2_5 <X> T_14_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 492)  (740 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 492)  (745 492)  LC_6 Logic Functioning bit
 (39 12)  (747 492)  (747 492)  LC_6 Logic Functioning bit
 (41 12)  (749 492)  (749 492)  LC_6 Logic Functioning bit
 (43 12)  (751 492)  (751 492)  LC_6 Logic Functioning bit
 (4 13)  (712 493)  (712 493)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_h_r_9
 (6 13)  (714 493)  (714 493)  routing T_14_30.sp4_v_b_3 <X> T_14_30.sp4_h_r_9
 (15 13)  (723 493)  (723 493)  routing T_14_30.sp4_v_t_29 <X> T_14_30.lc_trk_g3_0
 (16 13)  (724 493)  (724 493)  routing T_14_30.sp4_v_t_29 <X> T_14_30.lc_trk_g3_0
 (17 13)  (725 493)  (725 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (729 493)  (729 493)  routing T_14_30.sp4_v_t_22 <X> T_14_30.lc_trk_g3_3
 (31 13)  (739 493)  (739 493)  routing T_14_30.lc_trk_g0_3 <X> T_14_30.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 493)  (745 493)  LC_6 Logic Functioning bit
 (39 13)  (747 493)  (747 493)  LC_6 Logic Functioning bit
 (41 13)  (749 493)  (749 493)  LC_6 Logic Functioning bit
 (43 13)  (751 493)  (751 493)  LC_6 Logic Functioning bit
 (48 13)  (756 493)  (756 493)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (760 493)  (760 493)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (12 14)  (720 494)  (720 494)  routing T_14_30.sp4_v_t_46 <X> T_14_30.sp4_h_l_46
 (29 14)  (737 494)  (737 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 494)  (739 494)  routing T_14_30.lc_trk_g0_6 <X> T_14_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 494)  (740 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 494)  (743 494)  routing T_14_30.lc_trk_g3_4 <X> T_14_30.input_2_7
 (36 14)  (744 494)  (744 494)  LC_7 Logic Functioning bit
 (38 14)  (746 494)  (746 494)  LC_7 Logic Functioning bit
 (41 14)  (749 494)  (749 494)  LC_7 Logic Functioning bit
 (42 14)  (750 494)  (750 494)  LC_7 Logic Functioning bit
 (43 14)  (751 494)  (751 494)  LC_7 Logic Functioning bit
 (45 14)  (753 494)  (753 494)  LC_7 Logic Functioning bit
 (46 14)  (754 494)  (754 494)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (11 15)  (719 495)  (719 495)  routing T_14_30.sp4_v_t_46 <X> T_14_30.sp4_h_l_46
 (14 15)  (722 495)  (722 495)  routing T_14_30.sp4_h_l_17 <X> T_14_30.lc_trk_g3_4
 (15 15)  (723 495)  (723 495)  routing T_14_30.sp4_h_l_17 <X> T_14_30.lc_trk_g3_4
 (16 15)  (724 495)  (724 495)  routing T_14_30.sp4_h_l_17 <X> T_14_30.lc_trk_g3_4
 (17 15)  (725 495)  (725 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (735 495)  (735 495)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 495)  (736 495)  routing T_14_30.lc_trk_g3_0 <X> T_14_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 495)  (737 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 495)  (738 495)  routing T_14_30.lc_trk_g0_2 <X> T_14_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 495)  (739 495)  routing T_14_30.lc_trk_g0_6 <X> T_14_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 495)  (740 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 495)  (741 495)  routing T_14_30.lc_trk_g3_4 <X> T_14_30.input_2_7
 (34 15)  (742 495)  (742 495)  routing T_14_30.lc_trk_g3_4 <X> T_14_30.input_2_7
 (36 15)  (744 495)  (744 495)  LC_7 Logic Functioning bit
 (38 15)  (746 495)  (746 495)  LC_7 Logic Functioning bit
 (40 15)  (748 495)  (748 495)  LC_7 Logic Functioning bit
 (42 15)  (750 495)  (750 495)  LC_7 Logic Functioning bit
 (43 15)  (751 495)  (751 495)  LC_7 Logic Functioning bit


LogicTile_15_30

 (14 0)  (776 480)  (776 480)  routing T_15_30.lft_op_0 <X> T_15_30.lc_trk_g0_0
 (26 0)  (788 480)  (788 480)  routing T_15_30.lc_trk_g2_4 <X> T_15_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 480)  (789 480)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 480)  (790 480)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 480)  (791 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 480)  (792 480)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 480)  (793 480)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 480)  (794 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 480)  (795 480)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 480)  (800 480)  LC_0 Logic Functioning bit
 (39 0)  (801 480)  (801 480)  LC_0 Logic Functioning bit
 (42 0)  (804 480)  (804 480)  LC_0 Logic Functioning bit
 (43 0)  (805 480)  (805 480)  LC_0 Logic Functioning bit
 (45 0)  (807 480)  (807 480)  LC_0 Logic Functioning bit
 (15 1)  (777 481)  (777 481)  routing T_15_30.lft_op_0 <X> T_15_30.lc_trk_g0_0
 (17 1)  (779 481)  (779 481)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (28 1)  (790 481)  (790 481)  routing T_15_30.lc_trk_g2_4 <X> T_15_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 481)  (791 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 481)  (792 481)  routing T_15_30.lc_trk_g3_6 <X> T_15_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 481)  (793 481)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 481)  (794 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (796 481)  (796 481)  routing T_15_30.lc_trk_g1_3 <X> T_15_30.input_2_0
 (35 1)  (797 481)  (797 481)  routing T_15_30.lc_trk_g1_3 <X> T_15_30.input_2_0
 (36 1)  (798 481)  (798 481)  LC_0 Logic Functioning bit
 (37 1)  (799 481)  (799 481)  LC_0 Logic Functioning bit
 (40 1)  (802 481)  (802 481)  LC_0 Logic Functioning bit
 (41 1)  (803 481)  (803 481)  LC_0 Logic Functioning bit
 (0 2)  (762 482)  (762 482)  routing T_15_30.glb_netwk_3 <X> T_15_30.wire_logic_cluster/lc_7/clk
 (2 2)  (764 482)  (764 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 482)  (776 482)  routing T_15_30.sp4_h_l_9 <X> T_15_30.lc_trk_g0_4
 (15 2)  (777 482)  (777 482)  routing T_15_30.sp4_h_r_21 <X> T_15_30.lc_trk_g0_5
 (16 2)  (778 482)  (778 482)  routing T_15_30.sp4_h_r_21 <X> T_15_30.lc_trk_g0_5
 (17 2)  (779 482)  (779 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 482)  (780 482)  routing T_15_30.sp4_h_r_21 <X> T_15_30.lc_trk_g0_5
 (21 2)  (783 482)  (783 482)  routing T_15_30.sp4_v_b_7 <X> T_15_30.lc_trk_g0_7
 (22 2)  (784 482)  (784 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 482)  (785 482)  routing T_15_30.sp4_v_b_7 <X> T_15_30.lc_trk_g0_7
 (27 2)  (789 482)  (789 482)  routing T_15_30.lc_trk_g3_1 <X> T_15_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 482)  (790 482)  routing T_15_30.lc_trk_g3_1 <X> T_15_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 482)  (791 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 482)  (793 482)  routing T_15_30.lc_trk_g0_4 <X> T_15_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 482)  (794 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 482)  (798 482)  LC_1 Logic Functioning bit
 (38 2)  (800 482)  (800 482)  LC_1 Logic Functioning bit
 (41 2)  (803 482)  (803 482)  LC_1 Logic Functioning bit
 (43 2)  (805 482)  (805 482)  LC_1 Logic Functioning bit
 (53 2)  (815 482)  (815 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (762 483)  (762 483)  routing T_15_30.glb_netwk_3 <X> T_15_30.wire_logic_cluster/lc_7/clk
 (14 3)  (776 483)  (776 483)  routing T_15_30.sp4_h_l_9 <X> T_15_30.lc_trk_g0_4
 (15 3)  (777 483)  (777 483)  routing T_15_30.sp4_h_l_9 <X> T_15_30.lc_trk_g0_4
 (16 3)  (778 483)  (778 483)  routing T_15_30.sp4_h_l_9 <X> T_15_30.lc_trk_g0_4
 (17 3)  (779 483)  (779 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (780 483)  (780 483)  routing T_15_30.sp4_h_r_21 <X> T_15_30.lc_trk_g0_5
 (27 3)  (789 483)  (789 483)  routing T_15_30.lc_trk_g1_0 <X> T_15_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 483)  (791 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 483)  (799 483)  LC_1 Logic Functioning bit
 (39 3)  (801 483)  (801 483)  LC_1 Logic Functioning bit
 (41 3)  (803 483)  (803 483)  LC_1 Logic Functioning bit
 (43 3)  (805 483)  (805 483)  LC_1 Logic Functioning bit
 (0 4)  (762 484)  (762 484)  routing T_15_30.lc_trk_g2_2 <X> T_15_30.wire_logic_cluster/lc_7/cen
 (1 4)  (763 484)  (763 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 484)  (776 484)  routing T_15_30.wire_logic_cluster/lc_0/out <X> T_15_30.lc_trk_g1_0
 (22 4)  (784 484)  (784 484)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 484)  (785 484)  routing T_15_30.sp12_h_r_11 <X> T_15_30.lc_trk_g1_3
 (26 4)  (788 484)  (788 484)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 484)  (793 484)  routing T_15_30.lc_trk_g2_5 <X> T_15_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 484)  (794 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 484)  (795 484)  routing T_15_30.lc_trk_g2_5 <X> T_15_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 484)  (799 484)  LC_2 Logic Functioning bit
 (39 4)  (801 484)  (801 484)  LC_2 Logic Functioning bit
 (41 4)  (803 484)  (803 484)  LC_2 Logic Functioning bit
 (43 4)  (805 484)  (805 484)  LC_2 Logic Functioning bit
 (1 5)  (763 485)  (763 485)  routing T_15_30.lc_trk_g2_2 <X> T_15_30.wire_logic_cluster/lc_7/cen
 (17 5)  (779 485)  (779 485)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (789 485)  (789 485)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 485)  (790 485)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 485)  (791 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 485)  (798 485)  LC_2 Logic Functioning bit
 (38 5)  (800 485)  (800 485)  LC_2 Logic Functioning bit
 (40 5)  (802 485)  (802 485)  LC_2 Logic Functioning bit
 (42 5)  (804 485)  (804 485)  LC_2 Logic Functioning bit
 (12 6)  (774 486)  (774 486)  routing T_15_30.sp4_v_b_5 <X> T_15_30.sp4_h_l_40
 (22 6)  (784 486)  (784 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 486)  (785 486)  routing T_15_30.sp4_v_b_23 <X> T_15_30.lc_trk_g1_7
 (24 6)  (786 486)  (786 486)  routing T_15_30.sp4_v_b_23 <X> T_15_30.lc_trk_g1_7
 (25 6)  (787 486)  (787 486)  routing T_15_30.wire_logic_cluster/lc_6/out <X> T_15_30.lc_trk_g1_6
 (26 6)  (788 486)  (788 486)  routing T_15_30.lc_trk_g0_7 <X> T_15_30.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 486)  (791 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 486)  (793 486)  routing T_15_30.lc_trk_g3_7 <X> T_15_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 486)  (794 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 486)  (795 486)  routing T_15_30.lc_trk_g3_7 <X> T_15_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 486)  (796 486)  routing T_15_30.lc_trk_g3_7 <X> T_15_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 486)  (798 486)  LC_3 Logic Functioning bit
 (37 6)  (799 486)  (799 486)  LC_3 Logic Functioning bit
 (40 6)  (802 486)  (802 486)  LC_3 Logic Functioning bit
 (41 6)  (803 486)  (803 486)  LC_3 Logic Functioning bit
 (45 6)  (807 486)  (807 486)  LC_3 Logic Functioning bit
 (50 6)  (812 486)  (812 486)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (767 487)  (767 487)  routing T_15_30.sp4_h_l_38 <X> T_15_30.sp4_v_t_38
 (14 7)  (776 487)  (776 487)  routing T_15_30.sp12_h_r_20 <X> T_15_30.lc_trk_g1_4
 (16 7)  (778 487)  (778 487)  routing T_15_30.sp12_h_r_20 <X> T_15_30.lc_trk_g1_4
 (17 7)  (779 487)  (779 487)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (784 487)  (784 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 487)  (788 487)  routing T_15_30.lc_trk_g0_7 <X> T_15_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 487)  (791 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 487)  (793 487)  routing T_15_30.lc_trk_g3_7 <X> T_15_30.wire_logic_cluster/lc_3/in_3
 (38 7)  (800 487)  (800 487)  LC_3 Logic Functioning bit
 (39 7)  (801 487)  (801 487)  LC_3 Logic Functioning bit
 (42 7)  (804 487)  (804 487)  LC_3 Logic Functioning bit
 (43 7)  (805 487)  (805 487)  LC_3 Logic Functioning bit
 (21 8)  (783 488)  (783 488)  routing T_15_30.wire_logic_cluster/lc_3/out <X> T_15_30.lc_trk_g2_3
 (22 8)  (784 488)  (784 488)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (787 488)  (787 488)  routing T_15_30.sp4_v_t_23 <X> T_15_30.lc_trk_g2_2
 (26 8)  (788 488)  (788 488)  routing T_15_30.lc_trk_g0_4 <X> T_15_30.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 488)  (790 488)  routing T_15_30.lc_trk_g2_3 <X> T_15_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 488)  (791 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 488)  (793 488)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 488)  (794 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 488)  (795 488)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 488)  (798 488)  LC_4 Logic Functioning bit
 (37 8)  (799 488)  (799 488)  LC_4 Logic Functioning bit
 (38 8)  (800 488)  (800 488)  LC_4 Logic Functioning bit
 (39 8)  (801 488)  (801 488)  LC_4 Logic Functioning bit
 (41 8)  (803 488)  (803 488)  LC_4 Logic Functioning bit
 (43 8)  (805 488)  (805 488)  LC_4 Logic Functioning bit
 (22 9)  (784 489)  (784 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 489)  (785 489)  routing T_15_30.sp4_v_t_23 <X> T_15_30.lc_trk_g2_2
 (25 9)  (787 489)  (787 489)  routing T_15_30.sp4_v_t_23 <X> T_15_30.lc_trk_g2_2
 (29 9)  (791 489)  (791 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 489)  (792 489)  routing T_15_30.lc_trk_g2_3 <X> T_15_30.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 489)  (793 489)  routing T_15_30.lc_trk_g2_7 <X> T_15_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 489)  (798 489)  LC_4 Logic Functioning bit
 (38 9)  (800 489)  (800 489)  LC_4 Logic Functioning bit
 (52 9)  (814 489)  (814 489)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (10 10)  (772 490)  (772 490)  routing T_15_30.sp4_v_b_2 <X> T_15_30.sp4_h_l_42
 (14 10)  (776 490)  (776 490)  routing T_15_30.sp4_h_r_36 <X> T_15_30.lc_trk_g2_4
 (15 10)  (777 490)  (777 490)  routing T_15_30.tnl_op_5 <X> T_15_30.lc_trk_g2_5
 (17 10)  (779 490)  (779 490)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (784 490)  (784 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 490)  (785 490)  routing T_15_30.sp4_v_b_47 <X> T_15_30.lc_trk_g2_7
 (24 10)  (786 490)  (786 490)  routing T_15_30.sp4_v_b_47 <X> T_15_30.lc_trk_g2_7
 (27 10)  (789 490)  (789 490)  routing T_15_30.lc_trk_g1_7 <X> T_15_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 490)  (791 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 490)  (792 490)  routing T_15_30.lc_trk_g1_7 <X> T_15_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 490)  (793 490)  routing T_15_30.lc_trk_g2_6 <X> T_15_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 490)  (794 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 490)  (795 490)  routing T_15_30.lc_trk_g2_6 <X> T_15_30.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 490)  (797 490)  routing T_15_30.lc_trk_g3_4 <X> T_15_30.input_2_5
 (38 10)  (800 490)  (800 490)  LC_5 Logic Functioning bit
 (39 10)  (801 490)  (801 490)  LC_5 Logic Functioning bit
 (42 10)  (804 490)  (804 490)  LC_5 Logic Functioning bit
 (43 10)  (805 490)  (805 490)  LC_5 Logic Functioning bit
 (15 11)  (777 491)  (777 491)  routing T_15_30.sp4_h_r_36 <X> T_15_30.lc_trk_g2_4
 (16 11)  (778 491)  (778 491)  routing T_15_30.sp4_h_r_36 <X> T_15_30.lc_trk_g2_4
 (17 11)  (779 491)  (779 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (780 491)  (780 491)  routing T_15_30.tnl_op_5 <X> T_15_30.lc_trk_g2_5
 (22 11)  (784 491)  (784 491)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 491)  (785 491)  routing T_15_30.sp4_h_r_30 <X> T_15_30.lc_trk_g2_6
 (24 11)  (786 491)  (786 491)  routing T_15_30.sp4_h_r_30 <X> T_15_30.lc_trk_g2_6
 (25 11)  (787 491)  (787 491)  routing T_15_30.sp4_h_r_30 <X> T_15_30.lc_trk_g2_6
 (27 11)  (789 491)  (789 491)  routing T_15_30.lc_trk_g3_0 <X> T_15_30.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 491)  (790 491)  routing T_15_30.lc_trk_g3_0 <X> T_15_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 491)  (791 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 491)  (792 491)  routing T_15_30.lc_trk_g1_7 <X> T_15_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 491)  (793 491)  routing T_15_30.lc_trk_g2_6 <X> T_15_30.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 491)  (794 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 491)  (795 491)  routing T_15_30.lc_trk_g3_4 <X> T_15_30.input_2_5
 (34 11)  (796 491)  (796 491)  routing T_15_30.lc_trk_g3_4 <X> T_15_30.input_2_5
 (36 11)  (798 491)  (798 491)  LC_5 Logic Functioning bit
 (37 11)  (799 491)  (799 491)  LC_5 Logic Functioning bit
 (40 11)  (802 491)  (802 491)  LC_5 Logic Functioning bit
 (41 11)  (803 491)  (803 491)  LC_5 Logic Functioning bit
 (4 12)  (766 492)  (766 492)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_9
 (15 12)  (777 492)  (777 492)  routing T_15_30.sp4_h_r_33 <X> T_15_30.lc_trk_g3_1
 (16 12)  (778 492)  (778 492)  routing T_15_30.sp4_h_r_33 <X> T_15_30.lc_trk_g3_1
 (17 12)  (779 492)  (779 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 492)  (780 492)  routing T_15_30.sp4_h_r_33 <X> T_15_30.lc_trk_g3_1
 (27 12)  (789 492)  (789 492)  routing T_15_30.lc_trk_g1_4 <X> T_15_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 492)  (791 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 492)  (792 492)  routing T_15_30.lc_trk_g1_4 <X> T_15_30.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 492)  (793 492)  routing T_15_30.lc_trk_g0_5 <X> T_15_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 492)  (794 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (800 492)  (800 492)  LC_6 Logic Functioning bit
 (39 12)  (801 492)  (801 492)  LC_6 Logic Functioning bit
 (42 12)  (804 492)  (804 492)  LC_6 Logic Functioning bit
 (43 12)  (805 492)  (805 492)  LC_6 Logic Functioning bit
 (45 12)  (807 492)  (807 492)  LC_6 Logic Functioning bit
 (50 12)  (812 492)  (812 492)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (767 493)  (767 493)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_9
 (8 13)  (770 493)  (770 493)  routing T_15_30.sp4_h_l_47 <X> T_15_30.sp4_v_b_10
 (9 13)  (771 493)  (771 493)  routing T_15_30.sp4_h_l_47 <X> T_15_30.sp4_v_b_10
 (15 13)  (777 493)  (777 493)  routing T_15_30.sp4_v_t_29 <X> T_15_30.lc_trk_g3_0
 (16 13)  (778 493)  (778 493)  routing T_15_30.sp4_v_t_29 <X> T_15_30.lc_trk_g3_0
 (17 13)  (779 493)  (779 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (789 493)  (789 493)  routing T_15_30.lc_trk_g3_1 <X> T_15_30.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 493)  (790 493)  routing T_15_30.lc_trk_g3_1 <X> T_15_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 493)  (791 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 493)  (798 493)  LC_6 Logic Functioning bit
 (37 13)  (799 493)  (799 493)  LC_6 Logic Functioning bit
 (40 13)  (802 493)  (802 493)  LC_6 Logic Functioning bit
 (41 13)  (803 493)  (803 493)  LC_6 Logic Functioning bit
 (6 14)  (768 494)  (768 494)  routing T_15_30.sp4_h_l_41 <X> T_15_30.sp4_v_t_44
 (14 14)  (776 494)  (776 494)  routing T_15_30.sp4_h_r_36 <X> T_15_30.lc_trk_g3_4
 (17 14)  (779 494)  (779 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (783 494)  (783 494)  routing T_15_30.sp4_v_t_26 <X> T_15_30.lc_trk_g3_7
 (22 14)  (784 494)  (784 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 494)  (785 494)  routing T_15_30.sp4_v_t_26 <X> T_15_30.lc_trk_g3_7
 (25 14)  (787 494)  (787 494)  routing T_15_30.sp4_h_r_38 <X> T_15_30.lc_trk_g3_6
 (26 14)  (788 494)  (788 494)  routing T_15_30.lc_trk_g1_6 <X> T_15_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 494)  (789 494)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 494)  (790 494)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 494)  (791 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 494)  (792 494)  routing T_15_30.lc_trk_g3_5 <X> T_15_30.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 494)  (793 494)  routing T_15_30.lc_trk_g0_4 <X> T_15_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 494)  (794 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 494)  (798 494)  LC_7 Logic Functioning bit
 (38 14)  (800 494)  (800 494)  LC_7 Logic Functioning bit
 (41 14)  (803 494)  (803 494)  LC_7 Logic Functioning bit
 (43 14)  (805 494)  (805 494)  LC_7 Logic Functioning bit
 (52 14)  (814 494)  (814 494)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (777 495)  (777 495)  routing T_15_30.sp4_h_r_36 <X> T_15_30.lc_trk_g3_4
 (16 15)  (778 495)  (778 495)  routing T_15_30.sp4_h_r_36 <X> T_15_30.lc_trk_g3_4
 (17 15)  (779 495)  (779 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (783 495)  (783 495)  routing T_15_30.sp4_v_t_26 <X> T_15_30.lc_trk_g3_7
 (22 15)  (784 495)  (784 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 495)  (785 495)  routing T_15_30.sp4_h_r_38 <X> T_15_30.lc_trk_g3_6
 (24 15)  (786 495)  (786 495)  routing T_15_30.sp4_h_r_38 <X> T_15_30.lc_trk_g3_6
 (26 15)  (788 495)  (788 495)  routing T_15_30.lc_trk_g1_6 <X> T_15_30.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 495)  (789 495)  routing T_15_30.lc_trk_g1_6 <X> T_15_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 495)  (791 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 495)  (799 495)  LC_7 Logic Functioning bit
 (39 15)  (801 495)  (801 495)  LC_7 Logic Functioning bit
 (41 15)  (803 495)  (803 495)  LC_7 Logic Functioning bit
 (43 15)  (805 495)  (805 495)  LC_7 Logic Functioning bit


LogicTile_16_30

 (27 0)  (843 480)  (843 480)  routing T_16_30.lc_trk_g3_0 <X> T_16_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 480)  (844 480)  routing T_16_30.lc_trk_g3_0 <X> T_16_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 480)  (845 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 480)  (848 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 480)  (852 480)  LC_0 Logic Functioning bit
 (39 0)  (855 480)  (855 480)  LC_0 Logic Functioning bit
 (41 0)  (857 480)  (857 480)  LC_0 Logic Functioning bit
 (42 0)  (858 480)  (858 480)  LC_0 Logic Functioning bit
 (44 0)  (860 480)  (860 480)  LC_0 Logic Functioning bit
 (45 0)  (861 480)  (861 480)  LC_0 Logic Functioning bit
 (36 1)  (852 481)  (852 481)  LC_0 Logic Functioning bit
 (39 1)  (855 481)  (855 481)  LC_0 Logic Functioning bit
 (41 1)  (857 481)  (857 481)  LC_0 Logic Functioning bit
 (42 1)  (858 481)  (858 481)  LC_0 Logic Functioning bit
 (49 1)  (865 481)  (865 481)  Carry_In_Mux bit 

 (0 2)  (816 482)  (816 482)  routing T_16_30.glb_netwk_3 <X> T_16_30.wire_logic_cluster/lc_7/clk
 (2 2)  (818 482)  (818 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 482)  (843 482)  routing T_16_30.lc_trk_g3_1 <X> T_16_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 482)  (844 482)  routing T_16_30.lc_trk_g3_1 <X> T_16_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 482)  (845 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 482)  (848 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 482)  (852 482)  LC_1 Logic Functioning bit
 (39 2)  (855 482)  (855 482)  LC_1 Logic Functioning bit
 (41 2)  (857 482)  (857 482)  LC_1 Logic Functioning bit
 (42 2)  (858 482)  (858 482)  LC_1 Logic Functioning bit
 (44 2)  (860 482)  (860 482)  LC_1 Logic Functioning bit
 (45 2)  (861 482)  (861 482)  LC_1 Logic Functioning bit
 (0 3)  (816 483)  (816 483)  routing T_16_30.glb_netwk_3 <X> T_16_30.wire_logic_cluster/lc_7/clk
 (36 3)  (852 483)  (852 483)  LC_1 Logic Functioning bit
 (39 3)  (855 483)  (855 483)  LC_1 Logic Functioning bit
 (41 3)  (857 483)  (857 483)  LC_1 Logic Functioning bit
 (42 3)  (858 483)  (858 483)  LC_1 Logic Functioning bit
 (21 4)  (837 484)  (837 484)  routing T_16_30.wire_logic_cluster/lc_3/out <X> T_16_30.lc_trk_g1_3
 (22 4)  (838 484)  (838 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 484)  (841 484)  routing T_16_30.wire_logic_cluster/lc_2/out <X> T_16_30.lc_trk_g1_2
 (27 4)  (843 484)  (843 484)  routing T_16_30.lc_trk_g1_2 <X> T_16_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 484)  (845 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 484)  (848 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 484)  (852 484)  LC_2 Logic Functioning bit
 (39 4)  (855 484)  (855 484)  LC_2 Logic Functioning bit
 (41 4)  (857 484)  (857 484)  LC_2 Logic Functioning bit
 (42 4)  (858 484)  (858 484)  LC_2 Logic Functioning bit
 (44 4)  (860 484)  (860 484)  LC_2 Logic Functioning bit
 (45 4)  (861 484)  (861 484)  LC_2 Logic Functioning bit
 (9 5)  (825 485)  (825 485)  routing T_16_30.sp4_v_t_45 <X> T_16_30.sp4_v_b_4
 (10 5)  (826 485)  (826 485)  routing T_16_30.sp4_v_t_45 <X> T_16_30.sp4_v_b_4
 (22 5)  (838 485)  (838 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 485)  (846 485)  routing T_16_30.lc_trk_g1_2 <X> T_16_30.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 485)  (852 485)  LC_2 Logic Functioning bit
 (39 5)  (855 485)  (855 485)  LC_2 Logic Functioning bit
 (41 5)  (857 485)  (857 485)  LC_2 Logic Functioning bit
 (42 5)  (858 485)  (858 485)  LC_2 Logic Functioning bit
 (17 6)  (833 486)  (833 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 486)  (834 486)  routing T_16_30.wire_logic_cluster/lc_5/out <X> T_16_30.lc_trk_g1_5
 (25 6)  (841 486)  (841 486)  routing T_16_30.wire_logic_cluster/lc_6/out <X> T_16_30.lc_trk_g1_6
 (27 6)  (843 486)  (843 486)  routing T_16_30.lc_trk_g1_3 <X> T_16_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 486)  (845 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 486)  (848 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 486)  (852 486)  LC_3 Logic Functioning bit
 (39 6)  (855 486)  (855 486)  LC_3 Logic Functioning bit
 (41 6)  (857 486)  (857 486)  LC_3 Logic Functioning bit
 (42 6)  (858 486)  (858 486)  LC_3 Logic Functioning bit
 (44 6)  (860 486)  (860 486)  LC_3 Logic Functioning bit
 (45 6)  (861 486)  (861 486)  LC_3 Logic Functioning bit
 (22 7)  (838 487)  (838 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 487)  (846 487)  routing T_16_30.lc_trk_g1_3 <X> T_16_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 487)  (852 487)  LC_3 Logic Functioning bit
 (39 7)  (855 487)  (855 487)  LC_3 Logic Functioning bit
 (41 7)  (857 487)  (857 487)  LC_3 Logic Functioning bit
 (42 7)  (858 487)  (858 487)  LC_3 Logic Functioning bit
 (4 8)  (820 488)  (820 488)  routing T_16_30.sp4_h_l_43 <X> T_16_30.sp4_v_b_6
 (27 8)  (843 488)  (843 488)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 488)  (844 488)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 488)  (845 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 488)  (846 488)  routing T_16_30.lc_trk_g3_4 <X> T_16_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 488)  (848 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 488)  (852 488)  LC_4 Logic Functioning bit
 (39 8)  (855 488)  (855 488)  LC_4 Logic Functioning bit
 (41 8)  (857 488)  (857 488)  LC_4 Logic Functioning bit
 (42 8)  (858 488)  (858 488)  LC_4 Logic Functioning bit
 (44 8)  (860 488)  (860 488)  LC_4 Logic Functioning bit
 (45 8)  (861 488)  (861 488)  LC_4 Logic Functioning bit
 (5 9)  (821 489)  (821 489)  routing T_16_30.sp4_h_l_43 <X> T_16_30.sp4_v_b_6
 (8 9)  (824 489)  (824 489)  routing T_16_30.sp4_h_l_42 <X> T_16_30.sp4_v_b_7
 (9 9)  (825 489)  (825 489)  routing T_16_30.sp4_h_l_42 <X> T_16_30.sp4_v_b_7
 (36 9)  (852 489)  (852 489)  LC_4 Logic Functioning bit
 (39 9)  (855 489)  (855 489)  LC_4 Logic Functioning bit
 (41 9)  (857 489)  (857 489)  LC_4 Logic Functioning bit
 (42 9)  (858 489)  (858 489)  LC_4 Logic Functioning bit
 (27 10)  (843 490)  (843 490)  routing T_16_30.lc_trk_g1_5 <X> T_16_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 490)  (845 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 490)  (846 490)  routing T_16_30.lc_trk_g1_5 <X> T_16_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 490)  (848 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 490)  (852 490)  LC_5 Logic Functioning bit
 (39 10)  (855 490)  (855 490)  LC_5 Logic Functioning bit
 (41 10)  (857 490)  (857 490)  LC_5 Logic Functioning bit
 (42 10)  (858 490)  (858 490)  LC_5 Logic Functioning bit
 (44 10)  (860 490)  (860 490)  LC_5 Logic Functioning bit
 (45 10)  (861 490)  (861 490)  LC_5 Logic Functioning bit
 (36 11)  (852 491)  (852 491)  LC_5 Logic Functioning bit
 (39 11)  (855 491)  (855 491)  LC_5 Logic Functioning bit
 (41 11)  (857 491)  (857 491)  LC_5 Logic Functioning bit
 (42 11)  (858 491)  (858 491)  LC_5 Logic Functioning bit
 (14 12)  (830 492)  (830 492)  routing T_16_30.wire_logic_cluster/lc_0/out <X> T_16_30.lc_trk_g3_0
 (17 12)  (833 492)  (833 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 492)  (834 492)  routing T_16_30.wire_logic_cluster/lc_1/out <X> T_16_30.lc_trk_g3_1
 (27 12)  (843 492)  (843 492)  routing T_16_30.lc_trk_g1_6 <X> T_16_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 492)  (845 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 492)  (846 492)  routing T_16_30.lc_trk_g1_6 <X> T_16_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 492)  (848 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 492)  (852 492)  LC_6 Logic Functioning bit
 (39 12)  (855 492)  (855 492)  LC_6 Logic Functioning bit
 (41 12)  (857 492)  (857 492)  LC_6 Logic Functioning bit
 (42 12)  (858 492)  (858 492)  LC_6 Logic Functioning bit
 (44 12)  (860 492)  (860 492)  LC_6 Logic Functioning bit
 (45 12)  (861 492)  (861 492)  LC_6 Logic Functioning bit
 (17 13)  (833 493)  (833 493)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 493)  (846 493)  routing T_16_30.lc_trk_g1_6 <X> T_16_30.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 493)  (852 493)  LC_6 Logic Functioning bit
 (39 13)  (855 493)  (855 493)  LC_6 Logic Functioning bit
 (41 13)  (857 493)  (857 493)  LC_6 Logic Functioning bit
 (42 13)  (858 493)  (858 493)  LC_6 Logic Functioning bit
 (14 14)  (830 494)  (830 494)  routing T_16_30.wire_logic_cluster/lc_4/out <X> T_16_30.lc_trk_g3_4
 (21 14)  (837 494)  (837 494)  routing T_16_30.wire_logic_cluster/lc_7/out <X> T_16_30.lc_trk_g3_7
 (22 14)  (838 494)  (838 494)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 494)  (843 494)  routing T_16_30.lc_trk_g3_7 <X> T_16_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 494)  (844 494)  routing T_16_30.lc_trk_g3_7 <X> T_16_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 494)  (845 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 494)  (846 494)  routing T_16_30.lc_trk_g3_7 <X> T_16_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 494)  (848 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 494)  (852 494)  LC_7 Logic Functioning bit
 (39 14)  (855 494)  (855 494)  LC_7 Logic Functioning bit
 (41 14)  (857 494)  (857 494)  LC_7 Logic Functioning bit
 (42 14)  (858 494)  (858 494)  LC_7 Logic Functioning bit
 (44 14)  (860 494)  (860 494)  LC_7 Logic Functioning bit
 (45 14)  (861 494)  (861 494)  LC_7 Logic Functioning bit
 (17 15)  (833 495)  (833 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 495)  (846 495)  routing T_16_30.lc_trk_g3_7 <X> T_16_30.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 495)  (852 495)  LC_7 Logic Functioning bit
 (39 15)  (855 495)  (855 495)  LC_7 Logic Functioning bit
 (41 15)  (857 495)  (857 495)  LC_7 Logic Functioning bit
 (42 15)  (858 495)  (858 495)  LC_7 Logic Functioning bit


LogicTile_1_29

 (22 0)  (40 464)  (40 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (44 464)  (44 464)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (46 464)  (46 464)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 464)  (47 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 464)  (48 464)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 464)  (50 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (53 464)  (53 464)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.input_2_0
 (36 0)  (54 464)  (54 464)  LC_0 Logic Functioning bit
 (37 0)  (55 464)  (55 464)  LC_0 Logic Functioning bit
 (39 0)  (57 464)  (57 464)  LC_0 Logic Functioning bit
 (41 0)  (59 464)  (59 464)  LC_0 Logic Functioning bit
 (43 0)  (61 464)  (61 464)  LC_0 Logic Functioning bit
 (15 1)  (33 465)  (33 465)  routing T_1_29.sp4_v_t_5 <X> T_1_29.lc_trk_g0_0
 (16 1)  (34 465)  (34 465)  routing T_1_29.sp4_v_t_5 <X> T_1_29.lc_trk_g0_0
 (17 1)  (35 465)  (35 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (40 465)  (40 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (41 465)  (41 465)  routing T_1_29.sp4_h_r_2 <X> T_1_29.lc_trk_g0_2
 (24 1)  (42 465)  (42 465)  routing T_1_29.sp4_h_r_2 <X> T_1_29.lc_trk_g0_2
 (25 1)  (43 465)  (43 465)  routing T_1_29.sp4_h_r_2 <X> T_1_29.lc_trk_g0_2
 (27 1)  (45 465)  (45 465)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 465)  (46 465)  routing T_1_29.lc_trk_g3_5 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 465)  (47 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 465)  (49 465)  routing T_1_29.lc_trk_g0_3 <X> T_1_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 465)  (50 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (52 465)  (52 465)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.input_2_0
 (35 1)  (53 465)  (53 465)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.input_2_0
 (36 1)  (54 465)  (54 465)  LC_0 Logic Functioning bit
 (37 1)  (55 465)  (55 465)  LC_0 Logic Functioning bit
 (39 1)  (57 465)  (57 465)  LC_0 Logic Functioning bit
 (0 2)  (18 466)  (18 466)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (2 2)  (20 466)  (20 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (19 2)  (37 466)  (37 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (44 466)  (44 466)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 466)  (45 466)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 466)  (46 466)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 466)  (47 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 466)  (48 466)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 466)  (50 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 466)  (51 466)  routing T_1_29.lc_trk_g2_0 <X> T_1_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 466)  (54 466)  LC_1 Logic Functioning bit
 (37 2)  (55 466)  (55 466)  LC_1 Logic Functioning bit
 (43 2)  (61 466)  (61 466)  LC_1 Logic Functioning bit
 (50 2)  (68 466)  (68 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 467)  (18 467)  routing T_1_29.glb_netwk_3 <X> T_1_29.wire_logic_cluster/lc_7/clk
 (14 3)  (32 467)  (32 467)  routing T_1_29.sp4_r_v_b_28 <X> T_1_29.lc_trk_g0_4
 (17 3)  (35 467)  (35 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (46 467)  (46 467)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 467)  (47 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 467)  (48 467)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 467)  (54 467)  LC_1 Logic Functioning bit
 (37 3)  (55 467)  (55 467)  LC_1 Logic Functioning bit
 (38 3)  (56 467)  (56 467)  LC_1 Logic Functioning bit
 (41 3)  (59 467)  (59 467)  LC_1 Logic Functioning bit
 (42 3)  (60 467)  (60 467)  LC_1 Logic Functioning bit
 (0 4)  (18 468)  (18 468)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_7/cen
 (1 4)  (19 468)  (19 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (21 468)  (21 468)  routing T_1_29.sp12_v_b_0 <X> T_1_29.sp12_h_r_0
 (14 4)  (32 468)  (32 468)  routing T_1_29.sp4_v_b_8 <X> T_1_29.lc_trk_g1_0
 (21 4)  (39 468)  (39 468)  routing T_1_29.sp4_v_b_11 <X> T_1_29.lc_trk_g1_3
 (22 4)  (40 468)  (40 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (41 468)  (41 468)  routing T_1_29.sp4_v_b_11 <X> T_1_29.lc_trk_g1_3
 (26 4)  (44 468)  (44 468)  routing T_1_29.lc_trk_g1_5 <X> T_1_29.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 468)  (46 468)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 468)  (47 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 468)  (48 468)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 468)  (50 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (54 468)  (54 468)  LC_2 Logic Functioning bit
 (37 4)  (55 468)  (55 468)  LC_2 Logic Functioning bit
 (39 4)  (57 468)  (57 468)  LC_2 Logic Functioning bit
 (41 4)  (59 468)  (59 468)  LC_2 Logic Functioning bit
 (43 4)  (61 468)  (61 468)  LC_2 Logic Functioning bit
 (0 5)  (18 469)  (18 469)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_7/cen
 (1 5)  (19 469)  (19 469)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_7/cen
 (3 5)  (21 469)  (21 469)  routing T_1_29.sp12_v_b_0 <X> T_1_29.sp12_h_r_0
 (14 5)  (32 469)  (32 469)  routing T_1_29.sp4_v_b_8 <X> T_1_29.lc_trk_g1_0
 (16 5)  (34 469)  (34 469)  routing T_1_29.sp4_v_b_8 <X> T_1_29.lc_trk_g1_0
 (17 5)  (35 469)  (35 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (19 5)  (37 469)  (37 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (39 469)  (39 469)  routing T_1_29.sp4_v_b_11 <X> T_1_29.lc_trk_g1_3
 (27 5)  (45 469)  (45 469)  routing T_1_29.lc_trk_g1_5 <X> T_1_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 469)  (47 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 469)  (49 469)  routing T_1_29.lc_trk_g0_3 <X> T_1_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 469)  (50 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (52 469)  (52 469)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.input_2_2
 (35 5)  (53 469)  (53 469)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.input_2_2
 (36 5)  (54 469)  (54 469)  LC_2 Logic Functioning bit
 (37 5)  (55 469)  (55 469)  LC_2 Logic Functioning bit
 (39 5)  (57 469)  (57 469)  LC_2 Logic Functioning bit
 (17 6)  (35 470)  (35 470)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (36 470)  (36 470)  routing T_1_29.bnr_op_5 <X> T_1_29.lc_trk_g1_5
 (22 6)  (40 470)  (40 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (44 470)  (44 470)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 470)  (47 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 470)  (48 470)  routing T_1_29.lc_trk_g0_4 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 470)  (50 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 470)  (51 470)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 470)  (54 470)  LC_3 Logic Functioning bit
 (37 6)  (55 470)  (55 470)  LC_3 Logic Functioning bit
 (43 6)  (61 470)  (61 470)  LC_3 Logic Functioning bit
 (50 6)  (68 470)  (68 470)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (27 471)  (27 471)  routing T_1_29.sp4_v_b_8 <X> T_1_29.sp4_v_t_41
 (10 7)  (28 471)  (28 471)  routing T_1_29.sp4_v_b_8 <X> T_1_29.sp4_v_t_41
 (18 7)  (36 471)  (36 471)  routing T_1_29.bnr_op_5 <X> T_1_29.lc_trk_g1_5
 (28 7)  (46 471)  (46 471)  routing T_1_29.lc_trk_g2_5 <X> T_1_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 471)  (47 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 471)  (49 471)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 471)  (54 471)  LC_3 Logic Functioning bit
 (37 7)  (55 471)  (55 471)  LC_3 Logic Functioning bit
 (38 7)  (56 471)  (56 471)  LC_3 Logic Functioning bit
 (41 7)  (59 471)  (59 471)  LC_3 Logic Functioning bit
 (42 7)  (60 471)  (60 471)  LC_3 Logic Functioning bit
 (5 8)  (23 472)  (23 472)  routing T_1_29.sp4_v_b_0 <X> T_1_29.sp4_h_r_6
 (16 8)  (34 472)  (34 472)  routing T_1_29.sp12_v_t_6 <X> T_1_29.lc_trk_g2_1
 (17 8)  (35 472)  (35 472)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (43 472)  (43 472)  routing T_1_29.sp4_h_r_34 <X> T_1_29.lc_trk_g2_2
 (28 8)  (46 472)  (46 472)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 472)  (47 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 472)  (49 472)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 472)  (50 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 472)  (51 472)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 472)  (54 472)  LC_4 Logic Functioning bit
 (37 8)  (55 472)  (55 472)  LC_4 Logic Functioning bit
 (38 8)  (56 472)  (56 472)  LC_4 Logic Functioning bit
 (39 8)  (57 472)  (57 472)  LC_4 Logic Functioning bit
 (43 8)  (61 472)  (61 472)  LC_4 Logic Functioning bit
 (50 8)  (68 472)  (68 472)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (22 473)  (22 473)  routing T_1_29.sp4_v_b_0 <X> T_1_29.sp4_h_r_6
 (6 9)  (24 473)  (24 473)  routing T_1_29.sp4_v_b_0 <X> T_1_29.sp4_h_r_6
 (14 9)  (32 473)  (32 473)  routing T_1_29.sp4_h_r_24 <X> T_1_29.lc_trk_g2_0
 (15 9)  (33 473)  (33 473)  routing T_1_29.sp4_h_r_24 <X> T_1_29.lc_trk_g2_0
 (16 9)  (34 473)  (34 473)  routing T_1_29.sp4_h_r_24 <X> T_1_29.lc_trk_g2_0
 (17 9)  (35 473)  (35 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (40 473)  (40 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (41 473)  (41 473)  routing T_1_29.sp4_h_r_34 <X> T_1_29.lc_trk_g2_2
 (24 9)  (42 473)  (42 473)  routing T_1_29.sp4_h_r_34 <X> T_1_29.lc_trk_g2_2
 (27 9)  (45 473)  (45 473)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 473)  (46 473)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 473)  (47 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 473)  (49 473)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_4/in_3
 (37 9)  (55 473)  (55 473)  LC_4 Logic Functioning bit
 (39 9)  (57 473)  (57 473)  LC_4 Logic Functioning bit
 (43 9)  (61 473)  (61 473)  LC_4 Logic Functioning bit
 (15 10)  (33 474)  (33 474)  routing T_1_29.sp12_v_t_2 <X> T_1_29.lc_trk_g2_5
 (17 10)  (35 474)  (35 474)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (36 474)  (36 474)  routing T_1_29.sp12_v_t_2 <X> T_1_29.lc_trk_g2_5
 (21 10)  (39 474)  (39 474)  routing T_1_29.sp12_v_b_7 <X> T_1_29.lc_trk_g2_7
 (22 10)  (40 474)  (40 474)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (42 474)  (42 474)  routing T_1_29.sp12_v_b_7 <X> T_1_29.lc_trk_g2_7
 (29 10)  (47 474)  (47 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 474)  (49 474)  routing T_1_29.lc_trk_g2_4 <X> T_1_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 474)  (50 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 474)  (51 474)  routing T_1_29.lc_trk_g2_4 <X> T_1_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 474)  (54 474)  LC_5 Logic Functioning bit
 (37 10)  (55 474)  (55 474)  LC_5 Logic Functioning bit
 (43 10)  (61 474)  (61 474)  LC_5 Logic Functioning bit
 (50 10)  (68 474)  (68 474)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (32 475)  (32 475)  routing T_1_29.sp4_r_v_b_36 <X> T_1_29.lc_trk_g2_4
 (17 11)  (35 475)  (35 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (36 475)  (36 475)  routing T_1_29.sp12_v_t_2 <X> T_1_29.lc_trk_g2_5
 (21 11)  (39 475)  (39 475)  routing T_1_29.sp12_v_b_7 <X> T_1_29.lc_trk_g2_7
 (27 11)  (45 475)  (45 475)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 475)  (46 475)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 475)  (47 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 475)  (54 475)  LC_5 Logic Functioning bit
 (37 11)  (55 475)  (55 475)  LC_5 Logic Functioning bit
 (39 11)  (57 475)  (57 475)  LC_5 Logic Functioning bit
 (40 11)  (58 475)  (58 475)  LC_5 Logic Functioning bit
 (43 11)  (61 475)  (61 475)  LC_5 Logic Functioning bit
 (17 12)  (35 476)  (35 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 476)  (36 476)  routing T_1_29.wire_logic_cluster/lc_1/out <X> T_1_29.lc_trk_g3_1
 (21 12)  (39 476)  (39 476)  routing T_1_29.sp4_v_t_22 <X> T_1_29.lc_trk_g3_3
 (22 12)  (40 476)  (40 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (41 476)  (41 476)  routing T_1_29.sp4_v_t_22 <X> T_1_29.lc_trk_g3_3
 (28 12)  (46 476)  (46 476)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 476)  (47 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 476)  (50 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 476)  (52 476)  routing T_1_29.lc_trk_g1_0 <X> T_1_29.wire_logic_cluster/lc_6/in_3
 (42 12)  (60 476)  (60 476)  LC_6 Logic Functioning bit
 (43 12)  (61 476)  (61 476)  LC_6 Logic Functioning bit
 (45 12)  (63 476)  (63 476)  LC_6 Logic Functioning bit
 (50 12)  (68 476)  (68 476)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (26 477)  (26 477)  routing T_1_29.sp4_h_r_10 <X> T_1_29.sp4_v_b_10
 (16 13)  (34 477)  (34 477)  routing T_1_29.sp12_v_b_8 <X> T_1_29.lc_trk_g3_0
 (17 13)  (35 477)  (35 477)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (39 477)  (39 477)  routing T_1_29.sp4_v_t_22 <X> T_1_29.lc_trk_g3_3
 (26 13)  (44 477)  (44 477)  routing T_1_29.lc_trk_g0_2 <X> T_1_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 477)  (47 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (55 477)  (55 477)  LC_6 Logic Functioning bit
 (39 13)  (57 477)  (57 477)  LC_6 Logic Functioning bit
 (42 13)  (60 477)  (60 477)  LC_6 Logic Functioning bit
 (43 13)  (61 477)  (61 477)  LC_6 Logic Functioning bit
 (46 13)  (64 477)  (64 477)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 14)  (21 478)  (21 478)  routing T_1_29.sp12_v_b_1 <X> T_1_29.sp12_v_t_22
 (4 14)  (22 478)  (22 478)  routing T_1_29.sp4_h_r_9 <X> T_1_29.sp4_v_t_44
 (17 14)  (35 478)  (35 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (39 478)  (39 478)  routing T_1_29.rgt_op_7 <X> T_1_29.lc_trk_g3_7
 (22 14)  (40 478)  (40 478)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 478)  (42 478)  routing T_1_29.rgt_op_7 <X> T_1_29.lc_trk_g3_7
 (5 15)  (23 479)  (23 479)  routing T_1_29.sp4_h_r_9 <X> T_1_29.sp4_v_t_44


LogicTile_2_29

 (16 0)  (88 464)  (88 464)  routing T_2_29.sp4_v_b_9 <X> T_2_29.lc_trk_g0_1
 (17 0)  (89 464)  (89 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 464)  (90 464)  routing T_2_29.sp4_v_b_9 <X> T_2_29.lc_trk_g0_1
 (25 0)  (97 464)  (97 464)  routing T_2_29.sp12_h_r_2 <X> T_2_29.lc_trk_g0_2
 (27 0)  (99 464)  (99 464)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 464)  (100 464)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 464)  (101 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 464)  (103 464)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 464)  (104 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 464)  (105 464)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 464)  (106 464)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 464)  (108 464)  LC_0 Logic Functioning bit
 (38 0)  (110 464)  (110 464)  LC_0 Logic Functioning bit
 (42 0)  (114 464)  (114 464)  LC_0 Logic Functioning bit
 (15 1)  (87 465)  (87 465)  routing T_2_29.sp4_v_t_5 <X> T_2_29.lc_trk_g0_0
 (16 1)  (88 465)  (88 465)  routing T_2_29.sp4_v_t_5 <X> T_2_29.lc_trk_g0_0
 (17 1)  (89 465)  (89 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (90 465)  (90 465)  routing T_2_29.sp4_v_b_9 <X> T_2_29.lc_trk_g0_1
 (22 1)  (94 465)  (94 465)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (96 465)  (96 465)  routing T_2_29.sp12_h_r_2 <X> T_2_29.lc_trk_g0_2
 (25 1)  (97 465)  (97 465)  routing T_2_29.sp12_h_r_2 <X> T_2_29.lc_trk_g0_2
 (27 1)  (99 465)  (99 465)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 465)  (100 465)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 465)  (101 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 465)  (102 465)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 465)  (103 465)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 465)  (104 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 465)  (108 465)  LC_0 Logic Functioning bit
 (37 1)  (109 465)  (109 465)  LC_0 Logic Functioning bit
 (38 1)  (110 465)  (110 465)  LC_0 Logic Functioning bit
 (39 1)  (111 465)  (111 465)  LC_0 Logic Functioning bit
 (43 1)  (115 465)  (115 465)  LC_0 Logic Functioning bit
 (0 2)  (72 466)  (72 466)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (74 466)  (74 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (94 466)  (94 466)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (95 466)  (95 466)  routing T_2_29.sp12_h_l_12 <X> T_2_29.lc_trk_g0_7
 (31 2)  (103 466)  (103 466)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 466)  (104 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 466)  (107 466)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_1
 (36 2)  (108 466)  (108 466)  LC_1 Logic Functioning bit
 (37 2)  (109 466)  (109 466)  LC_1 Logic Functioning bit
 (38 2)  (110 466)  (110 466)  LC_1 Logic Functioning bit
 (42 2)  (114 466)  (114 466)  LC_1 Logic Functioning bit
 (0 3)  (72 467)  (72 467)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (8 3)  (80 467)  (80 467)  routing T_2_29.sp4_h_r_7 <X> T_2_29.sp4_v_t_36
 (9 3)  (81 467)  (81 467)  routing T_2_29.sp4_h_r_7 <X> T_2_29.sp4_v_t_36
 (10 3)  (82 467)  (82 467)  routing T_2_29.sp4_h_r_7 <X> T_2_29.sp4_v_t_36
 (22 3)  (94 467)  (94 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (95 467)  (95 467)  routing T_2_29.sp4_v_b_22 <X> T_2_29.lc_trk_g0_6
 (24 3)  (96 467)  (96 467)  routing T_2_29.sp4_v_b_22 <X> T_2_29.lc_trk_g0_6
 (26 3)  (98 467)  (98 467)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 467)  (100 467)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 467)  (101 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 467)  (103 467)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 467)  (104 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (106 467)  (106 467)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_1
 (35 3)  (107 467)  (107 467)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_1
 (36 3)  (108 467)  (108 467)  LC_1 Logic Functioning bit
 (37 3)  (109 467)  (109 467)  LC_1 Logic Functioning bit
 (39 3)  (111 467)  (111 467)  LC_1 Logic Functioning bit
 (43 3)  (115 467)  (115 467)  LC_1 Logic Functioning bit
 (9 4)  (81 468)  (81 468)  routing T_2_29.sp4_v_t_41 <X> T_2_29.sp4_h_r_4
 (14 4)  (86 468)  (86 468)  routing T_2_29.sp4_v_b_8 <X> T_2_29.lc_trk_g1_0
 (21 4)  (93 468)  (93 468)  routing T_2_29.sp4_h_r_19 <X> T_2_29.lc_trk_g1_3
 (22 4)  (94 468)  (94 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (95 468)  (95 468)  routing T_2_29.sp4_h_r_19 <X> T_2_29.lc_trk_g1_3
 (24 4)  (96 468)  (96 468)  routing T_2_29.sp4_h_r_19 <X> T_2_29.lc_trk_g1_3
 (25 4)  (97 468)  (97 468)  routing T_2_29.sp4_v_b_2 <X> T_2_29.lc_trk_g1_2
 (27 4)  (99 468)  (99 468)  routing T_2_29.lc_trk_g1_2 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 468)  (101 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 468)  (104 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 468)  (105 468)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 468)  (108 468)  LC_2 Logic Functioning bit
 (43 4)  (115 468)  (115 468)  LC_2 Logic Functioning bit
 (50 4)  (122 468)  (122 468)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (80 469)  (80 469)  routing T_2_29.sp4_v_t_36 <X> T_2_29.sp4_v_b_4
 (10 5)  (82 469)  (82 469)  routing T_2_29.sp4_v_t_36 <X> T_2_29.sp4_v_b_4
 (14 5)  (86 469)  (86 469)  routing T_2_29.sp4_v_b_8 <X> T_2_29.lc_trk_g1_0
 (16 5)  (88 469)  (88 469)  routing T_2_29.sp4_v_b_8 <X> T_2_29.lc_trk_g1_0
 (17 5)  (89 469)  (89 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (93 469)  (93 469)  routing T_2_29.sp4_h_r_19 <X> T_2_29.lc_trk_g1_3
 (22 5)  (94 469)  (94 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (95 469)  (95 469)  routing T_2_29.sp4_v_b_2 <X> T_2_29.lc_trk_g1_2
 (27 5)  (99 469)  (99 469)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 469)  (100 469)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 469)  (101 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 469)  (102 469)  routing T_2_29.lc_trk_g1_2 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 469)  (103 469)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 469)  (108 469)  LC_2 Logic Functioning bit
 (37 5)  (109 469)  (109 469)  LC_2 Logic Functioning bit
 (38 5)  (110 469)  (110 469)  LC_2 Logic Functioning bit
 (42 5)  (114 469)  (114 469)  LC_2 Logic Functioning bit
 (51 5)  (123 469)  (123 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (75 470)  (75 470)  routing T_2_29.sp12_h_r_0 <X> T_2_29.sp12_v_t_23
 (21 6)  (93 470)  (93 470)  routing T_2_29.wire_logic_cluster/lc_7/out <X> T_2_29.lc_trk_g1_7
 (22 6)  (94 470)  (94 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (98 470)  (98 470)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 470)  (99 470)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 470)  (100 470)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 470)  (101 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 470)  (103 470)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 470)  (104 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 470)  (105 470)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 470)  (108 470)  LC_3 Logic Functioning bit
 (38 6)  (110 470)  (110 470)  LC_3 Logic Functioning bit
 (41 6)  (113 470)  (113 470)  LC_3 Logic Functioning bit
 (43 6)  (115 470)  (115 470)  LC_3 Logic Functioning bit
 (45 6)  (117 470)  (117 470)  LC_3 Logic Functioning bit
 (3 7)  (75 471)  (75 471)  routing T_2_29.sp12_h_r_0 <X> T_2_29.sp12_v_t_23
 (22 7)  (94 471)  (94 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (98 471)  (98 471)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 471)  (101 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 471)  (102 471)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (37 7)  (109 471)  (109 471)  LC_3 Logic Functioning bit
 (39 7)  (111 471)  (111 471)  LC_3 Logic Functioning bit
 (41 7)  (113 471)  (113 471)  LC_3 Logic Functioning bit
 (43 7)  (115 471)  (115 471)  LC_3 Logic Functioning bit
 (21 8)  (93 472)  (93 472)  routing T_2_29.sp4_v_t_14 <X> T_2_29.lc_trk_g2_3
 (22 8)  (94 472)  (94 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (95 472)  (95 472)  routing T_2_29.sp4_v_t_14 <X> T_2_29.lc_trk_g2_3
 (27 8)  (99 472)  (99 472)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 472)  (101 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 472)  (104 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 472)  (105 472)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 472)  (108 472)  LC_4 Logic Functioning bit
 (37 8)  (109 472)  (109 472)  LC_4 Logic Functioning bit
 (39 8)  (111 472)  (111 472)  LC_4 Logic Functioning bit
 (41 8)  (113 472)  (113 472)  LC_4 Logic Functioning bit
 (43 8)  (115 472)  (115 472)  LC_4 Logic Functioning bit
 (27 9)  (99 473)  (99 473)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 473)  (100 473)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 473)  (101 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 473)  (103 473)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 473)  (104 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (107 473)  (107 473)  routing T_2_29.lc_trk_g0_2 <X> T_2_29.input_2_4
 (36 9)  (108 473)  (108 473)  LC_4 Logic Functioning bit
 (37 9)  (109 473)  (109 473)  LC_4 Logic Functioning bit
 (38 9)  (110 473)  (110 473)  LC_4 Logic Functioning bit
 (21 10)  (93 474)  (93 474)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g2_7
 (22 10)  (94 474)  (94 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (95 474)  (95 474)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g2_7
 (26 10)  (98 474)  (98 474)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 474)  (99 474)  routing T_2_29.lc_trk_g3_5 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 474)  (100 474)  routing T_2_29.lc_trk_g3_5 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 474)  (101 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 474)  (102 474)  routing T_2_29.lc_trk_g3_5 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 474)  (103 474)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 474)  (104 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 474)  (105 474)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 474)  (108 474)  LC_5 Logic Functioning bit
 (38 10)  (110 474)  (110 474)  LC_5 Logic Functioning bit
 (41 10)  (113 474)  (113 474)  LC_5 Logic Functioning bit
 (43 10)  (115 474)  (115 474)  LC_5 Logic Functioning bit
 (45 10)  (117 474)  (117 474)  LC_5 Logic Functioning bit
 (14 11)  (86 475)  (86 475)  routing T_2_29.sp4_r_v_b_36 <X> T_2_29.lc_trk_g2_4
 (17 11)  (89 475)  (89 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (93 475)  (93 475)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g2_7
 (26 11)  (98 475)  (98 475)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 475)  (100 475)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 475)  (101 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 475)  (109 475)  LC_5 Logic Functioning bit
 (39 11)  (111 475)  (111 475)  LC_5 Logic Functioning bit
 (41 11)  (113 475)  (113 475)  LC_5 Logic Functioning bit
 (43 11)  (115 475)  (115 475)  LC_5 Logic Functioning bit
 (12 12)  (84 476)  (84 476)  routing T_2_29.sp4_v_b_11 <X> T_2_29.sp4_h_r_11
 (14 12)  (86 476)  (86 476)  routing T_2_29.sp4_h_l_21 <X> T_2_29.lc_trk_g3_0
 (15 12)  (87 476)  (87 476)  routing T_2_29.sp4_v_t_28 <X> T_2_29.lc_trk_g3_1
 (16 12)  (88 476)  (88 476)  routing T_2_29.sp4_v_t_28 <X> T_2_29.lc_trk_g3_1
 (17 12)  (89 476)  (89 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (93 476)  (93 476)  routing T_2_29.wire_logic_cluster/lc_3/out <X> T_2_29.lc_trk_g3_3
 (22 12)  (94 476)  (94 476)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (97 476)  (97 476)  routing T_2_29.sp4_v_t_23 <X> T_2_29.lc_trk_g3_2
 (29 12)  (101 476)  (101 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 476)  (104 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 476)  (105 476)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 476)  (108 476)  LC_6 Logic Functioning bit
 (37 12)  (109 476)  (109 476)  LC_6 Logic Functioning bit
 (39 12)  (111 476)  (111 476)  LC_6 Logic Functioning bit
 (41 12)  (113 476)  (113 476)  LC_6 Logic Functioning bit
 (43 12)  (115 476)  (115 476)  LC_6 Logic Functioning bit
 (8 13)  (80 477)  (80 477)  routing T_2_29.sp4_h_l_47 <X> T_2_29.sp4_v_b_10
 (9 13)  (81 477)  (81 477)  routing T_2_29.sp4_h_l_47 <X> T_2_29.sp4_v_b_10
 (11 13)  (83 477)  (83 477)  routing T_2_29.sp4_v_b_11 <X> T_2_29.sp4_h_r_11
 (15 13)  (87 477)  (87 477)  routing T_2_29.sp4_h_l_21 <X> T_2_29.lc_trk_g3_0
 (16 13)  (88 477)  (88 477)  routing T_2_29.sp4_h_l_21 <X> T_2_29.lc_trk_g3_0
 (17 13)  (89 477)  (89 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (94 477)  (94 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 477)  (95 477)  routing T_2_29.sp4_v_t_23 <X> T_2_29.lc_trk_g3_2
 (25 13)  (97 477)  (97 477)  routing T_2_29.sp4_v_t_23 <X> T_2_29.lc_trk_g3_2
 (27 13)  (99 477)  (99 477)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 477)  (100 477)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 477)  (101 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 477)  (103 477)  routing T_2_29.lc_trk_g2_3 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 477)  (104 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (106 477)  (106 477)  routing T_2_29.lc_trk_g1_3 <X> T_2_29.input_2_6
 (35 13)  (107 477)  (107 477)  routing T_2_29.lc_trk_g1_3 <X> T_2_29.input_2_6
 (36 13)  (108 477)  (108 477)  LC_6 Logic Functioning bit
 (37 13)  (109 477)  (109 477)  LC_6 Logic Functioning bit
 (38 13)  (110 477)  (110 477)  LC_6 Logic Functioning bit
 (8 14)  (80 478)  (80 478)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_h_l_47
 (10 14)  (82 478)  (82 478)  routing T_2_29.sp4_h_r_2 <X> T_2_29.sp4_h_l_47
 (17 14)  (89 478)  (89 478)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 478)  (90 478)  routing T_2_29.wire_logic_cluster/lc_5/out <X> T_2_29.lc_trk_g3_5
 (25 14)  (97 478)  (97 478)  routing T_2_29.bnl_op_6 <X> T_2_29.lc_trk_g3_6
 (27 14)  (99 478)  (99 478)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 478)  (101 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 478)  (102 478)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 478)  (103 478)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 478)  (104 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 478)  (105 478)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 478)  (108 478)  LC_7 Logic Functioning bit
 (38 14)  (110 478)  (110 478)  LC_7 Logic Functioning bit
 (41 14)  (113 478)  (113 478)  LC_7 Logic Functioning bit
 (43 14)  (115 478)  (115 478)  LC_7 Logic Functioning bit
 (45 14)  (117 478)  (117 478)  LC_7 Logic Functioning bit
 (22 15)  (94 479)  (94 479)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (97 479)  (97 479)  routing T_2_29.bnl_op_6 <X> T_2_29.lc_trk_g3_6
 (27 15)  (99 479)  (99 479)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 479)  (100 479)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 479)  (101 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 479)  (102 479)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (37 15)  (109 479)  (109 479)  LC_7 Logic Functioning bit
 (39 15)  (111 479)  (111 479)  LC_7 Logic Functioning bit
 (41 15)  (113 479)  (113 479)  LC_7 Logic Functioning bit
 (43 15)  (115 479)  (115 479)  LC_7 Logic Functioning bit


LogicTile_3_29

 (14 0)  (140 464)  (140 464)  routing T_3_29.lft_op_0 <X> T_3_29.lc_trk_g0_0
 (22 0)  (148 464)  (148 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (152 464)  (152 464)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 464)  (153 464)  routing T_3_29.lc_trk_g1_0 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 464)  (155 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 464)  (157 464)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 464)  (158 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 464)  (159 464)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 464)  (160 464)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 464)  (162 464)  LC_0 Logic Functioning bit
 (38 0)  (164 464)  (164 464)  LC_0 Logic Functioning bit
 (41 0)  (167 464)  (167 464)  LC_0 Logic Functioning bit
 (43 0)  (169 464)  (169 464)  LC_0 Logic Functioning bit
 (45 0)  (171 464)  (171 464)  LC_0 Logic Functioning bit
 (15 1)  (141 465)  (141 465)  routing T_3_29.lft_op_0 <X> T_3_29.lc_trk_g0_0
 (17 1)  (143 465)  (143 465)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (147 465)  (147 465)  routing T_3_29.sp4_r_v_b_32 <X> T_3_29.lc_trk_g0_3
 (26 1)  (152 465)  (152 465)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 465)  (153 465)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 465)  (155 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (163 465)  (163 465)  LC_0 Logic Functioning bit
 (39 1)  (165 465)  (165 465)  LC_0 Logic Functioning bit
 (41 1)  (167 465)  (167 465)  LC_0 Logic Functioning bit
 (43 1)  (169 465)  (169 465)  LC_0 Logic Functioning bit
 (0 2)  (126 466)  (126 466)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (2 2)  (128 466)  (128 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (132 466)  (132 466)  routing T_3_29.sp4_v_b_9 <X> T_3_29.sp4_v_t_37
 (14 2)  (140 466)  (140 466)  routing T_3_29.wire_logic_cluster/lc_4/out <X> T_3_29.lc_trk_g0_4
 (22 2)  (148 466)  (148 466)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (149 466)  (149 466)  routing T_3_29.sp12_h_r_23 <X> T_3_29.lc_trk_g0_7
 (26 2)  (152 466)  (152 466)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 466)  (153 466)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 466)  (154 466)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 466)  (155 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 466)  (157 466)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 466)  (158 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 466)  (160 466)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 466)  (162 466)  LC_1 Logic Functioning bit
 (38 2)  (164 466)  (164 466)  LC_1 Logic Functioning bit
 (45 2)  (171 466)  (171 466)  LC_1 Logic Functioning bit
 (46 2)  (172 466)  (172 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (126 467)  (126 467)  routing T_3_29.glb_netwk_3 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (4 3)  (130 467)  (130 467)  routing T_3_29.sp4_h_r_4 <X> T_3_29.sp4_h_l_37
 (5 3)  (131 467)  (131 467)  routing T_3_29.sp4_v_b_9 <X> T_3_29.sp4_v_t_37
 (6 3)  (132 467)  (132 467)  routing T_3_29.sp4_h_r_4 <X> T_3_29.sp4_h_l_37
 (17 3)  (143 467)  (143 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (147 467)  (147 467)  routing T_3_29.sp12_h_r_23 <X> T_3_29.lc_trk_g0_7
 (22 3)  (148 467)  (148 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (149 467)  (149 467)  routing T_3_29.sp4_h_r_6 <X> T_3_29.lc_trk_g0_6
 (24 3)  (150 467)  (150 467)  routing T_3_29.sp4_h_r_6 <X> T_3_29.lc_trk_g0_6
 (25 3)  (151 467)  (151 467)  routing T_3_29.sp4_h_r_6 <X> T_3_29.lc_trk_g0_6
 (27 3)  (153 467)  (153 467)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 467)  (154 467)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 467)  (155 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 467)  (162 467)  LC_1 Logic Functioning bit
 (37 3)  (163 467)  (163 467)  LC_1 Logic Functioning bit
 (38 3)  (164 467)  (164 467)  LC_1 Logic Functioning bit
 (39 3)  (165 467)  (165 467)  LC_1 Logic Functioning bit
 (41 3)  (167 467)  (167 467)  LC_1 Logic Functioning bit
 (43 3)  (169 467)  (169 467)  LC_1 Logic Functioning bit
 (4 4)  (130 468)  (130 468)  routing T_3_29.sp4_v_t_38 <X> T_3_29.sp4_v_b_3
 (14 4)  (140 468)  (140 468)  routing T_3_29.wire_logic_cluster/lc_0/out <X> T_3_29.lc_trk_g1_0
 (17 4)  (143 468)  (143 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (147 468)  (147 468)  routing T_3_29.wire_logic_cluster/lc_3/out <X> T_3_29.lc_trk_g1_3
 (22 4)  (148 468)  (148 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (155 468)  (155 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 468)  (158 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 468)  (160 468)  routing T_3_29.lc_trk_g1_2 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 468)  (163 468)  LC_2 Logic Functioning bit
 (39 4)  (165 468)  (165 468)  LC_2 Logic Functioning bit
 (45 4)  (171 468)  (171 468)  LC_2 Logic Functioning bit
 (47 4)  (173 468)  (173 468)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (179 468)  (179 468)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (143 469)  (143 469)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (148 469)  (148 469)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (149 469)  (149 469)  routing T_3_29.sp12_h_r_10 <X> T_3_29.lc_trk_g1_2
 (30 5)  (156 469)  (156 469)  routing T_3_29.lc_trk_g0_3 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 469)  (157 469)  routing T_3_29.lc_trk_g1_2 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (37 5)  (163 469)  (163 469)  LC_2 Logic Functioning bit
 (39 5)  (165 469)  (165 469)  LC_2 Logic Functioning bit
 (53 5)  (179 469)  (179 469)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (141 470)  (141 470)  routing T_3_29.sp4_h_r_5 <X> T_3_29.lc_trk_g1_5
 (16 6)  (142 470)  (142 470)  routing T_3_29.sp4_h_r_5 <X> T_3_29.lc_trk_g1_5
 (17 6)  (143 470)  (143 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (147 470)  (147 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (22 6)  (148 470)  (148 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (149 470)  (149 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (24 6)  (150 470)  (150 470)  routing T_3_29.sp4_h_l_2 <X> T_3_29.lc_trk_g1_7
 (26 6)  (152 470)  (152 470)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 470)  (155 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 470)  (156 470)  routing T_3_29.lc_trk_g0_6 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 470)  (158 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 470)  (160 470)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 470)  (162 470)  LC_3 Logic Functioning bit
 (37 6)  (163 470)  (163 470)  LC_3 Logic Functioning bit
 (38 6)  (164 470)  (164 470)  LC_3 Logic Functioning bit
 (39 6)  (165 470)  (165 470)  LC_3 Logic Functioning bit
 (41 6)  (167 470)  (167 470)  LC_3 Logic Functioning bit
 (43 6)  (169 470)  (169 470)  LC_3 Logic Functioning bit
 (45 6)  (171 470)  (171 470)  LC_3 Logic Functioning bit
 (15 7)  (141 471)  (141 471)  routing T_3_29.sp4_v_t_9 <X> T_3_29.lc_trk_g1_4
 (16 7)  (142 471)  (142 471)  routing T_3_29.sp4_v_t_9 <X> T_3_29.lc_trk_g1_4
 (17 7)  (143 471)  (143 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (144 471)  (144 471)  routing T_3_29.sp4_h_r_5 <X> T_3_29.lc_trk_g1_5
 (22 7)  (148 471)  (148 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (149 471)  (149 471)  routing T_3_29.sp4_h_r_6 <X> T_3_29.lc_trk_g1_6
 (24 7)  (150 471)  (150 471)  routing T_3_29.sp4_h_r_6 <X> T_3_29.lc_trk_g1_6
 (25 7)  (151 471)  (151 471)  routing T_3_29.sp4_h_r_6 <X> T_3_29.lc_trk_g1_6
 (27 7)  (153 471)  (153 471)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 471)  (154 471)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 471)  (155 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 471)  (156 471)  routing T_3_29.lc_trk_g0_6 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 471)  (157 471)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 471)  (162 471)  LC_3 Logic Functioning bit
 (38 7)  (164 471)  (164 471)  LC_3 Logic Functioning bit
 (12 8)  (138 472)  (138 472)  routing T_3_29.sp4_v_b_8 <X> T_3_29.sp4_h_r_8
 (26 8)  (152 472)  (152 472)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 472)  (153 472)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 472)  (155 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 472)  (156 472)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 472)  (157 472)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 472)  (158 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 472)  (159 472)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 472)  (160 472)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 472)  (162 472)  LC_4 Logic Functioning bit
 (38 8)  (164 472)  (164 472)  LC_4 Logic Functioning bit
 (41 8)  (167 472)  (167 472)  LC_4 Logic Functioning bit
 (43 8)  (169 472)  (169 472)  LC_4 Logic Functioning bit
 (45 8)  (171 472)  (171 472)  LC_4 Logic Functioning bit
 (11 9)  (137 473)  (137 473)  routing T_3_29.sp4_v_b_8 <X> T_3_29.sp4_h_r_8
 (22 9)  (148 473)  (148 473)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (149 473)  (149 473)  routing T_3_29.sp12_v_t_9 <X> T_3_29.lc_trk_g2_2
 (29 9)  (155 473)  (155 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 473)  (156 473)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (36 9)  (162 473)  (162 473)  LC_4 Logic Functioning bit
 (38 9)  (164 473)  (164 473)  LC_4 Logic Functioning bit
 (40 9)  (166 473)  (166 473)  LC_4 Logic Functioning bit
 (42 9)  (168 473)  (168 473)  LC_4 Logic Functioning bit
 (14 10)  (140 474)  (140 474)  routing T_3_29.bnl_op_4 <X> T_3_29.lc_trk_g2_4
 (21 10)  (147 474)  (147 474)  routing T_3_29.sp4_v_t_18 <X> T_3_29.lc_trk_g2_7
 (22 10)  (148 474)  (148 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (149 474)  (149 474)  routing T_3_29.sp4_v_t_18 <X> T_3_29.lc_trk_g2_7
 (29 10)  (155 474)  (155 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 474)  (157 474)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 474)  (158 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 474)  (159 474)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 474)  (161 474)  routing T_3_29.lc_trk_g0_7 <X> T_3_29.input_2_5
 (43 10)  (169 474)  (169 474)  LC_5 Logic Functioning bit
 (46 10)  (172 474)  (172 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (9 11)  (135 475)  (135 475)  routing T_3_29.sp4_v_b_7 <X> T_3_29.sp4_v_t_42
 (14 11)  (140 475)  (140 475)  routing T_3_29.bnl_op_4 <X> T_3_29.lc_trk_g2_4
 (17 11)  (143 475)  (143 475)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (153 475)  (153 475)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 475)  (154 475)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 475)  (155 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 475)  (158 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (161 475)  (161 475)  routing T_3_29.lc_trk_g0_7 <X> T_3_29.input_2_5
 (36 11)  (162 475)  (162 475)  LC_5 Logic Functioning bit
 (38 11)  (164 475)  (164 475)  LC_5 Logic Functioning bit
 (41 11)  (167 475)  (167 475)  LC_5 Logic Functioning bit
 (42 11)  (168 475)  (168 475)  LC_5 Logic Functioning bit
 (43 11)  (169 475)  (169 475)  LC_5 Logic Functioning bit
 (5 12)  (131 476)  (131 476)  routing T_3_29.sp4_v_t_44 <X> T_3_29.sp4_h_r_9
 (17 12)  (143 476)  (143 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 476)  (144 476)  routing T_3_29.wire_logic_cluster/lc_1/out <X> T_3_29.lc_trk_g3_1
 (25 12)  (151 476)  (151 476)  routing T_3_29.sp12_v_t_1 <X> T_3_29.lc_trk_g3_2
 (27 12)  (153 476)  (153 476)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 476)  (155 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 476)  (156 476)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 476)  (158 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 476)  (159 476)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 476)  (160 476)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 476)  (161 476)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.input_2_6
 (36 12)  (162 476)  (162 476)  LC_6 Logic Functioning bit
 (38 12)  (164 476)  (164 476)  LC_6 Logic Functioning bit
 (41 12)  (167 476)  (167 476)  LC_6 Logic Functioning bit
 (14 13)  (140 477)  (140 477)  routing T_3_29.sp4_r_v_b_40 <X> T_3_29.lc_trk_g3_0
 (17 13)  (143 477)  (143 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (148 477)  (148 477)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (150 477)  (150 477)  routing T_3_29.sp12_v_t_1 <X> T_3_29.lc_trk_g3_2
 (25 13)  (151 477)  (151 477)  routing T_3_29.sp12_v_t_1 <X> T_3_29.lc_trk_g3_2
 (26 13)  (152 477)  (152 477)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 477)  (154 477)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 477)  (155 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 477)  (157 477)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 477)  (158 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (159 477)  (159 477)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.input_2_6
 (34 13)  (160 477)  (160 477)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.input_2_6
 (35 13)  (161 477)  (161 477)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.input_2_6
 (36 13)  (162 477)  (162 477)  LC_6 Logic Functioning bit
 (37 13)  (163 477)  (163 477)  LC_6 Logic Functioning bit
 (38 13)  (164 477)  (164 477)  LC_6 Logic Functioning bit
 (41 13)  (167 477)  (167 477)  LC_6 Logic Functioning bit
 (42 13)  (168 477)  (168 477)  LC_6 Logic Functioning bit
 (10 14)  (136 478)  (136 478)  routing T_3_29.sp4_v_b_5 <X> T_3_29.sp4_h_l_47
 (14 14)  (140 478)  (140 478)  routing T_3_29.sp4_v_b_36 <X> T_3_29.lc_trk_g3_4
 (21 14)  (147 478)  (147 478)  routing T_3_29.sp4_v_t_18 <X> T_3_29.lc_trk_g3_7
 (22 14)  (148 478)  (148 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (149 478)  (149 478)  routing T_3_29.sp4_v_t_18 <X> T_3_29.lc_trk_g3_7
 (26 14)  (152 478)  (152 478)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 478)  (155 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 478)  (156 478)  routing T_3_29.lc_trk_g0_4 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 478)  (158 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 478)  (160 478)  routing T_3_29.lc_trk_g1_1 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 478)  (162 478)  LC_7 Logic Functioning bit
 (37 14)  (163 478)  (163 478)  LC_7 Logic Functioning bit
 (43 14)  (169 478)  (169 478)  LC_7 Logic Functioning bit
 (50 14)  (176 478)  (176 478)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (140 479)  (140 479)  routing T_3_29.sp4_v_b_36 <X> T_3_29.lc_trk_g3_4
 (16 15)  (142 479)  (142 479)  routing T_3_29.sp4_v_b_36 <X> T_3_29.lc_trk_g3_4
 (17 15)  (143 479)  (143 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (152 479)  (152 479)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 479)  (154 479)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 479)  (155 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 479)  (162 479)  LC_7 Logic Functioning bit
 (37 15)  (163 479)  (163 479)  LC_7 Logic Functioning bit
 (38 15)  (164 479)  (164 479)  LC_7 Logic Functioning bit
 (41 15)  (167 479)  (167 479)  LC_7 Logic Functioning bit
 (42 15)  (168 479)  (168 479)  LC_7 Logic Functioning bit


LogicTile_4_29

 (6 0)  (186 464)  (186 464)  routing T_4_29.sp4_h_r_7 <X> T_4_29.sp4_v_b_0
 (13 0)  (193 464)  (193 464)  routing T_4_29.sp4_h_l_39 <X> T_4_29.sp4_v_b_2
 (21 0)  (201 464)  (201 464)  routing T_4_29.wire_logic_cluster/lc_3/out <X> T_4_29.lc_trk_g0_3
 (22 0)  (202 464)  (202 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (208 464)  (208 464)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 464)  (209 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 464)  (210 464)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 464)  (212 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 464)  (213 464)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 464)  (217 464)  LC_0 Logic Functioning bit
 (39 0)  (219 464)  (219 464)  LC_0 Logic Functioning bit
 (41 0)  (221 464)  (221 464)  LC_0 Logic Functioning bit
 (43 0)  (223 464)  (223 464)  LC_0 Logic Functioning bit
 (12 1)  (192 465)  (192 465)  routing T_4_29.sp4_h_l_39 <X> T_4_29.sp4_v_b_2
 (14 1)  (194 465)  (194 465)  routing T_4_29.sp4_h_r_0 <X> T_4_29.lc_trk_g0_0
 (15 1)  (195 465)  (195 465)  routing T_4_29.sp4_h_r_0 <X> T_4_29.lc_trk_g0_0
 (16 1)  (196 465)  (196 465)  routing T_4_29.sp4_h_r_0 <X> T_4_29.lc_trk_g0_0
 (17 1)  (197 465)  (197 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (30 1)  (210 465)  (210 465)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 465)  (211 465)  routing T_4_29.lc_trk_g2_3 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 465)  (217 465)  LC_0 Logic Functioning bit
 (39 1)  (219 465)  (219 465)  LC_0 Logic Functioning bit
 (41 1)  (221 465)  (221 465)  LC_0 Logic Functioning bit
 (43 1)  (223 465)  (223 465)  LC_0 Logic Functioning bit
 (0 2)  (180 466)  (180 466)  routing T_4_29.glb_netwk_3 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (2 2)  (182 466)  (182 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (192 466)  (192 466)  routing T_4_29.sp4_h_r_11 <X> T_4_29.sp4_h_l_39
 (17 2)  (197 466)  (197 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (202 466)  (202 466)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (204 466)  (204 466)  routing T_4_29.bot_op_7 <X> T_4_29.lc_trk_g0_7
 (26 2)  (206 466)  (206 466)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (29 2)  (209 466)  (209 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 466)  (210 466)  routing T_4_29.lc_trk_g0_4 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 466)  (212 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 466)  (214 466)  routing T_4_29.lc_trk_g1_3 <X> T_4_29.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 466)  (218 466)  LC_1 Logic Functioning bit
 (39 2)  (219 466)  (219 466)  LC_1 Logic Functioning bit
 (42 2)  (222 466)  (222 466)  LC_1 Logic Functioning bit
 (43 2)  (223 466)  (223 466)  LC_1 Logic Functioning bit
 (45 2)  (225 466)  (225 466)  LC_1 Logic Functioning bit
 (50 2)  (230 466)  (230 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 467)  (180 467)  routing T_4_29.glb_netwk_3 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (3 3)  (183 467)  (183 467)  routing T_4_29.sp12_v_b_0 <X> T_4_29.sp12_h_l_23
 (8 3)  (188 467)  (188 467)  routing T_4_29.sp4_h_l_36 <X> T_4_29.sp4_v_t_36
 (13 3)  (193 467)  (193 467)  routing T_4_29.sp4_h_r_11 <X> T_4_29.sp4_h_l_39
 (14 3)  (194 467)  (194 467)  routing T_4_29.sp4_h_r_4 <X> T_4_29.lc_trk_g0_4
 (15 3)  (195 467)  (195 467)  routing T_4_29.sp4_h_r_4 <X> T_4_29.lc_trk_g0_4
 (16 3)  (196 467)  (196 467)  routing T_4_29.sp4_h_r_4 <X> T_4_29.lc_trk_g0_4
 (17 3)  (197 467)  (197 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (198 467)  (198 467)  routing T_4_29.sp4_r_v_b_29 <X> T_4_29.lc_trk_g0_5
 (26 3)  (206 467)  (206 467)  routing T_4_29.lc_trk_g0_7 <X> T_4_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 467)  (209 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 467)  (211 467)  routing T_4_29.lc_trk_g1_3 <X> T_4_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 467)  (216 467)  LC_1 Logic Functioning bit
 (37 3)  (217 467)  (217 467)  LC_1 Logic Functioning bit
 (40 3)  (220 467)  (220 467)  LC_1 Logic Functioning bit
 (41 3)  (221 467)  (221 467)  LC_1 Logic Functioning bit
 (48 3)  (228 467)  (228 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (180 468)  (180 468)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_7/cen
 (1 4)  (181 468)  (181 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (185 468)  (185 468)  routing T_4_29.sp4_v_t_38 <X> T_4_29.sp4_h_r_3
 (14 4)  (194 468)  (194 468)  routing T_4_29.sp4_h_r_8 <X> T_4_29.lc_trk_g1_0
 (15 4)  (195 468)  (195 468)  routing T_4_29.sp4_v_b_17 <X> T_4_29.lc_trk_g1_1
 (16 4)  (196 468)  (196 468)  routing T_4_29.sp4_v_b_17 <X> T_4_29.lc_trk_g1_1
 (17 4)  (197 468)  (197 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (202 468)  (202 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (203 468)  (203 468)  routing T_4_29.sp4_v_b_19 <X> T_4_29.lc_trk_g1_3
 (24 4)  (204 468)  (204 468)  routing T_4_29.sp4_v_b_19 <X> T_4_29.lc_trk_g1_3
 (29 4)  (209 468)  (209 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 468)  (210 468)  routing T_4_29.lc_trk_g0_5 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 468)  (212 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 468)  (214 468)  routing T_4_29.lc_trk_g1_0 <X> T_4_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 468)  (217 468)  LC_2 Logic Functioning bit
 (39 4)  (219 468)  (219 468)  LC_2 Logic Functioning bit
 (41 4)  (221 468)  (221 468)  LC_2 Logic Functioning bit
 (43 4)  (223 468)  (223 468)  LC_2 Logic Functioning bit
 (1 5)  (181 469)  (181 469)  routing T_4_29.lc_trk_g2_2 <X> T_4_29.wire_logic_cluster/lc_7/cen
 (10 5)  (190 469)  (190 469)  routing T_4_29.sp4_h_r_11 <X> T_4_29.sp4_v_b_4
 (12 5)  (192 469)  (192 469)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_v_b_5
 (15 5)  (195 469)  (195 469)  routing T_4_29.sp4_h_r_8 <X> T_4_29.lc_trk_g1_0
 (16 5)  (196 469)  (196 469)  routing T_4_29.sp4_h_r_8 <X> T_4_29.lc_trk_g1_0
 (17 5)  (197 469)  (197 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (202 469)  (202 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (37 5)  (217 469)  (217 469)  LC_2 Logic Functioning bit
 (39 5)  (219 469)  (219 469)  LC_2 Logic Functioning bit
 (41 5)  (221 469)  (221 469)  LC_2 Logic Functioning bit
 (43 5)  (223 469)  (223 469)  LC_2 Logic Functioning bit
 (46 5)  (226 469)  (226 469)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (194 470)  (194 470)  routing T_4_29.wire_logic_cluster/lc_4/out <X> T_4_29.lc_trk_g1_4
 (15 6)  (195 470)  (195 470)  routing T_4_29.sp4_h_r_13 <X> T_4_29.lc_trk_g1_5
 (16 6)  (196 470)  (196 470)  routing T_4_29.sp4_h_r_13 <X> T_4_29.lc_trk_g1_5
 (17 6)  (197 470)  (197 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (198 470)  (198 470)  routing T_4_29.sp4_h_r_13 <X> T_4_29.lc_trk_g1_5
 (21 6)  (201 470)  (201 470)  routing T_4_29.sp12_h_l_4 <X> T_4_29.lc_trk_g1_7
 (22 6)  (202 470)  (202 470)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (204 470)  (204 470)  routing T_4_29.sp12_h_l_4 <X> T_4_29.lc_trk_g1_7
 (26 6)  (206 470)  (206 470)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (208 470)  (208 470)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 470)  (209 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 470)  (210 470)  routing T_4_29.lc_trk_g2_4 <X> T_4_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 470)  (211 470)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 470)  (212 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 470)  (214 470)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (38 6)  (218 470)  (218 470)  LC_3 Logic Functioning bit
 (39 6)  (219 470)  (219 470)  LC_3 Logic Functioning bit
 (42 6)  (222 470)  (222 470)  LC_3 Logic Functioning bit
 (43 6)  (223 470)  (223 470)  LC_3 Logic Functioning bit
 (50 6)  (230 470)  (230 470)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (197 471)  (197 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (201 471)  (201 471)  routing T_4_29.sp12_h_l_4 <X> T_4_29.lc_trk_g1_7
 (27 7)  (207 471)  (207 471)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 471)  (209 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 471)  (211 471)  routing T_4_29.lc_trk_g1_7 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 471)  (216 471)  LC_3 Logic Functioning bit
 (37 7)  (217 471)  (217 471)  LC_3 Logic Functioning bit
 (40 7)  (220 471)  (220 471)  LC_3 Logic Functioning bit
 (41 7)  (221 471)  (221 471)  LC_3 Logic Functioning bit
 (5 8)  (185 472)  (185 472)  routing T_4_29.sp4_v_t_43 <X> T_4_29.sp4_h_r_6
 (21 8)  (201 472)  (201 472)  routing T_4_29.sp4_h_r_35 <X> T_4_29.lc_trk_g2_3
 (22 8)  (202 472)  (202 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (203 472)  (203 472)  routing T_4_29.sp4_h_r_35 <X> T_4_29.lc_trk_g2_3
 (24 8)  (204 472)  (204 472)  routing T_4_29.sp4_h_r_35 <X> T_4_29.lc_trk_g2_3
 (25 8)  (205 472)  (205 472)  routing T_4_29.sp4_v_b_26 <X> T_4_29.lc_trk_g2_2
 (27 8)  (207 472)  (207 472)  routing T_4_29.lc_trk_g3_0 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 472)  (208 472)  routing T_4_29.lc_trk_g3_0 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 472)  (209 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 472)  (212 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 472)  (214 472)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 472)  (215 472)  routing T_4_29.lc_trk_g1_5 <X> T_4_29.input_2_4
 (38 8)  (218 472)  (218 472)  LC_4 Logic Functioning bit
 (39 8)  (219 472)  (219 472)  LC_4 Logic Functioning bit
 (42 8)  (222 472)  (222 472)  LC_4 Logic Functioning bit
 (43 8)  (223 472)  (223 472)  LC_4 Logic Functioning bit
 (22 9)  (202 473)  (202 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (203 473)  (203 473)  routing T_4_29.sp4_v_b_26 <X> T_4_29.lc_trk_g2_2
 (29 9)  (209 473)  (209 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 473)  (211 473)  routing T_4_29.lc_trk_g1_2 <X> T_4_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 473)  (212 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (214 473)  (214 473)  routing T_4_29.lc_trk_g1_5 <X> T_4_29.input_2_4
 (36 9)  (216 473)  (216 473)  LC_4 Logic Functioning bit
 (37 9)  (217 473)  (217 473)  LC_4 Logic Functioning bit
 (40 9)  (220 473)  (220 473)  LC_4 Logic Functioning bit
 (41 9)  (221 473)  (221 473)  LC_4 Logic Functioning bit
 (53 9)  (233 473)  (233 473)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (192 474)  (192 474)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_h_l_45
 (22 10)  (202 474)  (202 474)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (203 474)  (203 474)  routing T_4_29.sp12_v_t_12 <X> T_4_29.lc_trk_g2_7
 (27 10)  (207 474)  (207 474)  routing T_4_29.lc_trk_g1_3 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 474)  (209 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 474)  (212 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 474)  (213 474)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 474)  (214 474)  routing T_4_29.lc_trk_g3_1 <X> T_4_29.wire_logic_cluster/lc_5/in_3
 (37 10)  (217 474)  (217 474)  LC_5 Logic Functioning bit
 (39 10)  (219 474)  (219 474)  LC_5 Logic Functioning bit
 (41 10)  (221 474)  (221 474)  LC_5 Logic Functioning bit
 (43 10)  (223 474)  (223 474)  LC_5 Logic Functioning bit
 (13 11)  (193 475)  (193 475)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_h_l_45
 (16 11)  (196 475)  (196 475)  routing T_4_29.sp12_v_b_12 <X> T_4_29.lc_trk_g2_4
 (17 11)  (197 475)  (197 475)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (30 11)  (210 475)  (210 475)  routing T_4_29.lc_trk_g1_3 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (37 11)  (217 475)  (217 475)  LC_5 Logic Functioning bit
 (39 11)  (219 475)  (219 475)  LC_5 Logic Functioning bit
 (41 11)  (221 475)  (221 475)  LC_5 Logic Functioning bit
 (43 11)  (223 475)  (223 475)  LC_5 Logic Functioning bit
 (5 12)  (185 476)  (185 476)  routing T_4_29.sp4_v_t_44 <X> T_4_29.sp4_h_r_9
 (9 12)  (189 476)  (189 476)  routing T_4_29.sp4_v_t_47 <X> T_4_29.sp4_h_r_10
 (15 12)  (195 476)  (195 476)  routing T_4_29.sp4_h_r_33 <X> T_4_29.lc_trk_g3_1
 (16 12)  (196 476)  (196 476)  routing T_4_29.sp4_h_r_33 <X> T_4_29.lc_trk_g3_1
 (17 12)  (197 476)  (197 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 476)  (198 476)  routing T_4_29.sp4_h_r_33 <X> T_4_29.lc_trk_g3_1
 (25 12)  (205 476)  (205 476)  routing T_4_29.sp4_h_r_42 <X> T_4_29.lc_trk_g3_2
 (26 12)  (206 476)  (206 476)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 476)  (207 476)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 476)  (208 476)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 476)  (209 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 476)  (212 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (218 476)  (218 476)  LC_6 Logic Functioning bit
 (39 12)  (219 476)  (219 476)  LC_6 Logic Functioning bit
 (42 12)  (222 476)  (222 476)  LC_6 Logic Functioning bit
 (43 12)  (223 476)  (223 476)  LC_6 Logic Functioning bit
 (45 12)  (225 476)  (225 476)  LC_6 Logic Functioning bit
 (50 12)  (230 476)  (230 476)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (197 477)  (197 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (202 477)  (202 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (203 477)  (203 477)  routing T_4_29.sp4_h_r_42 <X> T_4_29.lc_trk_g3_2
 (24 13)  (204 477)  (204 477)  routing T_4_29.sp4_h_r_42 <X> T_4_29.lc_trk_g3_2
 (25 13)  (205 477)  (205 477)  routing T_4_29.sp4_h_r_42 <X> T_4_29.lc_trk_g3_2
 (27 13)  (207 477)  (207 477)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 477)  (208 477)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 477)  (209 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 477)  (210 477)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 477)  (211 477)  routing T_4_29.lc_trk_g0_3 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 477)  (216 477)  LC_6 Logic Functioning bit
 (37 13)  (217 477)  (217 477)  LC_6 Logic Functioning bit
 (40 13)  (220 477)  (220 477)  LC_6 Logic Functioning bit
 (41 13)  (221 477)  (221 477)  LC_6 Logic Functioning bit
 (47 13)  (227 477)  (227 477)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (11 14)  (191 478)  (191 478)  routing T_4_29.sp4_v_b_3 <X> T_4_29.sp4_v_t_46
 (13 14)  (193 478)  (193 478)  routing T_4_29.sp4_v_b_3 <X> T_4_29.sp4_v_t_46
 (15 14)  (195 478)  (195 478)  routing T_4_29.sp4_h_l_16 <X> T_4_29.lc_trk_g3_5
 (16 14)  (196 478)  (196 478)  routing T_4_29.sp4_h_l_16 <X> T_4_29.lc_trk_g3_5
 (17 14)  (197 478)  (197 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (207 478)  (207 478)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 478)  (208 478)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 478)  (209 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 478)  (210 478)  routing T_4_29.lc_trk_g3_5 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 478)  (212 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 478)  (214 478)  routing T_4_29.lc_trk_g1_1 <X> T_4_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 478)  (216 478)  LC_7 Logic Functioning bit
 (37 14)  (217 478)  (217 478)  LC_7 Logic Functioning bit
 (38 14)  (218 478)  (218 478)  LC_7 Logic Functioning bit
 (39 14)  (219 478)  (219 478)  LC_7 Logic Functioning bit
 (45 14)  (225 478)  (225 478)  LC_7 Logic Functioning bit
 (47 14)  (227 478)  (227 478)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (198 479)  (198 479)  routing T_4_29.sp4_h_l_16 <X> T_4_29.lc_trk_g3_5
 (26 15)  (206 479)  (206 479)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 479)  (207 479)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 479)  (208 479)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 479)  (209 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (40 15)  (220 479)  (220 479)  LC_7 Logic Functioning bit
 (41 15)  (221 479)  (221 479)  LC_7 Logic Functioning bit
 (42 15)  (222 479)  (222 479)  LC_7 Logic Functioning bit
 (43 15)  (223 479)  (223 479)  LC_7 Logic Functioning bit


LogicTile_5_29

 (6 0)  (240 464)  (240 464)  routing T_5_29.sp4_v_t_44 <X> T_5_29.sp4_v_b_0
 (27 0)  (261 464)  (261 464)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 464)  (263 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 464)  (266 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 464)  (270 464)  LC_0 Logic Functioning bit
 (39 0)  (273 464)  (273 464)  LC_0 Logic Functioning bit
 (41 0)  (275 464)  (275 464)  LC_0 Logic Functioning bit
 (42 0)  (276 464)  (276 464)  LC_0 Logic Functioning bit
 (44 0)  (278 464)  (278 464)  LC_0 Logic Functioning bit
 (45 0)  (279 464)  (279 464)  LC_0 Logic Functioning bit
 (46 0)  (280 464)  (280 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (287 464)  (287 464)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (239 465)  (239 465)  routing T_5_29.sp4_v_t_44 <X> T_5_29.sp4_v_b_0
 (9 1)  (243 465)  (243 465)  routing T_5_29.sp4_v_t_36 <X> T_5_29.sp4_v_b_1
 (36 1)  (270 465)  (270 465)  LC_0 Logic Functioning bit
 (39 1)  (273 465)  (273 465)  LC_0 Logic Functioning bit
 (41 1)  (275 465)  (275 465)  LC_0 Logic Functioning bit
 (42 1)  (276 465)  (276 465)  LC_0 Logic Functioning bit
 (50 1)  (284 465)  (284 465)  Carry_In_Mux bit 

 (0 2)  (234 466)  (234 466)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (2 2)  (236 466)  (236 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (261 466)  (261 466)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 466)  (262 466)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 466)  (263 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 466)  (266 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 466)  (270 466)  LC_1 Logic Functioning bit
 (39 2)  (273 466)  (273 466)  LC_1 Logic Functioning bit
 (41 2)  (275 466)  (275 466)  LC_1 Logic Functioning bit
 (42 2)  (276 466)  (276 466)  LC_1 Logic Functioning bit
 (44 2)  (278 466)  (278 466)  LC_1 Logic Functioning bit
 (45 2)  (279 466)  (279 466)  LC_1 Logic Functioning bit
 (46 2)  (280 466)  (280 466)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (281 466)  (281 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (234 467)  (234 467)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (36 3)  (270 467)  (270 467)  LC_1 Logic Functioning bit
 (39 3)  (273 467)  (273 467)  LC_1 Logic Functioning bit
 (41 3)  (275 467)  (275 467)  LC_1 Logic Functioning bit
 (42 3)  (276 467)  (276 467)  LC_1 Logic Functioning bit
 (51 3)  (285 467)  (285 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (238 468)  (238 468)  routing T_5_29.sp4_v_t_38 <X> T_5_29.sp4_v_b_3
 (14 4)  (248 468)  (248 468)  routing T_5_29.sp4_h_l_5 <X> T_5_29.lc_trk_g1_0
 (21 4)  (255 468)  (255 468)  routing T_5_29.wire_logic_cluster/lc_3/out <X> T_5_29.lc_trk_g1_3
 (22 4)  (256 468)  (256 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 468)  (259 468)  routing T_5_29.wire_logic_cluster/lc_2/out <X> T_5_29.lc_trk_g1_2
 (27 4)  (261 468)  (261 468)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 468)  (263 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 468)  (266 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 468)  (270 468)  LC_2 Logic Functioning bit
 (39 4)  (273 468)  (273 468)  LC_2 Logic Functioning bit
 (41 4)  (275 468)  (275 468)  LC_2 Logic Functioning bit
 (42 4)  (276 468)  (276 468)  LC_2 Logic Functioning bit
 (44 4)  (278 468)  (278 468)  LC_2 Logic Functioning bit
 (45 4)  (279 468)  (279 468)  LC_2 Logic Functioning bit
 (47 4)  (281 468)  (281 468)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (286 468)  (286 468)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (287 468)  (287 468)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (248 469)  (248 469)  routing T_5_29.sp4_h_l_5 <X> T_5_29.lc_trk_g1_0
 (15 5)  (249 469)  (249 469)  routing T_5_29.sp4_h_l_5 <X> T_5_29.lc_trk_g1_0
 (16 5)  (250 469)  (250 469)  routing T_5_29.sp4_h_l_5 <X> T_5_29.lc_trk_g1_0
 (17 5)  (251 469)  (251 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (19 5)  (253 469)  (253 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (256 469)  (256 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 469)  (264 469)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 469)  (270 469)  LC_2 Logic Functioning bit
 (39 5)  (273 469)  (273 469)  LC_2 Logic Functioning bit
 (41 5)  (275 469)  (275 469)  LC_2 Logic Functioning bit
 (42 5)  (276 469)  (276 469)  LC_2 Logic Functioning bit
 (17 6)  (251 470)  (251 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 470)  (252 470)  routing T_5_29.wire_logic_cluster/lc_5/out <X> T_5_29.lc_trk_g1_5
 (25 6)  (259 470)  (259 470)  routing T_5_29.wire_logic_cluster/lc_6/out <X> T_5_29.lc_trk_g1_6
 (27 6)  (261 470)  (261 470)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 470)  (263 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 470)  (266 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 470)  (270 470)  LC_3 Logic Functioning bit
 (39 6)  (273 470)  (273 470)  LC_3 Logic Functioning bit
 (41 6)  (275 470)  (275 470)  LC_3 Logic Functioning bit
 (42 6)  (276 470)  (276 470)  LC_3 Logic Functioning bit
 (44 6)  (278 470)  (278 470)  LC_3 Logic Functioning bit
 (45 6)  (279 470)  (279 470)  LC_3 Logic Functioning bit
 (46 6)  (280 470)  (280 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (287 470)  (287 470)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (245 471)  (245 471)  routing T_5_29.sp4_h_r_5 <X> T_5_29.sp4_h_l_40
 (22 7)  (256 471)  (256 471)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 471)  (264 471)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 471)  (270 471)  LC_3 Logic Functioning bit
 (39 7)  (273 471)  (273 471)  LC_3 Logic Functioning bit
 (41 7)  (275 471)  (275 471)  LC_3 Logic Functioning bit
 (42 7)  (276 471)  (276 471)  LC_3 Logic Functioning bit
 (27 8)  (261 472)  (261 472)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 472)  (262 472)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 472)  (263 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 472)  (264 472)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 472)  (266 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 472)  (270 472)  LC_4 Logic Functioning bit
 (39 8)  (273 472)  (273 472)  LC_4 Logic Functioning bit
 (41 8)  (275 472)  (275 472)  LC_4 Logic Functioning bit
 (42 8)  (276 472)  (276 472)  LC_4 Logic Functioning bit
 (44 8)  (278 472)  (278 472)  LC_4 Logic Functioning bit
 (45 8)  (279 472)  (279 472)  LC_4 Logic Functioning bit
 (47 8)  (281 472)  (281 472)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (9 9)  (243 473)  (243 473)  routing T_5_29.sp4_v_t_42 <X> T_5_29.sp4_v_b_7
 (36 9)  (270 473)  (270 473)  LC_4 Logic Functioning bit
 (39 9)  (273 473)  (273 473)  LC_4 Logic Functioning bit
 (41 9)  (275 473)  (275 473)  LC_4 Logic Functioning bit
 (42 9)  (276 473)  (276 473)  LC_4 Logic Functioning bit
 (48 9)  (282 473)  (282 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (242 474)  (242 474)  routing T_5_29.sp4_h_r_7 <X> T_5_29.sp4_h_l_42
 (27 10)  (261 474)  (261 474)  routing T_5_29.lc_trk_g1_5 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 474)  (263 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 474)  (264 474)  routing T_5_29.lc_trk_g1_5 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 474)  (266 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 474)  (270 474)  LC_5 Logic Functioning bit
 (39 10)  (273 474)  (273 474)  LC_5 Logic Functioning bit
 (41 10)  (275 474)  (275 474)  LC_5 Logic Functioning bit
 (42 10)  (276 474)  (276 474)  LC_5 Logic Functioning bit
 (44 10)  (278 474)  (278 474)  LC_5 Logic Functioning bit
 (45 10)  (279 474)  (279 474)  LC_5 Logic Functioning bit
 (36 11)  (270 475)  (270 475)  LC_5 Logic Functioning bit
 (39 11)  (273 475)  (273 475)  LC_5 Logic Functioning bit
 (41 11)  (275 475)  (275 475)  LC_5 Logic Functioning bit
 (42 11)  (276 475)  (276 475)  LC_5 Logic Functioning bit
 (46 11)  (280 475)  (280 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (286 475)  (286 475)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (238 476)  (238 476)  routing T_5_29.sp4_v_t_44 <X> T_5_29.sp4_v_b_9
 (13 12)  (247 476)  (247 476)  routing T_5_29.sp4_v_t_46 <X> T_5_29.sp4_v_b_11
 (17 12)  (251 476)  (251 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 476)  (252 476)  routing T_5_29.wire_logic_cluster/lc_1/out <X> T_5_29.lc_trk_g3_1
 (27 12)  (261 476)  (261 476)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 476)  (263 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 476)  (264 476)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 476)  (266 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 476)  (270 476)  LC_6 Logic Functioning bit
 (39 12)  (273 476)  (273 476)  LC_6 Logic Functioning bit
 (41 12)  (275 476)  (275 476)  LC_6 Logic Functioning bit
 (42 12)  (276 476)  (276 476)  LC_6 Logic Functioning bit
 (44 12)  (278 476)  (278 476)  LC_6 Logic Functioning bit
 (45 12)  (279 476)  (279 476)  LC_6 Logic Functioning bit
 (47 12)  (281 476)  (281 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (282 476)  (282 476)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (285 476)  (285 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (19 13)  (253 477)  (253 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (264 477)  (264 477)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 477)  (270 477)  LC_6 Logic Functioning bit
 (39 13)  (273 477)  (273 477)  LC_6 Logic Functioning bit
 (41 13)  (275 477)  (275 477)  LC_6 Logic Functioning bit
 (42 13)  (276 477)  (276 477)  LC_6 Logic Functioning bit
 (48 13)  (282 477)  (282 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (242 478)  (242 478)  routing T_5_29.sp4_h_r_10 <X> T_5_29.sp4_h_l_47
 (14 14)  (248 478)  (248 478)  routing T_5_29.wire_logic_cluster/lc_4/out <X> T_5_29.lc_trk_g3_4
 (21 14)  (255 478)  (255 478)  routing T_5_29.wire_logic_cluster/lc_7/out <X> T_5_29.lc_trk_g3_7
 (22 14)  (256 478)  (256 478)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (261 478)  (261 478)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 478)  (262 478)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 478)  (263 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 478)  (264 478)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 478)  (266 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 478)  (270 478)  LC_7 Logic Functioning bit
 (39 14)  (273 478)  (273 478)  LC_7 Logic Functioning bit
 (41 14)  (275 478)  (275 478)  LC_7 Logic Functioning bit
 (42 14)  (276 478)  (276 478)  LC_7 Logic Functioning bit
 (44 14)  (278 478)  (278 478)  LC_7 Logic Functioning bit
 (45 14)  (279 478)  (279 478)  LC_7 Logic Functioning bit
 (46 14)  (280 478)  (280 478)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (281 478)  (281 478)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (53 14)  (287 478)  (287 478)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (10 15)  (244 479)  (244 479)  routing T_5_29.sp4_h_l_40 <X> T_5_29.sp4_v_t_47
 (17 15)  (251 479)  (251 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 479)  (264 479)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (36 15)  (270 479)  (270 479)  LC_7 Logic Functioning bit
 (39 15)  (273 479)  (273 479)  LC_7 Logic Functioning bit
 (41 15)  (275 479)  (275 479)  LC_7 Logic Functioning bit
 (42 15)  (276 479)  (276 479)  LC_7 Logic Functioning bit
 (48 15)  (282 479)  (282 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_29

 (11 0)  (299 464)  (299 464)  routing T_6_29.sp4_v_t_43 <X> T_6_29.sp4_v_b_2
 (13 0)  (301 464)  (301 464)  routing T_6_29.sp4_v_t_43 <X> T_6_29.sp4_v_b_2
 (14 0)  (302 464)  (302 464)  routing T_6_29.wire_logic_cluster/lc_0/out <X> T_6_29.lc_trk_g0_0
 (15 0)  (303 464)  (303 464)  routing T_6_29.top_op_1 <X> T_6_29.lc_trk_g0_1
 (17 0)  (305 464)  (305 464)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (313 464)  (313 464)  routing T_6_29.sp12_h_r_2 <X> T_6_29.lc_trk_g0_2
 (28 0)  (316 464)  (316 464)  routing T_6_29.lc_trk_g2_1 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 464)  (317 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 464)  (320 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 464)  (321 464)  routing T_6_29.lc_trk_g2_3 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 464)  (323 464)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.input_2_0
 (41 0)  (329 464)  (329 464)  LC_0 Logic Functioning bit
 (45 0)  (333 464)  (333 464)  LC_0 Logic Functioning bit
 (46 0)  (334 464)  (334 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (335 464)  (335 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (305 465)  (305 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (306 465)  (306 465)  routing T_6_29.top_op_1 <X> T_6_29.lc_trk_g0_1
 (22 1)  (310 465)  (310 465)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (312 465)  (312 465)  routing T_6_29.sp12_h_r_2 <X> T_6_29.lc_trk_g0_2
 (25 1)  (313 465)  (313 465)  routing T_6_29.sp12_h_r_2 <X> T_6_29.lc_trk_g0_2
 (29 1)  (317 465)  (317 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 465)  (319 465)  routing T_6_29.lc_trk_g2_3 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 465)  (320 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (322 465)  (322 465)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.input_2_0
 (35 1)  (323 465)  (323 465)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.input_2_0
 (40 1)  (328 465)  (328 465)  LC_0 Logic Functioning bit
 (42 1)  (330 465)  (330 465)  LC_0 Logic Functioning bit
 (43 1)  (331 465)  (331 465)  LC_0 Logic Functioning bit
 (0 2)  (288 466)  (288 466)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (2 2)  (290 466)  (290 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (292 466)  (292 466)  routing T_6_29.sp4_v_b_0 <X> T_6_29.sp4_v_t_37
 (12 2)  (300 466)  (300 466)  routing T_6_29.sp4_v_t_45 <X> T_6_29.sp4_h_l_39
 (14 2)  (302 466)  (302 466)  routing T_6_29.sp4_v_t_1 <X> T_6_29.lc_trk_g0_4
 (17 2)  (305 466)  (305 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (314 466)  (314 466)  routing T_6_29.lc_trk_g0_5 <X> T_6_29.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 466)  (317 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 466)  (320 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 466)  (321 466)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 466)  (322 466)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 466)  (324 466)  LC_1 Logic Functioning bit
 (37 2)  (325 466)  (325 466)  LC_1 Logic Functioning bit
 (38 2)  (326 466)  (326 466)  LC_1 Logic Functioning bit
 (39 2)  (327 466)  (327 466)  LC_1 Logic Functioning bit
 (41 2)  (329 466)  (329 466)  LC_1 Logic Functioning bit
 (43 2)  (331 466)  (331 466)  LC_1 Logic Functioning bit
 (45 2)  (333 466)  (333 466)  LC_1 Logic Functioning bit
 (0 3)  (288 467)  (288 467)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (11 3)  (299 467)  (299 467)  routing T_6_29.sp4_v_t_45 <X> T_6_29.sp4_h_l_39
 (13 3)  (301 467)  (301 467)  routing T_6_29.sp4_v_t_45 <X> T_6_29.sp4_h_l_39
 (14 3)  (302 467)  (302 467)  routing T_6_29.sp4_v_t_1 <X> T_6_29.lc_trk_g0_4
 (16 3)  (304 467)  (304 467)  routing T_6_29.sp4_v_t_1 <X> T_6_29.lc_trk_g0_4
 (17 3)  (305 467)  (305 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (306 467)  (306 467)  routing T_6_29.sp4_r_v_b_29 <X> T_6_29.lc_trk_g0_5
 (29 3)  (317 467)  (317 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 467)  (318 467)  routing T_6_29.lc_trk_g0_2 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 467)  (324 467)  LC_1 Logic Functioning bit
 (38 3)  (326 467)  (326 467)  LC_1 Logic Functioning bit
 (52 3)  (340 467)  (340 467)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (4 4)  (292 468)  (292 468)  routing T_6_29.sp4_v_t_38 <X> T_6_29.sp4_v_b_3
 (8 4)  (296 468)  (296 468)  routing T_6_29.sp4_h_l_41 <X> T_6_29.sp4_h_r_4
 (9 5)  (297 469)  (297 469)  routing T_6_29.sp4_v_t_41 <X> T_6_29.sp4_v_b_4
 (12 6)  (300 470)  (300 470)  routing T_6_29.sp4_v_b_5 <X> T_6_29.sp4_h_l_40
 (17 6)  (305 470)  (305 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (309 470)  (309 470)  routing T_6_29.wire_logic_cluster/lc_7/out <X> T_6_29.lc_trk_g1_7
 (22 6)  (310 470)  (310 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 470)  (313 470)  routing T_6_29.sp4_h_l_11 <X> T_6_29.lc_trk_g1_6
 (28 6)  (316 470)  (316 470)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 470)  (317 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 470)  (319 470)  routing T_6_29.lc_trk_g2_4 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 470)  (320 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 470)  (321 470)  routing T_6_29.lc_trk_g2_4 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 470)  (323 470)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.input_2_3
 (37 6)  (325 470)  (325 470)  LC_3 Logic Functioning bit
 (45 6)  (333 470)  (333 470)  LC_3 Logic Functioning bit
 (46 6)  (334 470)  (334 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (310 471)  (310 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (311 471)  (311 471)  routing T_6_29.sp4_h_l_11 <X> T_6_29.lc_trk_g1_6
 (24 7)  (312 471)  (312 471)  routing T_6_29.sp4_h_l_11 <X> T_6_29.lc_trk_g1_6
 (25 7)  (313 471)  (313 471)  routing T_6_29.sp4_h_l_11 <X> T_6_29.lc_trk_g1_6
 (29 7)  (317 471)  (317 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 471)  (318 471)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 471)  (320 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (322 471)  (322 471)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.input_2_3
 (35 7)  (323 471)  (323 471)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.input_2_3
 (37 7)  (325 471)  (325 471)  LC_3 Logic Functioning bit
 (40 7)  (328 471)  (328 471)  LC_3 Logic Functioning bit
 (42 7)  (330 471)  (330 471)  LC_3 Logic Functioning bit
 (15 8)  (303 472)  (303 472)  routing T_6_29.sp4_h_r_33 <X> T_6_29.lc_trk_g2_1
 (16 8)  (304 472)  (304 472)  routing T_6_29.sp4_h_r_33 <X> T_6_29.lc_trk_g2_1
 (17 8)  (305 472)  (305 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (306 472)  (306 472)  routing T_6_29.sp4_h_r_33 <X> T_6_29.lc_trk_g2_1
 (22 8)  (310 472)  (310 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (311 472)  (311 472)  routing T_6_29.sp4_h_r_27 <X> T_6_29.lc_trk_g2_3
 (24 8)  (312 472)  (312 472)  routing T_6_29.sp4_h_r_27 <X> T_6_29.lc_trk_g2_3
 (26 8)  (314 472)  (314 472)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 472)  (315 472)  routing T_6_29.lc_trk_g3_0 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 472)  (316 472)  routing T_6_29.lc_trk_g3_0 <X> T_6_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 472)  (317 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 472)  (319 472)  routing T_6_29.lc_trk_g2_5 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 472)  (320 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 472)  (321 472)  routing T_6_29.lc_trk_g2_5 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 472)  (326 472)  LC_4 Logic Functioning bit
 (39 8)  (327 472)  (327 472)  LC_4 Logic Functioning bit
 (42 8)  (330 472)  (330 472)  LC_4 Logic Functioning bit
 (43 8)  (331 472)  (331 472)  LC_4 Logic Functioning bit
 (51 8)  (339 472)  (339 472)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (305 473)  (305 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (309 473)  (309 473)  routing T_6_29.sp4_h_r_27 <X> T_6_29.lc_trk_g2_3
 (22 9)  (310 473)  (310 473)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (312 473)  (312 473)  routing T_6_29.tnr_op_2 <X> T_6_29.lc_trk_g2_2
 (27 9)  (315 473)  (315 473)  routing T_6_29.lc_trk_g1_5 <X> T_6_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 473)  (317 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 473)  (320 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (321 473)  (321 473)  routing T_6_29.lc_trk_g2_0 <X> T_6_29.input_2_4
 (36 9)  (324 473)  (324 473)  LC_4 Logic Functioning bit
 (37 9)  (325 473)  (325 473)  LC_4 Logic Functioning bit
 (40 9)  (328 473)  (328 473)  LC_4 Logic Functioning bit
 (41 9)  (329 473)  (329 473)  LC_4 Logic Functioning bit
 (47 9)  (335 473)  (335 473)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (303 474)  (303 474)  routing T_6_29.sp4_h_r_45 <X> T_6_29.lc_trk_g2_5
 (16 10)  (304 474)  (304 474)  routing T_6_29.sp4_h_r_45 <X> T_6_29.lc_trk_g2_5
 (17 10)  (305 474)  (305 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (306 474)  (306 474)  routing T_6_29.sp4_h_r_45 <X> T_6_29.lc_trk_g2_5
 (26 10)  (314 474)  (314 474)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 474)  (317 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 474)  (318 474)  routing T_6_29.lc_trk_g0_4 <X> T_6_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 474)  (319 474)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 474)  (320 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 474)  (321 474)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 474)  (322 474)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 474)  (324 474)  LC_5 Logic Functioning bit
 (38 10)  (326 474)  (326 474)  LC_5 Logic Functioning bit
 (41 10)  (329 474)  (329 474)  LC_5 Logic Functioning bit
 (43 10)  (331 474)  (331 474)  LC_5 Logic Functioning bit
 (14 11)  (302 475)  (302 475)  routing T_6_29.sp4_r_v_b_36 <X> T_6_29.lc_trk_g2_4
 (17 11)  (305 475)  (305 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (306 475)  (306 475)  routing T_6_29.sp4_h_r_45 <X> T_6_29.lc_trk_g2_5
 (22 11)  (310 475)  (310 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (311 475)  (311 475)  routing T_6_29.sp4_h_r_30 <X> T_6_29.lc_trk_g2_6
 (24 11)  (312 475)  (312 475)  routing T_6_29.sp4_h_r_30 <X> T_6_29.lc_trk_g2_6
 (25 11)  (313 475)  (313 475)  routing T_6_29.sp4_h_r_30 <X> T_6_29.lc_trk_g2_6
 (26 11)  (314 475)  (314 475)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 475)  (315 475)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 475)  (316 475)  routing T_6_29.lc_trk_g3_6 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 475)  (317 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 475)  (319 475)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 475)  (325 475)  LC_5 Logic Functioning bit
 (39 11)  (327 475)  (327 475)  LC_5 Logic Functioning bit
 (40 11)  (328 475)  (328 475)  LC_5 Logic Functioning bit
 (41 11)  (329 475)  (329 475)  LC_5 Logic Functioning bit
 (42 11)  (330 475)  (330 475)  LC_5 Logic Functioning bit
 (43 11)  (331 475)  (331 475)  LC_5 Logic Functioning bit
 (12 12)  (300 476)  (300 476)  routing T_6_29.sp4_v_b_11 <X> T_6_29.sp4_h_r_11
 (14 12)  (302 476)  (302 476)  routing T_6_29.sp4_h_l_21 <X> T_6_29.lc_trk_g3_0
 (17 12)  (305 476)  (305 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 476)  (306 476)  routing T_6_29.wire_logic_cluster/lc_1/out <X> T_6_29.lc_trk_g3_1
 (8 13)  (296 477)  (296 477)  routing T_6_29.sp4_v_t_42 <X> T_6_29.sp4_v_b_10
 (10 13)  (298 477)  (298 477)  routing T_6_29.sp4_v_t_42 <X> T_6_29.sp4_v_b_10
 (11 13)  (299 477)  (299 477)  routing T_6_29.sp4_v_b_11 <X> T_6_29.sp4_h_r_11
 (15 13)  (303 477)  (303 477)  routing T_6_29.sp4_h_l_21 <X> T_6_29.lc_trk_g3_0
 (16 13)  (304 477)  (304 477)  routing T_6_29.sp4_h_l_21 <X> T_6_29.lc_trk_g3_0
 (17 13)  (305 477)  (305 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (5 14)  (293 478)  (293 478)  routing T_6_29.sp4_v_b_9 <X> T_6_29.sp4_h_l_44
 (14 14)  (302 478)  (302 478)  routing T_6_29.sp4_h_r_44 <X> T_6_29.lc_trk_g3_4
 (21 14)  (309 478)  (309 478)  routing T_6_29.sp4_v_t_26 <X> T_6_29.lc_trk_g3_7
 (22 14)  (310 478)  (310 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 478)  (311 478)  routing T_6_29.sp4_v_t_26 <X> T_6_29.lc_trk_g3_7
 (26 14)  (314 478)  (314 478)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_7/in_0
 (31 14)  (319 478)  (319 478)  routing T_6_29.lc_trk_g2_6 <X> T_6_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 478)  (320 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 478)  (321 478)  routing T_6_29.lc_trk_g2_6 <X> T_6_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 478)  (324 478)  LC_7 Logic Functioning bit
 (38 14)  (326 478)  (326 478)  LC_7 Logic Functioning bit
 (14 15)  (302 479)  (302 479)  routing T_6_29.sp4_h_r_44 <X> T_6_29.lc_trk_g3_4
 (15 15)  (303 479)  (303 479)  routing T_6_29.sp4_h_r_44 <X> T_6_29.lc_trk_g3_4
 (16 15)  (304 479)  (304 479)  routing T_6_29.sp4_h_r_44 <X> T_6_29.lc_trk_g3_4
 (17 15)  (305 479)  (305 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (309 479)  (309 479)  routing T_6_29.sp4_v_t_26 <X> T_6_29.lc_trk_g3_7
 (22 15)  (310 479)  (310 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (315 479)  (315 479)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 479)  (316 479)  routing T_6_29.lc_trk_g3_4 <X> T_6_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 479)  (317 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 479)  (319 479)  routing T_6_29.lc_trk_g2_6 <X> T_6_29.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 479)  (325 479)  LC_7 Logic Functioning bit
 (39 15)  (327 479)  (327 479)  LC_7 Logic Functioning bit


LogicTile_7_29

 (15 0)  (357 464)  (357 464)  routing T_7_29.sp4_h_l_4 <X> T_7_29.lc_trk_g0_1
 (16 0)  (358 464)  (358 464)  routing T_7_29.sp4_h_l_4 <X> T_7_29.lc_trk_g0_1
 (17 0)  (359 464)  (359 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (360 464)  (360 464)  routing T_7_29.sp4_h_l_4 <X> T_7_29.lc_trk_g0_1
 (26 0)  (368 464)  (368 464)  routing T_7_29.lc_trk_g0_4 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 464)  (369 464)  routing T_7_29.lc_trk_g1_4 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 464)  (371 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 464)  (372 464)  routing T_7_29.lc_trk_g1_4 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 464)  (374 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 464)  (376 464)  routing T_7_29.lc_trk_g1_0 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 464)  (377 464)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.input_2_0
 (18 1)  (360 465)  (360 465)  routing T_7_29.sp4_h_l_4 <X> T_7_29.lc_trk_g0_1
 (29 1)  (371 465)  (371 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 465)  (374 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (375 465)  (375 465)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.input_2_0
 (35 1)  (377 465)  (377 465)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.input_2_0
 (43 1)  (385 465)  (385 465)  LC_0 Logic Functioning bit
 (0 2)  (342 466)  (342 466)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (344 466)  (344 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 466)  (347 466)  routing T_7_29.sp4_v_b_0 <X> T_7_29.sp4_h_l_37
 (14 2)  (356 466)  (356 466)  routing T_7_29.wire_logic_cluster/lc_4/out <X> T_7_29.lc_trk_g0_4
 (15 2)  (357 466)  (357 466)  routing T_7_29.sp4_h_r_5 <X> T_7_29.lc_trk_g0_5
 (16 2)  (358 466)  (358 466)  routing T_7_29.sp4_h_r_5 <X> T_7_29.lc_trk_g0_5
 (17 2)  (359 466)  (359 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (368 466)  (368 466)  routing T_7_29.lc_trk_g0_5 <X> T_7_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 466)  (369 466)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 466)  (370 466)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 466)  (371 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 466)  (372 466)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 466)  (373 466)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 466)  (374 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 466)  (376 466)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (39 2)  (381 466)  (381 466)  LC_1 Logic Functioning bit
 (50 2)  (392 466)  (392 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 467)  (342 467)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (17 3)  (359 467)  (359 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (360 467)  (360 467)  routing T_7_29.sp4_h_r_5 <X> T_7_29.lc_trk_g0_5
 (29 3)  (371 467)  (371 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 467)  (372 467)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (39 3)  (381 467)  (381 467)  LC_1 Logic Functioning bit
 (40 3)  (382 467)  (382 467)  LC_1 Logic Functioning bit
 (21 4)  (363 468)  (363 468)  routing T_7_29.lft_op_3 <X> T_7_29.lc_trk_g1_3
 (22 4)  (364 468)  (364 468)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 468)  (366 468)  routing T_7_29.lft_op_3 <X> T_7_29.lc_trk_g1_3
 (25 4)  (367 468)  (367 468)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (26 4)  (368 468)  (368 468)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (32 4)  (374 468)  (374 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 468)  (375 468)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 468)  (376 468)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 468)  (378 468)  LC_2 Logic Functioning bit
 (37 4)  (379 468)  (379 468)  LC_2 Logic Functioning bit
 (38 4)  (380 468)  (380 468)  LC_2 Logic Functioning bit
 (39 4)  (381 468)  (381 468)  LC_2 Logic Functioning bit
 (41 4)  (383 468)  (383 468)  LC_2 Logic Functioning bit
 (43 4)  (385 468)  (385 468)  LC_2 Logic Functioning bit
 (14 5)  (356 469)  (356 469)  routing T_7_29.top_op_0 <X> T_7_29.lc_trk_g1_0
 (15 5)  (357 469)  (357 469)  routing T_7_29.top_op_0 <X> T_7_29.lc_trk_g1_0
 (17 5)  (359 469)  (359 469)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (364 469)  (364 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (365 469)  (365 469)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (24 5)  (366 469)  (366 469)  routing T_7_29.sp4_h_r_10 <X> T_7_29.lc_trk_g1_2
 (26 5)  (368 469)  (368 469)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 469)  (369 469)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 469)  (370 469)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 469)  (371 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 469)  (378 469)  LC_2 Logic Functioning bit
 (37 5)  (379 469)  (379 469)  LC_2 Logic Functioning bit
 (38 5)  (380 469)  (380 469)  LC_2 Logic Functioning bit
 (39 5)  (381 469)  (381 469)  LC_2 Logic Functioning bit
 (40 5)  (382 469)  (382 469)  LC_2 Logic Functioning bit
 (42 5)  (384 469)  (384 469)  LC_2 Logic Functioning bit
 (51 5)  (393 469)  (393 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (352 470)  (352 470)  routing T_7_29.sp4_v_b_11 <X> T_7_29.sp4_h_l_41
 (15 6)  (357 470)  (357 470)  routing T_7_29.top_op_5 <X> T_7_29.lc_trk_g1_5
 (17 6)  (359 470)  (359 470)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (368 470)  (368 470)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 470)  (369 470)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 470)  (370 470)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 470)  (371 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 470)  (374 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 470)  (376 470)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 470)  (378 470)  LC_3 Logic Functioning bit
 (38 6)  (380 470)  (380 470)  LC_3 Logic Functioning bit
 (14 7)  (356 471)  (356 471)  routing T_7_29.sp12_h_r_20 <X> T_7_29.lc_trk_g1_4
 (16 7)  (358 471)  (358 471)  routing T_7_29.sp12_h_r_20 <X> T_7_29.lc_trk_g1_4
 (17 7)  (359 471)  (359 471)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (360 471)  (360 471)  routing T_7_29.top_op_5 <X> T_7_29.lc_trk_g1_5
 (22 7)  (364 471)  (364 471)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (366 471)  (366 471)  routing T_7_29.top_op_6 <X> T_7_29.lc_trk_g1_6
 (25 7)  (367 471)  (367 471)  routing T_7_29.top_op_6 <X> T_7_29.lc_trk_g1_6
 (26 7)  (368 471)  (368 471)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 471)  (369 471)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 471)  (371 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 471)  (372 471)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 471)  (373 471)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (5 8)  (347 472)  (347 472)  routing T_7_29.sp4_v_b_6 <X> T_7_29.sp4_h_r_6
 (22 8)  (364 472)  (364 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 472)  (365 472)  routing T_7_29.sp4_h_r_27 <X> T_7_29.lc_trk_g2_3
 (24 8)  (366 472)  (366 472)  routing T_7_29.sp4_h_r_27 <X> T_7_29.lc_trk_g2_3
 (26 8)  (368 472)  (368 472)  routing T_7_29.lc_trk_g0_4 <X> T_7_29.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 472)  (370 472)  routing T_7_29.lc_trk_g2_3 <X> T_7_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 472)  (371 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 472)  (373 472)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 472)  (374 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 472)  (375 472)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 472)  (377 472)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.input_2_4
 (41 8)  (383 472)  (383 472)  LC_4 Logic Functioning bit
 (45 8)  (387 472)  (387 472)  LC_4 Logic Functioning bit
 (6 9)  (348 473)  (348 473)  routing T_7_29.sp4_v_b_6 <X> T_7_29.sp4_h_r_6
 (21 9)  (363 473)  (363 473)  routing T_7_29.sp4_h_r_27 <X> T_7_29.lc_trk_g2_3
 (29 9)  (371 473)  (371 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 473)  (372 473)  routing T_7_29.lc_trk_g2_3 <X> T_7_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 473)  (373 473)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 473)  (374 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (375 473)  (375 473)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.input_2_4
 (34 9)  (376 473)  (376 473)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.input_2_4
 (35 9)  (377 473)  (377 473)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.input_2_4
 (38 9)  (380 473)  (380 473)  LC_4 Logic Functioning bit
 (40 9)  (382 473)  (382 473)  LC_4 Logic Functioning bit
 (41 9)  (383 473)  (383 473)  LC_4 Logic Functioning bit
 (46 9)  (388 473)  (388 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (363 474)  (363 474)  routing T_7_29.sp4_h_l_34 <X> T_7_29.lc_trk_g2_7
 (22 10)  (364 474)  (364 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 474)  (365 474)  routing T_7_29.sp4_h_l_34 <X> T_7_29.lc_trk_g2_7
 (24 10)  (366 474)  (366 474)  routing T_7_29.sp4_h_l_34 <X> T_7_29.lc_trk_g2_7
 (25 10)  (367 474)  (367 474)  routing T_7_29.wire_logic_cluster/lc_6/out <X> T_7_29.lc_trk_g2_6
 (28 10)  (370 474)  (370 474)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 474)  (371 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 474)  (372 474)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 474)  (373 474)  routing T_7_29.lc_trk_g0_4 <X> T_7_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 474)  (374 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 474)  (378 474)  LC_5 Logic Functioning bit
 (37 10)  (379 474)  (379 474)  LC_5 Logic Functioning bit
 (40 10)  (382 474)  (382 474)  LC_5 Logic Functioning bit
 (43 10)  (385 474)  (385 474)  LC_5 Logic Functioning bit
 (48 10)  (390 474)  (390 474)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (21 11)  (363 475)  (363 475)  routing T_7_29.sp4_h_l_34 <X> T_7_29.lc_trk_g2_7
 (22 11)  (364 475)  (364 475)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (369 475)  (369 475)  routing T_7_29.lc_trk_g1_0 <X> T_7_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 475)  (371 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 475)  (372 475)  routing T_7_29.lc_trk_g2_6 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 475)  (374 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (376 475)  (376 475)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.input_2_5
 (35 11)  (377 475)  (377 475)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.input_2_5
 (36 11)  (378 475)  (378 475)  LC_5 Logic Functioning bit
 (37 11)  (379 475)  (379 475)  LC_5 Logic Functioning bit
 (40 11)  (382 475)  (382 475)  LC_5 Logic Functioning bit
 (42 11)  (384 475)  (384 475)  LC_5 Logic Functioning bit
 (14 12)  (356 476)  (356 476)  routing T_7_29.wire_logic_cluster/lc_0/out <X> T_7_29.lc_trk_g3_0
 (22 12)  (364 476)  (364 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 476)  (365 476)  routing T_7_29.sp4_v_t_30 <X> T_7_29.lc_trk_g3_3
 (24 12)  (366 476)  (366 476)  routing T_7_29.sp4_v_t_30 <X> T_7_29.lc_trk_g3_3
 (29 12)  (371 476)  (371 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (378 476)  (378 476)  LC_6 Logic Functioning bit
 (38 12)  (380 476)  (380 476)  LC_6 Logic Functioning bit
 (41 12)  (383 476)  (383 476)  LC_6 Logic Functioning bit
 (43 12)  (385 476)  (385 476)  LC_6 Logic Functioning bit
 (45 12)  (387 476)  (387 476)  LC_6 Logic Functioning bit
 (51 12)  (393 476)  (393 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (394 476)  (394 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (359 477)  (359 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (36 13)  (378 477)  (378 477)  LC_6 Logic Functioning bit
 (38 13)  (380 477)  (380 477)  LC_6 Logic Functioning bit
 (41 13)  (383 477)  (383 477)  LC_6 Logic Functioning bit
 (43 13)  (385 477)  (385 477)  LC_6 Logic Functioning bit
 (48 13)  (390 477)  (390 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (393 477)  (393 477)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (364 478)  (364 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (369 478)  (369 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 478)  (370 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 478)  (371 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 478)  (372 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 478)  (373 478)  routing T_7_29.lc_trk_g0_4 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 478)  (374 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 478)  (378 478)  LC_7 Logic Functioning bit
 (38 14)  (380 478)  (380 478)  LC_7 Logic Functioning bit
 (40 14)  (382 478)  (382 478)  LC_7 Logic Functioning bit
 (41 14)  (383 478)  (383 478)  LC_7 Logic Functioning bit
 (42 14)  (384 478)  (384 478)  LC_7 Logic Functioning bit
 (43 14)  (385 478)  (385 478)  LC_7 Logic Functioning bit
 (21 15)  (363 479)  (363 479)  routing T_7_29.sp4_r_v_b_47 <X> T_7_29.lc_trk_g3_7
 (30 15)  (372 479)  (372 479)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 479)  (378 479)  LC_7 Logic Functioning bit
 (38 15)  (380 479)  (380 479)  LC_7 Logic Functioning bit
 (40 15)  (382 479)  (382 479)  LC_7 Logic Functioning bit
 (41 15)  (383 479)  (383 479)  LC_7 Logic Functioning bit
 (42 15)  (384 479)  (384 479)  LC_7 Logic Functioning bit
 (43 15)  (385 479)  (385 479)  LC_7 Logic Functioning bit


RAM_Tile_8_29

 (12 0)  (408 464)  (408 464)  routing T_8_29.sp4_h_l_46 <X> T_8_29.sp4_h_r_2
 (13 1)  (409 465)  (409 465)  routing T_8_29.sp4_h_l_46 <X> T_8_29.sp4_h_r_2
 (4 3)  (400 467)  (400 467)  routing T_8_29.sp4_v_b_7 <X> T_8_29.sp4_h_l_37
 (9 4)  (405 468)  (405 468)  routing T_8_29.sp4_h_l_36 <X> T_8_29.sp4_h_r_4
 (10 4)  (406 468)  (406 468)  routing T_8_29.sp4_h_l_36 <X> T_8_29.sp4_h_r_4
 (8 5)  (404 469)  (404 469)  routing T_8_29.sp4_h_r_4 <X> T_8_29.sp4_v_b_4
 (12 8)  (408 472)  (408 472)  routing T_8_29.sp4_h_l_40 <X> T_8_29.sp4_h_r_8
 (13 9)  (409 473)  (409 473)  routing T_8_29.sp4_h_l_40 <X> T_8_29.sp4_h_r_8
 (13 11)  (409 475)  (409 475)  routing T_8_29.sp4_v_b_3 <X> T_8_29.sp4_h_l_45


LogicTile_9_29

 (14 0)  (452 464)  (452 464)  routing T_9_29.wire_logic_cluster/lc_0/out <X> T_9_29.lc_trk_g0_0
 (21 0)  (459 464)  (459 464)  routing T_9_29.wire_logic_cluster/lc_3/out <X> T_9_29.lc_trk_g0_3
 (22 0)  (460 464)  (460 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (467 464)  (467 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 464)  (468 464)  routing T_9_29.lc_trk_g0_5 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (36 0)  (474 464)  (474 464)  LC_0 Logic Functioning bit
 (39 0)  (477 464)  (477 464)  LC_0 Logic Functioning bit
 (41 0)  (479 464)  (479 464)  LC_0 Logic Functioning bit
 (42 0)  (480 464)  (480 464)  LC_0 Logic Functioning bit
 (44 0)  (482 464)  (482 464)  LC_0 Logic Functioning bit
 (45 0)  (483 464)  (483 464)  LC_0 Logic Functioning bit
 (46 0)  (484 464)  (484 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (441 465)  (441 465)  routing T_9_29.sp12_h_l_23 <X> T_9_29.sp12_v_b_0
 (13 1)  (451 465)  (451 465)  routing T_9_29.sp4_v_t_44 <X> T_9_29.sp4_h_r_2
 (17 1)  (455 465)  (455 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 465)  (460 465)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (461 465)  (461 465)  routing T_9_29.sp12_h_l_17 <X> T_9_29.lc_trk_g0_2
 (25 1)  (463 465)  (463 465)  routing T_9_29.sp12_h_l_17 <X> T_9_29.lc_trk_g0_2
 (32 1)  (470 465)  (470 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 465)  (474 465)  LC_0 Logic Functioning bit
 (39 1)  (477 465)  (477 465)  LC_0 Logic Functioning bit
 (41 1)  (479 465)  (479 465)  LC_0 Logic Functioning bit
 (42 1)  (480 465)  (480 465)  LC_0 Logic Functioning bit
 (0 2)  (438 466)  (438 466)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (440 466)  (440 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (453 466)  (453 466)  routing T_9_29.sp4_h_r_21 <X> T_9_29.lc_trk_g0_5
 (16 2)  (454 466)  (454 466)  routing T_9_29.sp4_h_r_21 <X> T_9_29.lc_trk_g0_5
 (17 2)  (455 466)  (455 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 466)  (456 466)  routing T_9_29.sp4_h_r_21 <X> T_9_29.lc_trk_g0_5
 (29 2)  (467 466)  (467 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 466)  (470 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 466)  (474 466)  LC_1 Logic Functioning bit
 (39 2)  (477 466)  (477 466)  LC_1 Logic Functioning bit
 (41 2)  (479 466)  (479 466)  LC_1 Logic Functioning bit
 (42 2)  (480 466)  (480 466)  LC_1 Logic Functioning bit
 (44 2)  (482 466)  (482 466)  LC_1 Logic Functioning bit
 (45 2)  (483 466)  (483 466)  LC_1 Logic Functioning bit
 (47 2)  (485 466)  (485 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 467)  (438 467)  routing T_9_29.glb_netwk_3 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (16 3)  (454 467)  (454 467)  routing T_9_29.sp12_h_r_12 <X> T_9_29.lc_trk_g0_4
 (17 3)  (455 467)  (455 467)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (456 467)  (456 467)  routing T_9_29.sp4_h_r_21 <X> T_9_29.lc_trk_g0_5
 (22 3)  (460 467)  (460 467)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (461 467)  (461 467)  routing T_9_29.sp12_h_r_14 <X> T_9_29.lc_trk_g0_6
 (30 3)  (468 467)  (468 467)  routing T_9_29.lc_trk_g0_2 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 467)  (470 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 467)  (471 467)  routing T_9_29.lc_trk_g2_1 <X> T_9_29.input_2_1
 (36 3)  (474 467)  (474 467)  LC_1 Logic Functioning bit
 (39 3)  (477 467)  (477 467)  LC_1 Logic Functioning bit
 (41 3)  (479 467)  (479 467)  LC_1 Logic Functioning bit
 (42 3)  (480 467)  (480 467)  LC_1 Logic Functioning bit
 (27 4)  (465 468)  (465 468)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 468)  (468 468)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 468)  (474 468)  LC_2 Logic Functioning bit
 (39 4)  (477 468)  (477 468)  LC_2 Logic Functioning bit
 (41 4)  (479 468)  (479 468)  LC_2 Logic Functioning bit
 (42 4)  (480 468)  (480 468)  LC_2 Logic Functioning bit
 (44 4)  (482 468)  (482 468)  LC_2 Logic Functioning bit
 (45 4)  (483 468)  (483 468)  LC_2 Logic Functioning bit
 (53 4)  (491 468)  (491 468)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (16 5)  (454 469)  (454 469)  routing T_9_29.sp12_h_r_8 <X> T_9_29.lc_trk_g1_0
 (17 5)  (455 469)  (455 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (32 5)  (470 469)  (470 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 469)  (471 469)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.input_2_2
 (35 5)  (473 469)  (473 469)  routing T_9_29.lc_trk_g2_2 <X> T_9_29.input_2_2
 (36 5)  (474 469)  (474 469)  LC_2 Logic Functioning bit
 (39 5)  (477 469)  (477 469)  LC_2 Logic Functioning bit
 (41 5)  (479 469)  (479 469)  LC_2 Logic Functioning bit
 (42 5)  (480 469)  (480 469)  LC_2 Logic Functioning bit
 (5 6)  (443 470)  (443 470)  routing T_9_29.sp4_v_b_3 <X> T_9_29.sp4_h_l_38
 (21 6)  (459 470)  (459 470)  routing T_9_29.sp4_h_l_2 <X> T_9_29.lc_trk_g1_7
 (22 6)  (460 470)  (460 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 470)  (461 470)  routing T_9_29.sp4_h_l_2 <X> T_9_29.lc_trk_g1_7
 (24 6)  (462 470)  (462 470)  routing T_9_29.sp4_h_l_2 <X> T_9_29.lc_trk_g1_7
 (25 6)  (463 470)  (463 470)  routing T_9_29.wire_logic_cluster/lc_6/out <X> T_9_29.lc_trk_g1_6
 (27 6)  (465 470)  (465 470)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 470)  (467 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 470)  (468 470)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 470)  (470 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 470)  (474 470)  LC_3 Logic Functioning bit
 (39 6)  (477 470)  (477 470)  LC_3 Logic Functioning bit
 (41 6)  (479 470)  (479 470)  LC_3 Logic Functioning bit
 (42 6)  (480 470)  (480 470)  LC_3 Logic Functioning bit
 (44 6)  (482 470)  (482 470)  LC_3 Logic Functioning bit
 (45 6)  (483 470)  (483 470)  LC_3 Logic Functioning bit
 (52 6)  (490 470)  (490 470)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (452 471)  (452 471)  routing T_9_29.sp12_h_r_20 <X> T_9_29.lc_trk_g1_4
 (16 7)  (454 471)  (454 471)  routing T_9_29.sp12_h_r_20 <X> T_9_29.lc_trk_g1_4
 (17 7)  (455 471)  (455 471)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (460 471)  (460 471)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 471)  (468 471)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 471)  (470 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 471)  (473 471)  routing T_9_29.lc_trk_g0_3 <X> T_9_29.input_2_3
 (36 7)  (474 471)  (474 471)  LC_3 Logic Functioning bit
 (39 7)  (477 471)  (477 471)  LC_3 Logic Functioning bit
 (41 7)  (479 471)  (479 471)  LC_3 Logic Functioning bit
 (42 7)  (480 471)  (480 471)  LC_3 Logic Functioning bit
 (17 8)  (455 472)  (455 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 472)  (456 472)  routing T_9_29.wire_logic_cluster/lc_1/out <X> T_9_29.lc_trk_g2_1
 (25 8)  (463 472)  (463 472)  routing T_9_29.wire_logic_cluster/lc_2/out <X> T_9_29.lc_trk_g2_2
 (27 8)  (465 472)  (465 472)  routing T_9_29.lc_trk_g1_0 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 472)  (467 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 472)  (470 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (473 472)  (473 472)  routing T_9_29.lc_trk_g2_4 <X> T_9_29.input_2_4
 (36 8)  (474 472)  (474 472)  LC_4 Logic Functioning bit
 (39 8)  (477 472)  (477 472)  LC_4 Logic Functioning bit
 (41 8)  (479 472)  (479 472)  LC_4 Logic Functioning bit
 (42 8)  (480 472)  (480 472)  LC_4 Logic Functioning bit
 (44 8)  (482 472)  (482 472)  LC_4 Logic Functioning bit
 (45 8)  (483 472)  (483 472)  LC_4 Logic Functioning bit
 (22 9)  (460 473)  (460 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (32 9)  (470 473)  (470 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 473)  (471 473)  routing T_9_29.lc_trk_g2_4 <X> T_9_29.input_2_4
 (36 9)  (474 473)  (474 473)  LC_4 Logic Functioning bit
 (39 9)  (477 473)  (477 473)  LC_4 Logic Functioning bit
 (41 9)  (479 473)  (479 473)  LC_4 Logic Functioning bit
 (42 9)  (480 473)  (480 473)  LC_4 Logic Functioning bit
 (10 10)  (448 474)  (448 474)  routing T_9_29.sp4_v_b_2 <X> T_9_29.sp4_h_l_42
 (14 10)  (452 474)  (452 474)  routing T_9_29.wire_logic_cluster/lc_4/out <X> T_9_29.lc_trk_g2_4
 (17 10)  (455 474)  (455 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 474)  (456 474)  routing T_9_29.wire_logic_cluster/lc_5/out <X> T_9_29.lc_trk_g2_5
 (21 10)  (459 474)  (459 474)  routing T_9_29.wire_logic_cluster/lc_7/out <X> T_9_29.lc_trk_g2_7
 (22 10)  (460 474)  (460 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 474)  (463 474)  routing T_9_29.sp4_h_r_46 <X> T_9_29.lc_trk_g2_6
 (28 10)  (466 474)  (466 474)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 474)  (467 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 474)  (468 474)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 474)  (470 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (473 474)  (473 474)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.input_2_5
 (36 10)  (474 474)  (474 474)  LC_5 Logic Functioning bit
 (39 10)  (477 474)  (477 474)  LC_5 Logic Functioning bit
 (41 10)  (479 474)  (479 474)  LC_5 Logic Functioning bit
 (42 10)  (480 474)  (480 474)  LC_5 Logic Functioning bit
 (44 10)  (482 474)  (482 474)  LC_5 Logic Functioning bit
 (45 10)  (483 474)  (483 474)  LC_5 Logic Functioning bit
 (17 11)  (455 475)  (455 475)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (460 475)  (460 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 475)  (461 475)  routing T_9_29.sp4_h_r_46 <X> T_9_29.lc_trk_g2_6
 (24 11)  (462 475)  (462 475)  routing T_9_29.sp4_h_r_46 <X> T_9_29.lc_trk_g2_6
 (25 11)  (463 475)  (463 475)  routing T_9_29.sp4_h_r_46 <X> T_9_29.lc_trk_g2_6
 (30 11)  (468 475)  (468 475)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 475)  (470 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 475)  (471 475)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.input_2_5
 (36 11)  (474 475)  (474 475)  LC_5 Logic Functioning bit
 (39 11)  (477 475)  (477 475)  LC_5 Logic Functioning bit
 (41 11)  (479 475)  (479 475)  LC_5 Logic Functioning bit
 (42 11)  (480 475)  (480 475)  LC_5 Logic Functioning bit
 (47 11)  (485 475)  (485 475)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 12)  (450 476)  (450 476)  routing T_9_29.sp4_v_t_46 <X> T_9_29.sp4_h_r_11
 (19 12)  (457 476)  (457 476)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (465 476)  (465 476)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 476)  (467 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 476)  (468 476)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 476)  (470 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (473 476)  (473 476)  routing T_9_29.lc_trk_g0_4 <X> T_9_29.input_2_6
 (36 12)  (474 476)  (474 476)  LC_6 Logic Functioning bit
 (39 12)  (477 476)  (477 476)  LC_6 Logic Functioning bit
 (41 12)  (479 476)  (479 476)  LC_6 Logic Functioning bit
 (42 12)  (480 476)  (480 476)  LC_6 Logic Functioning bit
 (44 12)  (482 476)  (482 476)  LC_6 Logic Functioning bit
 (45 12)  (483 476)  (483 476)  LC_6 Logic Functioning bit
 (52 12)  (490 476)  (490 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (30 13)  (468 477)  (468 477)  routing T_9_29.lc_trk_g1_6 <X> T_9_29.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 477)  (470 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (474 477)  (474 477)  LC_6 Logic Functioning bit
 (39 13)  (477 477)  (477 477)  LC_6 Logic Functioning bit
 (41 13)  (479 477)  (479 477)  LC_6 Logic Functioning bit
 (42 13)  (480 477)  (480 477)  LC_6 Logic Functioning bit
 (29 14)  (467 478)  (467 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 478)  (468 478)  routing T_9_29.lc_trk_g0_6 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 478)  (470 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (473 478)  (473 478)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.input_2_7
 (36 14)  (474 478)  (474 478)  LC_7 Logic Functioning bit
 (39 14)  (477 478)  (477 478)  LC_7 Logic Functioning bit
 (41 14)  (479 478)  (479 478)  LC_7 Logic Functioning bit
 (42 14)  (480 478)  (480 478)  LC_7 Logic Functioning bit
 (44 14)  (482 478)  (482 478)  LC_7 Logic Functioning bit
 (45 14)  (483 478)  (483 478)  LC_7 Logic Functioning bit
 (30 15)  (468 479)  (468 479)  routing T_9_29.lc_trk_g0_6 <X> T_9_29.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 479)  (470 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 479)  (471 479)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.input_2_7
 (35 15)  (473 479)  (473 479)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.input_2_7
 (36 15)  (474 479)  (474 479)  LC_7 Logic Functioning bit
 (39 15)  (477 479)  (477 479)  LC_7 Logic Functioning bit
 (41 15)  (479 479)  (479 479)  LC_7 Logic Functioning bit
 (42 15)  (480 479)  (480 479)  LC_7 Logic Functioning bit
 (48 15)  (486 479)  (486 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_29

 (14 0)  (506 464)  (506 464)  routing T_10_29.wire_logic_cluster/lc_0/out <X> T_10_29.lc_trk_g0_0
 (27 0)  (519 464)  (519 464)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 464)  (521 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 464)  (522 464)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 464)  (523 464)  routing T_10_29.lc_trk_g0_5 <X> T_10_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 464)  (524 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 464)  (528 464)  LC_0 Logic Functioning bit
 (38 0)  (530 464)  (530 464)  LC_0 Logic Functioning bit
 (43 0)  (535 464)  (535 464)  LC_0 Logic Functioning bit
 (45 0)  (537 464)  (537 464)  LC_0 Logic Functioning bit
 (46 0)  (538 464)  (538 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (545 464)  (545 464)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (509 465)  (509 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (514 465)  (514 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (521 465)  (521 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 465)  (522 465)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 465)  (524 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 465)  (526 465)  routing T_10_29.lc_trk_g1_1 <X> T_10_29.input_2_0
 (37 1)  (529 465)  (529 465)  LC_0 Logic Functioning bit
 (39 1)  (531 465)  (531 465)  LC_0 Logic Functioning bit
 (40 1)  (532 465)  (532 465)  LC_0 Logic Functioning bit
 (42 1)  (534 465)  (534 465)  LC_0 Logic Functioning bit
 (43 1)  (535 465)  (535 465)  LC_0 Logic Functioning bit
 (0 2)  (492 466)  (492 466)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (2 2)  (494 466)  (494 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 466)  (506 466)  routing T_10_29.sp4_v_t_1 <X> T_10_29.lc_trk_g0_4
 (15 2)  (507 466)  (507 466)  routing T_10_29.sp12_h_r_5 <X> T_10_29.lc_trk_g0_5
 (17 2)  (509 466)  (509 466)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (510 466)  (510 466)  routing T_10_29.sp12_h_r_5 <X> T_10_29.lc_trk_g0_5
 (29 2)  (521 466)  (521 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 466)  (525 466)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 466)  (526 466)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 466)  (528 466)  LC_1 Logic Functioning bit
 (37 2)  (529 466)  (529 466)  LC_1 Logic Functioning bit
 (38 2)  (530 466)  (530 466)  LC_1 Logic Functioning bit
 (39 2)  (531 466)  (531 466)  LC_1 Logic Functioning bit
 (41 2)  (533 466)  (533 466)  LC_1 Logic Functioning bit
 (43 2)  (535 466)  (535 466)  LC_1 Logic Functioning bit
 (45 2)  (537 466)  (537 466)  LC_1 Logic Functioning bit
 (47 2)  (539 466)  (539 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 467)  (492 467)  routing T_10_29.glb_netwk_3 <X> T_10_29.wire_logic_cluster/lc_7/clk
 (14 3)  (506 467)  (506 467)  routing T_10_29.sp4_v_t_1 <X> T_10_29.lc_trk_g0_4
 (16 3)  (508 467)  (508 467)  routing T_10_29.sp4_v_t_1 <X> T_10_29.lc_trk_g0_4
 (17 3)  (509 467)  (509 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (510 467)  (510 467)  routing T_10_29.sp12_h_r_5 <X> T_10_29.lc_trk_g0_5
 (28 3)  (520 467)  (520 467)  routing T_10_29.lc_trk_g2_1 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 467)  (521 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 467)  (522 467)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 467)  (529 467)  LC_1 Logic Functioning bit
 (39 3)  (531 467)  (531 467)  LC_1 Logic Functioning bit
 (10 4)  (502 468)  (502 468)  routing T_10_29.sp4_v_t_46 <X> T_10_29.sp4_h_r_4
 (15 4)  (507 468)  (507 468)  routing T_10_29.sp4_h_r_1 <X> T_10_29.lc_trk_g1_1
 (16 4)  (508 468)  (508 468)  routing T_10_29.sp4_h_r_1 <X> T_10_29.lc_trk_g1_1
 (17 4)  (509 468)  (509 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (518 468)  (518 468)  routing T_10_29.lc_trk_g0_4 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (32 4)  (524 468)  (524 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 468)  (525 468)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 468)  (526 468)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 468)  (528 468)  LC_2 Logic Functioning bit
 (38 4)  (530 468)  (530 468)  LC_2 Logic Functioning bit
 (39 4)  (531 468)  (531 468)  LC_2 Logic Functioning bit
 (43 4)  (535 468)  (535 468)  LC_2 Logic Functioning bit
 (45 4)  (537 468)  (537 468)  LC_2 Logic Functioning bit
 (13 5)  (505 469)  (505 469)  routing T_10_29.sp4_v_t_37 <X> T_10_29.sp4_h_r_5
 (18 5)  (510 469)  (510 469)  routing T_10_29.sp4_h_r_1 <X> T_10_29.lc_trk_g1_1
 (29 5)  (521 469)  (521 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 469)  (523 469)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 469)  (524 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 469)  (527 469)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.input_2_2
 (37 5)  (529 469)  (529 469)  LC_2 Logic Functioning bit
 (38 5)  (530 469)  (530 469)  LC_2 Logic Functioning bit
 (39 5)  (531 469)  (531 469)  LC_2 Logic Functioning bit
 (42 5)  (534 469)  (534 469)  LC_2 Logic Functioning bit
 (14 6)  (506 470)  (506 470)  routing T_10_29.lft_op_4 <X> T_10_29.lc_trk_g1_4
 (17 6)  (509 470)  (509 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (513 470)  (513 470)  routing T_10_29.wire_logic_cluster/lc_7/out <X> T_10_29.lc_trk_g1_7
 (22 6)  (514 470)  (514 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (507 471)  (507 471)  routing T_10_29.lft_op_4 <X> T_10_29.lc_trk_g1_4
 (17 7)  (509 471)  (509 471)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (514 471)  (514 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 471)  (515 471)  routing T_10_29.sp4_h_r_6 <X> T_10_29.lc_trk_g1_6
 (24 7)  (516 471)  (516 471)  routing T_10_29.sp4_h_r_6 <X> T_10_29.lc_trk_g1_6
 (25 7)  (517 471)  (517 471)  routing T_10_29.sp4_h_r_6 <X> T_10_29.lc_trk_g1_6
 (16 8)  (508 472)  (508 472)  routing T_10_29.sp4_v_b_33 <X> T_10_29.lc_trk_g2_1
 (17 8)  (509 472)  (509 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 472)  (510 472)  routing T_10_29.sp4_v_b_33 <X> T_10_29.lc_trk_g2_1
 (27 8)  (519 472)  (519 472)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 472)  (520 472)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 472)  (522 472)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 472)  (524 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 472)  (525 472)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 472)  (526 472)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 472)  (528 472)  LC_4 Logic Functioning bit
 (38 8)  (530 472)  (530 472)  LC_4 Logic Functioning bit
 (45 8)  (537 472)  (537 472)  LC_4 Logic Functioning bit
 (18 9)  (510 473)  (510 473)  routing T_10_29.sp4_v_b_33 <X> T_10_29.lc_trk_g2_1
 (26 9)  (518 473)  (518 473)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 473)  (521 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 473)  (523 473)  routing T_10_29.lc_trk_g3_2 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 473)  (528 473)  LC_4 Logic Functioning bit
 (37 9)  (529 473)  (529 473)  LC_4 Logic Functioning bit
 (38 9)  (530 473)  (530 473)  LC_4 Logic Functioning bit
 (39 9)  (531 473)  (531 473)  LC_4 Logic Functioning bit
 (41 9)  (533 473)  (533 473)  LC_4 Logic Functioning bit
 (43 9)  (535 473)  (535 473)  LC_4 Logic Functioning bit
 (4 10)  (496 474)  (496 474)  routing T_10_29.sp4_h_r_6 <X> T_10_29.sp4_v_t_43
 (26 10)  (518 474)  (518 474)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 474)  (519 474)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 474)  (520 474)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 474)  (521 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 474)  (522 474)  routing T_10_29.lc_trk_g3_5 <X> T_10_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 474)  (524 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 474)  (526 474)  routing T_10_29.lc_trk_g1_1 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 474)  (527 474)  routing T_10_29.lc_trk_g0_5 <X> T_10_29.input_2_5
 (36 10)  (528 474)  (528 474)  LC_5 Logic Functioning bit
 (41 10)  (533 474)  (533 474)  LC_5 Logic Functioning bit
 (43 10)  (535 474)  (535 474)  LC_5 Logic Functioning bit
 (45 10)  (537 474)  (537 474)  LC_5 Logic Functioning bit
 (5 11)  (497 475)  (497 475)  routing T_10_29.sp4_h_r_6 <X> T_10_29.sp4_v_t_43
 (26 11)  (518 475)  (518 475)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 475)  (519 475)  routing T_10_29.lc_trk_g1_6 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 475)  (521 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 475)  (524 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 475)  (528 475)  LC_5 Logic Functioning bit
 (38 11)  (530 475)  (530 475)  LC_5 Logic Functioning bit
 (40 11)  (532 475)  (532 475)  LC_5 Logic Functioning bit
 (41 11)  (533 475)  (533 475)  LC_5 Logic Functioning bit
 (43 11)  (535 475)  (535 475)  LC_5 Logic Functioning bit
 (51 11)  (543 475)  (543 475)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (501 476)  (501 476)  routing T_10_29.sp4_h_l_42 <X> T_10_29.sp4_h_r_10
 (10 12)  (502 476)  (502 476)  routing T_10_29.sp4_h_l_42 <X> T_10_29.sp4_h_r_10
 (17 12)  (509 476)  (509 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 476)  (510 476)  routing T_10_29.wire_logic_cluster/lc_1/out <X> T_10_29.lc_trk_g3_1
 (25 12)  (517 476)  (517 476)  routing T_10_29.wire_logic_cluster/lc_2/out <X> T_10_29.lc_trk_g3_2
 (26 12)  (518 476)  (518 476)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 476)  (519 476)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 476)  (521 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 476)  (522 476)  routing T_10_29.lc_trk_g1_4 <X> T_10_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 476)  (523 476)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 476)  (524 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 476)  (525 476)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 476)  (526 476)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 476)  (528 476)  LC_6 Logic Functioning bit
 (37 12)  (529 476)  (529 476)  LC_6 Logic Functioning bit
 (38 12)  (530 476)  (530 476)  LC_6 Logic Functioning bit
 (39 12)  (531 476)  (531 476)  LC_6 Logic Functioning bit
 (41 12)  (533 476)  (533 476)  LC_6 Logic Functioning bit
 (43 12)  (535 476)  (535 476)  LC_6 Logic Functioning bit
 (45 12)  (537 476)  (537 476)  LC_6 Logic Functioning bit
 (47 12)  (539 476)  (539 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (543 476)  (543 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (514 477)  (514 477)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 477)  (519 477)  routing T_10_29.lc_trk_g1_5 <X> T_10_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 477)  (521 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 477)  (523 477)  routing T_10_29.lc_trk_g3_6 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 477)  (528 477)  LC_6 Logic Functioning bit
 (38 13)  (530 477)  (530 477)  LC_6 Logic Functioning bit
 (4 14)  (496 478)  (496 478)  routing T_10_29.sp4_h_r_9 <X> T_10_29.sp4_v_t_44
 (14 14)  (506 478)  (506 478)  routing T_10_29.wire_logic_cluster/lc_4/out <X> T_10_29.lc_trk_g3_4
 (17 14)  (509 478)  (509 478)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 478)  (510 478)  routing T_10_29.wire_logic_cluster/lc_5/out <X> T_10_29.lc_trk_g3_5
 (25 14)  (517 478)  (517 478)  routing T_10_29.wire_logic_cluster/lc_6/out <X> T_10_29.lc_trk_g3_6
 (26 14)  (518 478)  (518 478)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 478)  (521 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 478)  (523 478)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 478)  (524 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 478)  (526 478)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 478)  (528 478)  LC_7 Logic Functioning bit
 (37 14)  (529 478)  (529 478)  LC_7 Logic Functioning bit
 (38 14)  (530 478)  (530 478)  LC_7 Logic Functioning bit
 (39 14)  (531 478)  (531 478)  LC_7 Logic Functioning bit
 (41 14)  (533 478)  (533 478)  LC_7 Logic Functioning bit
 (43 14)  (535 478)  (535 478)  LC_7 Logic Functioning bit
 (45 14)  (537 478)  (537 478)  LC_7 Logic Functioning bit
 (5 15)  (497 479)  (497 479)  routing T_10_29.sp4_h_r_9 <X> T_10_29.sp4_v_t_44
 (17 15)  (509 479)  (509 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (514 479)  (514 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (519 479)  (519 479)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 479)  (520 479)  routing T_10_29.lc_trk_g3_4 <X> T_10_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 479)  (521 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 479)  (522 479)  routing T_10_29.lc_trk_g0_2 <X> T_10_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 479)  (523 479)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 479)  (529 479)  LC_7 Logic Functioning bit
 (39 15)  (531 479)  (531 479)  LC_7 Logic Functioning bit
 (51 15)  (543 479)  (543 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_29

 (17 0)  (563 464)  (563 464)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 464)  (564 464)  routing T_11_29.wire_logic_cluster/lc_1/out <X> T_11_29.lc_trk_g0_1
 (21 0)  (567 464)  (567 464)  routing T_11_29.bnr_op_3 <X> T_11_29.lc_trk_g0_3
 (22 0)  (568 464)  (568 464)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (571 464)  (571 464)  routing T_11_29.wire_logic_cluster/lc_2/out <X> T_11_29.lc_trk_g0_2
 (21 1)  (567 465)  (567 465)  routing T_11_29.bnr_op_3 <X> T_11_29.lc_trk_g0_3
 (22 1)  (568 465)  (568 465)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 466)  (546 466)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (2 2)  (548 466)  (548 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (562 466)  (562 466)  routing T_11_29.sp4_v_b_5 <X> T_11_29.lc_trk_g0_5
 (17 2)  (563 466)  (563 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (564 466)  (564 466)  routing T_11_29.sp4_v_b_5 <X> T_11_29.lc_trk_g0_5
 (25 2)  (571 466)  (571 466)  routing T_11_29.bnr_op_6 <X> T_11_29.lc_trk_g0_6
 (26 2)  (572 466)  (572 466)  routing T_11_29.lc_trk_g0_5 <X> T_11_29.wire_logic_cluster/lc_1/in_0
 (32 2)  (578 466)  (578 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 466)  (579 466)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 466)  (580 466)  routing T_11_29.lc_trk_g3_1 <X> T_11_29.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 466)  (581 466)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.input_2_1
 (36 2)  (582 466)  (582 466)  LC_1 Logic Functioning bit
 (37 2)  (583 466)  (583 466)  LC_1 Logic Functioning bit
 (39 2)  (585 466)  (585 466)  LC_1 Logic Functioning bit
 (43 2)  (589 466)  (589 466)  LC_1 Logic Functioning bit
 (45 2)  (591 466)  (591 466)  LC_1 Logic Functioning bit
 (0 3)  (546 467)  (546 467)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (10 3)  (556 467)  (556 467)  routing T_11_29.sp4_h_l_45 <X> T_11_29.sp4_v_t_36
 (22 3)  (568 467)  (568 467)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 467)  (571 467)  routing T_11_29.bnr_op_6 <X> T_11_29.lc_trk_g0_6
 (29 3)  (575 467)  (575 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 467)  (578 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 467)  (580 467)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.input_2_1
 (35 3)  (581 467)  (581 467)  routing T_11_29.lc_trk_g1_6 <X> T_11_29.input_2_1
 (36 3)  (582 467)  (582 467)  LC_1 Logic Functioning bit
 (37 3)  (583 467)  (583 467)  LC_1 Logic Functioning bit
 (38 3)  (584 467)  (584 467)  LC_1 Logic Functioning bit
 (42 3)  (588 467)  (588 467)  LC_1 Logic Functioning bit
 (46 3)  (592 467)  (592 467)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (52 3)  (598 467)  (598 467)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (6 4)  (552 468)  (552 468)  routing T_11_29.sp4_v_t_37 <X> T_11_29.sp4_v_b_3
 (29 4)  (575 468)  (575 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 468)  (576 468)  routing T_11_29.lc_trk_g0_5 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 468)  (578 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 468)  (579 468)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 468)  (580 468)  routing T_11_29.lc_trk_g3_0 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 468)  (582 468)  LC_2 Logic Functioning bit
 (38 4)  (584 468)  (584 468)  LC_2 Logic Functioning bit
 (45 4)  (591 468)  (591 468)  LC_2 Logic Functioning bit
 (5 5)  (551 469)  (551 469)  routing T_11_29.sp4_v_t_37 <X> T_11_29.sp4_v_b_3
 (26 5)  (572 469)  (572 469)  routing T_11_29.lc_trk_g0_2 <X> T_11_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 469)  (575 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 469)  (582 469)  LC_2 Logic Functioning bit
 (37 5)  (583 469)  (583 469)  LC_2 Logic Functioning bit
 (38 5)  (584 469)  (584 469)  LC_2 Logic Functioning bit
 (39 5)  (585 469)  (585 469)  LC_2 Logic Functioning bit
 (40 5)  (586 469)  (586 469)  LC_2 Logic Functioning bit
 (42 5)  (588 469)  (588 469)  LC_2 Logic Functioning bit
 (46 5)  (592 469)  (592 469)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (597 469)  (597 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (558 470)  (558 470)  routing T_11_29.sp4_v_t_46 <X> T_11_29.sp4_h_l_40
 (13 6)  (559 470)  (559 470)  routing T_11_29.sp4_h_r_5 <X> T_11_29.sp4_v_t_40
 (15 6)  (561 470)  (561 470)  routing T_11_29.lft_op_5 <X> T_11_29.lc_trk_g1_5
 (17 6)  (563 470)  (563 470)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 470)  (564 470)  routing T_11_29.lft_op_5 <X> T_11_29.lc_trk_g1_5
 (21 6)  (567 470)  (567 470)  routing T_11_29.sp4_h_l_10 <X> T_11_29.lc_trk_g1_7
 (22 6)  (568 470)  (568 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (569 470)  (569 470)  routing T_11_29.sp4_h_l_10 <X> T_11_29.lc_trk_g1_7
 (24 6)  (570 470)  (570 470)  routing T_11_29.sp4_h_l_10 <X> T_11_29.lc_trk_g1_7
 (29 6)  (575 470)  (575 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 470)  (577 470)  routing T_11_29.lc_trk_g2_4 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 470)  (578 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 470)  (579 470)  routing T_11_29.lc_trk_g2_4 <X> T_11_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 470)  (582 470)  LC_3 Logic Functioning bit
 (37 6)  (583 470)  (583 470)  LC_3 Logic Functioning bit
 (38 6)  (584 470)  (584 470)  LC_3 Logic Functioning bit
 (39 6)  (585 470)  (585 470)  LC_3 Logic Functioning bit
 (46 6)  (592 470)  (592 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (557 471)  (557 471)  routing T_11_29.sp4_v_t_46 <X> T_11_29.sp4_h_l_40
 (12 7)  (558 471)  (558 471)  routing T_11_29.sp4_h_r_5 <X> T_11_29.sp4_v_t_40
 (13 7)  (559 471)  (559 471)  routing T_11_29.sp4_v_t_46 <X> T_11_29.sp4_h_l_40
 (21 7)  (567 471)  (567 471)  routing T_11_29.sp4_h_l_10 <X> T_11_29.lc_trk_g1_7
 (22 7)  (568 471)  (568 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (569 471)  (569 471)  routing T_11_29.sp12_h_r_14 <X> T_11_29.lc_trk_g1_6
 (29 7)  (575 471)  (575 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 471)  (576 471)  routing T_11_29.lc_trk_g0_2 <X> T_11_29.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 471)  (586 471)  LC_3 Logic Functioning bit
 (41 7)  (587 471)  (587 471)  LC_3 Logic Functioning bit
 (42 7)  (588 471)  (588 471)  LC_3 Logic Functioning bit
 (43 7)  (589 471)  (589 471)  LC_3 Logic Functioning bit
 (13 8)  (559 472)  (559 472)  routing T_11_29.sp4_h_l_45 <X> T_11_29.sp4_v_b_8
 (22 8)  (568 472)  (568 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 472)  (569 472)  routing T_11_29.sp4_h_r_27 <X> T_11_29.lc_trk_g2_3
 (24 8)  (570 472)  (570 472)  routing T_11_29.sp4_h_r_27 <X> T_11_29.lc_trk_g2_3
 (28 8)  (574 472)  (574 472)  routing T_11_29.lc_trk_g2_3 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 472)  (575 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 472)  (577 472)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 472)  (578 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 472)  (579 472)  routing T_11_29.lc_trk_g2_5 <X> T_11_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 472)  (582 472)  LC_4 Logic Functioning bit
 (39 8)  (585 472)  (585 472)  LC_4 Logic Functioning bit
 (41 8)  (587 472)  (587 472)  LC_4 Logic Functioning bit
 (42 8)  (588 472)  (588 472)  LC_4 Logic Functioning bit
 (50 8)  (596 472)  (596 472)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (558 473)  (558 473)  routing T_11_29.sp4_h_l_45 <X> T_11_29.sp4_v_b_8
 (21 9)  (567 473)  (567 473)  routing T_11_29.sp4_h_r_27 <X> T_11_29.lc_trk_g2_3
 (22 9)  (568 473)  (568 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (576 473)  (576 473)  routing T_11_29.lc_trk_g2_3 <X> T_11_29.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 473)  (582 473)  LC_4 Logic Functioning bit
 (39 9)  (585 473)  (585 473)  LC_4 Logic Functioning bit
 (41 9)  (587 473)  (587 473)  LC_4 Logic Functioning bit
 (42 9)  (588 473)  (588 473)  LC_4 Logic Functioning bit
 (46 9)  (592 473)  (592 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (563 474)  (563 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (572 474)  (572 474)  routing T_11_29.lc_trk_g0_5 <X> T_11_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 474)  (573 474)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 474)  (575 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 474)  (576 474)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 474)  (577 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 474)  (578 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 474)  (579 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 474)  (580 474)  routing T_11_29.lc_trk_g3_5 <X> T_11_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 474)  (582 474)  LC_5 Logic Functioning bit
 (37 10)  (583 474)  (583 474)  LC_5 Logic Functioning bit
 (38 10)  (584 474)  (584 474)  LC_5 Logic Functioning bit
 (39 10)  (585 474)  (585 474)  LC_5 Logic Functioning bit
 (41 10)  (587 474)  (587 474)  LC_5 Logic Functioning bit
 (43 10)  (589 474)  (589 474)  LC_5 Logic Functioning bit
 (45 10)  (591 474)  (591 474)  LC_5 Logic Functioning bit
 (47 10)  (593 474)  (593 474)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (551 475)  (551 475)  routing T_11_29.sp4_h_l_43 <X> T_11_29.sp4_v_t_43
 (8 11)  (554 475)  (554 475)  routing T_11_29.sp4_h_r_1 <X> T_11_29.sp4_v_t_42
 (9 11)  (555 475)  (555 475)  routing T_11_29.sp4_h_r_1 <X> T_11_29.sp4_v_t_42
 (10 11)  (556 475)  (556 475)  routing T_11_29.sp4_h_r_1 <X> T_11_29.sp4_v_t_42
 (15 11)  (561 475)  (561 475)  routing T_11_29.sp4_v_t_33 <X> T_11_29.lc_trk_g2_4
 (16 11)  (562 475)  (562 475)  routing T_11_29.sp4_v_t_33 <X> T_11_29.lc_trk_g2_4
 (17 11)  (563 475)  (563 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 11)  (575 475)  (575 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 475)  (576 475)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 475)  (582 475)  LC_5 Logic Functioning bit
 (38 11)  (584 475)  (584 475)  LC_5 Logic Functioning bit
 (46 11)  (592 475)  (592 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (594 475)  (594 475)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (560 476)  (560 476)  routing T_11_29.sp4_h_r_40 <X> T_11_29.lc_trk_g3_0
 (17 12)  (563 476)  (563 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 476)  (564 476)  routing T_11_29.wire_logic_cluster/lc_1/out <X> T_11_29.lc_trk_g3_1
 (25 12)  (571 476)  (571 476)  routing T_11_29.rgt_op_2 <X> T_11_29.lc_trk_g3_2
 (27 12)  (573 476)  (573 476)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 476)  (574 476)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 476)  (575 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 476)  (576 476)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 476)  (578 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 476)  (579 476)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 476)  (580 476)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 476)  (582 476)  LC_6 Logic Functioning bit
 (38 12)  (584 476)  (584 476)  LC_6 Logic Functioning bit
 (52 12)  (598 476)  (598 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (550 477)  (550 477)  routing T_11_29.sp4_v_t_41 <X> T_11_29.sp4_h_r_9
 (14 13)  (560 477)  (560 477)  routing T_11_29.sp4_h_r_40 <X> T_11_29.lc_trk_g3_0
 (15 13)  (561 477)  (561 477)  routing T_11_29.sp4_h_r_40 <X> T_11_29.lc_trk_g3_0
 (16 13)  (562 477)  (562 477)  routing T_11_29.sp4_h_r_40 <X> T_11_29.lc_trk_g3_0
 (17 13)  (563 477)  (563 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (568 477)  (568 477)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 477)  (570 477)  routing T_11_29.rgt_op_2 <X> T_11_29.lc_trk_g3_2
 (26 13)  (572 477)  (572 477)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 477)  (574 477)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 477)  (575 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 477)  (576 477)  routing T_11_29.lc_trk_g3_6 <X> T_11_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 477)  (577 477)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 477)  (582 477)  LC_6 Logic Functioning bit
 (37 13)  (583 477)  (583 477)  LC_6 Logic Functioning bit
 (38 13)  (584 477)  (584 477)  LC_6 Logic Functioning bit
 (39 13)  (585 477)  (585 477)  LC_6 Logic Functioning bit
 (41 13)  (587 477)  (587 477)  LC_6 Logic Functioning bit
 (43 13)  (589 477)  (589 477)  LC_6 Logic Functioning bit
 (8 14)  (554 478)  (554 478)  routing T_11_29.sp4_v_t_47 <X> T_11_29.sp4_h_l_47
 (9 14)  (555 478)  (555 478)  routing T_11_29.sp4_v_t_47 <X> T_11_29.sp4_h_l_47
 (17 14)  (563 478)  (563 478)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 478)  (564 478)  routing T_11_29.wire_logic_cluster/lc_5/out <X> T_11_29.lc_trk_g3_5
 (27 14)  (573 478)  (573 478)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 478)  (575 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 478)  (576 478)  routing T_11_29.lc_trk_g1_5 <X> T_11_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 478)  (577 478)  routing T_11_29.lc_trk_g0_6 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 478)  (578 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 478)  (582 478)  LC_7 Logic Functioning bit
 (37 14)  (583 478)  (583 478)  LC_7 Logic Functioning bit
 (38 14)  (584 478)  (584 478)  LC_7 Logic Functioning bit
 (39 14)  (585 478)  (585 478)  LC_7 Logic Functioning bit
 (19 15)  (565 479)  (565 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (568 479)  (568 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 479)  (569 479)  routing T_11_29.sp4_h_r_30 <X> T_11_29.lc_trk_g3_6
 (24 15)  (570 479)  (570 479)  routing T_11_29.sp4_h_r_30 <X> T_11_29.lc_trk_g3_6
 (25 15)  (571 479)  (571 479)  routing T_11_29.sp4_h_r_30 <X> T_11_29.lc_trk_g3_6
 (26 15)  (572 479)  (572 479)  routing T_11_29.lc_trk_g0_3 <X> T_11_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 479)  (575 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 479)  (577 479)  routing T_11_29.lc_trk_g0_6 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 479)  (586 479)  LC_7 Logic Functioning bit
 (41 15)  (587 479)  (587 479)  LC_7 Logic Functioning bit
 (42 15)  (588 479)  (588 479)  LC_7 Logic Functioning bit
 (43 15)  (589 479)  (589 479)  LC_7 Logic Functioning bit
 (52 15)  (598 479)  (598 479)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_29

 (4 0)  (604 464)  (604 464)  routing T_12_29.sp4_h_l_37 <X> T_12_29.sp4_v_b_0
 (22 0)  (622 464)  (622 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 464)  (623 464)  routing T_12_29.sp4_h_r_3 <X> T_12_29.lc_trk_g0_3
 (24 0)  (624 464)  (624 464)  routing T_12_29.sp4_h_r_3 <X> T_12_29.lc_trk_g0_3
 (25 0)  (625 464)  (625 464)  routing T_12_29.wire_logic_cluster/lc_2/out <X> T_12_29.lc_trk_g0_2
 (26 0)  (626 464)  (626 464)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 464)  (629 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 464)  (630 464)  routing T_12_29.lc_trk_g0_5 <X> T_12_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 464)  (632 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 464)  (633 464)  routing T_12_29.lc_trk_g2_1 <X> T_12_29.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 464)  (638 464)  LC_0 Logic Functioning bit
 (39 0)  (639 464)  (639 464)  LC_0 Logic Functioning bit
 (42 0)  (642 464)  (642 464)  LC_0 Logic Functioning bit
 (43 0)  (643 464)  (643 464)  LC_0 Logic Functioning bit
 (53 0)  (653 464)  (653 464)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (605 465)  (605 465)  routing T_12_29.sp4_h_l_37 <X> T_12_29.sp4_v_b_0
 (19 1)  (619 465)  (619 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (621 465)  (621 465)  routing T_12_29.sp4_h_r_3 <X> T_12_29.lc_trk_g0_3
 (22 1)  (622 465)  (622 465)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (627 465)  (627 465)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 465)  (628 465)  routing T_12_29.lc_trk_g3_5 <X> T_12_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 465)  (629 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 465)  (632 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 465)  (633 465)  routing T_12_29.lc_trk_g3_1 <X> T_12_29.input_2_0
 (34 1)  (634 465)  (634 465)  routing T_12_29.lc_trk_g3_1 <X> T_12_29.input_2_0
 (36 1)  (636 465)  (636 465)  LC_0 Logic Functioning bit
 (37 1)  (637 465)  (637 465)  LC_0 Logic Functioning bit
 (40 1)  (640 465)  (640 465)  LC_0 Logic Functioning bit
 (41 1)  (641 465)  (641 465)  LC_0 Logic Functioning bit
 (46 1)  (646 465)  (646 465)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (600 466)  (600 466)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (2 2)  (602 466)  (602 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 466)  (614 466)  routing T_12_29.sp4_h_l_9 <X> T_12_29.lc_trk_g0_4
 (15 2)  (615 466)  (615 466)  routing T_12_29.sp4_h_r_5 <X> T_12_29.lc_trk_g0_5
 (16 2)  (616 466)  (616 466)  routing T_12_29.sp4_h_r_5 <X> T_12_29.lc_trk_g0_5
 (17 2)  (617 466)  (617 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (28 2)  (628 466)  (628 466)  routing T_12_29.lc_trk_g2_4 <X> T_12_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 466)  (629 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 466)  (630 466)  routing T_12_29.lc_trk_g2_4 <X> T_12_29.wire_logic_cluster/lc_1/in_1
 (36 2)  (636 466)  (636 466)  LC_1 Logic Functioning bit
 (43 2)  (643 466)  (643 466)  LC_1 Logic Functioning bit
 (50 2)  (650 466)  (650 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 467)  (600 467)  routing T_12_29.glb_netwk_3 <X> T_12_29.wire_logic_cluster/lc_7/clk
 (8 3)  (608 467)  (608 467)  routing T_12_29.sp4_h_r_7 <X> T_12_29.sp4_v_t_36
 (9 3)  (609 467)  (609 467)  routing T_12_29.sp4_h_r_7 <X> T_12_29.sp4_v_t_36
 (10 3)  (610 467)  (610 467)  routing T_12_29.sp4_h_r_7 <X> T_12_29.sp4_v_t_36
 (14 3)  (614 467)  (614 467)  routing T_12_29.sp4_h_l_9 <X> T_12_29.lc_trk_g0_4
 (15 3)  (615 467)  (615 467)  routing T_12_29.sp4_h_l_9 <X> T_12_29.lc_trk_g0_4
 (16 3)  (616 467)  (616 467)  routing T_12_29.sp4_h_l_9 <X> T_12_29.lc_trk_g0_4
 (17 3)  (617 467)  (617 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (618 467)  (618 467)  routing T_12_29.sp4_h_r_5 <X> T_12_29.lc_trk_g0_5
 (26 3)  (626 467)  (626 467)  routing T_12_29.lc_trk_g0_3 <X> T_12_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 467)  (629 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (39 3)  (639 467)  (639 467)  LC_1 Logic Functioning bit
 (40 3)  (640 467)  (640 467)  LC_1 Logic Functioning bit
 (0 4)  (600 468)  (600 468)  routing T_12_29.lc_trk_g3_3 <X> T_12_29.wire_logic_cluster/lc_7/cen
 (1 4)  (601 468)  (601 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (626 468)  (626 468)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 468)  (627 468)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 468)  (628 468)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 468)  (629 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 468)  (630 468)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 468)  (631 468)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 468)  (632 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 468)  (633 468)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 468)  (634 468)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 468)  (636 468)  LC_2 Logic Functioning bit
 (38 4)  (638 468)  (638 468)  LC_2 Logic Functioning bit
 (42 4)  (642 468)  (642 468)  LC_2 Logic Functioning bit
 (43 4)  (643 468)  (643 468)  LC_2 Logic Functioning bit
 (45 4)  (645 468)  (645 468)  LC_2 Logic Functioning bit
 (50 4)  (650 468)  (650 468)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 469)  (600 469)  routing T_12_29.lc_trk_g3_3 <X> T_12_29.wire_logic_cluster/lc_7/cen
 (1 5)  (601 469)  (601 469)  routing T_12_29.lc_trk_g3_3 <X> T_12_29.wire_logic_cluster/lc_7/cen
 (13 5)  (613 469)  (613 469)  routing T_12_29.sp4_v_t_37 <X> T_12_29.sp4_h_r_5
 (26 5)  (626 469)  (626 469)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 469)  (628 469)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 469)  (629 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 469)  (630 469)  routing T_12_29.lc_trk_g3_6 <X> T_12_29.wire_logic_cluster/lc_2/in_1
 (42 5)  (642 469)  (642 469)  LC_2 Logic Functioning bit
 (43 5)  (643 469)  (643 469)  LC_2 Logic Functioning bit
 (53 5)  (653 469)  (653 469)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (604 470)  (604 470)  routing T_12_29.sp4_h_r_3 <X> T_12_29.sp4_v_t_38
 (11 6)  (611 470)  (611 470)  routing T_12_29.sp4_h_l_37 <X> T_12_29.sp4_v_t_40
 (14 6)  (614 470)  (614 470)  routing T_12_29.wire_logic_cluster/lc_4/out <X> T_12_29.lc_trk_g1_4
 (17 6)  (617 470)  (617 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (626 470)  (626 470)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (31 6)  (631 470)  (631 470)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 470)  (632 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 470)  (633 470)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 470)  (636 470)  LC_3 Logic Functioning bit
 (38 6)  (638 470)  (638 470)  LC_3 Logic Functioning bit
 (5 7)  (605 471)  (605 471)  routing T_12_29.sp4_h_r_3 <X> T_12_29.sp4_v_t_38
 (17 7)  (617 471)  (617 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 471)  (618 471)  routing T_12_29.sp4_r_v_b_29 <X> T_12_29.lc_trk_g1_5
 (22 7)  (622 471)  (622 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 471)  (623 471)  routing T_12_29.sp4_v_b_22 <X> T_12_29.lc_trk_g1_6
 (24 7)  (624 471)  (624 471)  routing T_12_29.sp4_v_b_22 <X> T_12_29.lc_trk_g1_6
 (26 7)  (626 471)  (626 471)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 471)  (628 471)  routing T_12_29.lc_trk_g2_7 <X> T_12_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 471)  (629 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 471)  (631 471)  routing T_12_29.lc_trk_g2_6 <X> T_12_29.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 471)  (637 471)  LC_3 Logic Functioning bit
 (39 7)  (639 471)  (639 471)  LC_3 Logic Functioning bit
 (16 8)  (616 472)  (616 472)  routing T_12_29.sp12_v_t_14 <X> T_12_29.lc_trk_g2_1
 (17 8)  (617 472)  (617 472)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (27 8)  (627 472)  (627 472)  routing T_12_29.lc_trk_g1_6 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 472)  (629 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 472)  (630 472)  routing T_12_29.lc_trk_g1_6 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 472)  (631 472)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 472)  (632 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 472)  (633 472)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 472)  (634 472)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 472)  (636 472)  LC_4 Logic Functioning bit
 (37 8)  (637 472)  (637 472)  LC_4 Logic Functioning bit
 (41 8)  (641 472)  (641 472)  LC_4 Logic Functioning bit
 (43 8)  (643 472)  (643 472)  LC_4 Logic Functioning bit
 (45 8)  (645 472)  (645 472)  LC_4 Logic Functioning bit
 (50 8)  (650 472)  (650 472)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (653 472)  (653 472)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (618 473)  (618 473)  routing T_12_29.sp12_v_t_14 <X> T_12_29.lc_trk_g2_1
 (22 9)  (622 473)  (622 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (626 473)  (626 473)  routing T_12_29.lc_trk_g2_2 <X> T_12_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 473)  (628 473)  routing T_12_29.lc_trk_g2_2 <X> T_12_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 473)  (629 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 473)  (630 473)  routing T_12_29.lc_trk_g1_6 <X> T_12_29.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 473)  (636 473)  LC_4 Logic Functioning bit
 (37 9)  (637 473)  (637 473)  LC_4 Logic Functioning bit
 (46 9)  (646 473)  (646 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (614 474)  (614 474)  routing T_12_29.sp4_h_r_36 <X> T_12_29.lc_trk_g2_4
 (21 10)  (621 474)  (621 474)  routing T_12_29.sp4_h_r_39 <X> T_12_29.lc_trk_g2_7
 (22 10)  (622 474)  (622 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (623 474)  (623 474)  routing T_12_29.sp4_h_r_39 <X> T_12_29.lc_trk_g2_7
 (24 10)  (624 474)  (624 474)  routing T_12_29.sp4_h_r_39 <X> T_12_29.lc_trk_g2_7
 (26 10)  (626 474)  (626 474)  routing T_12_29.lc_trk_g1_4 <X> T_12_29.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 474)  (629 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 474)  (631 474)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 474)  (632 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 474)  (633 474)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 474)  (634 474)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 474)  (636 474)  LC_5 Logic Functioning bit
 (37 10)  (637 474)  (637 474)  LC_5 Logic Functioning bit
 (38 10)  (638 474)  (638 474)  LC_5 Logic Functioning bit
 (39 10)  (639 474)  (639 474)  LC_5 Logic Functioning bit
 (51 10)  (651 474)  (651 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (615 475)  (615 475)  routing T_12_29.sp4_h_r_36 <X> T_12_29.lc_trk_g2_4
 (16 11)  (616 475)  (616 475)  routing T_12_29.sp4_h_r_36 <X> T_12_29.lc_trk_g2_4
 (17 11)  (617 475)  (617 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (622 475)  (622 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 475)  (623 475)  routing T_12_29.sp4_h_r_30 <X> T_12_29.lc_trk_g2_6
 (24 11)  (624 475)  (624 475)  routing T_12_29.sp4_h_r_30 <X> T_12_29.lc_trk_g2_6
 (25 11)  (625 475)  (625 475)  routing T_12_29.sp4_h_r_30 <X> T_12_29.lc_trk_g2_6
 (27 11)  (627 475)  (627 475)  routing T_12_29.lc_trk_g1_4 <X> T_12_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 475)  (629 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 475)  (630 475)  routing T_12_29.lc_trk_g0_2 <X> T_12_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 475)  (631 475)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 475)  (640 475)  LC_5 Logic Functioning bit
 (41 11)  (641 475)  (641 475)  LC_5 Logic Functioning bit
 (42 11)  (642 475)  (642 475)  LC_5 Logic Functioning bit
 (43 11)  (643 475)  (643 475)  LC_5 Logic Functioning bit
 (46 11)  (646 475)  (646 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (6 12)  (606 476)  (606 476)  routing T_12_29.sp4_v_t_43 <X> T_12_29.sp4_v_b_9
 (12 12)  (612 476)  (612 476)  routing T_12_29.sp4_v_b_5 <X> T_12_29.sp4_h_r_11
 (15 12)  (615 476)  (615 476)  routing T_12_29.sp4_h_r_41 <X> T_12_29.lc_trk_g3_1
 (16 12)  (616 476)  (616 476)  routing T_12_29.sp4_h_r_41 <X> T_12_29.lc_trk_g3_1
 (17 12)  (617 476)  (617 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 476)  (618 476)  routing T_12_29.sp4_h_r_41 <X> T_12_29.lc_trk_g3_1
 (22 12)  (622 476)  (622 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 476)  (623 476)  routing T_12_29.sp4_h_r_27 <X> T_12_29.lc_trk_g3_3
 (24 12)  (624 476)  (624 476)  routing T_12_29.sp4_h_r_27 <X> T_12_29.lc_trk_g3_3
 (5 13)  (605 477)  (605 477)  routing T_12_29.sp4_v_t_43 <X> T_12_29.sp4_v_b_9
 (11 13)  (611 477)  (611 477)  routing T_12_29.sp4_v_b_5 <X> T_12_29.sp4_h_r_11
 (13 13)  (613 477)  (613 477)  routing T_12_29.sp4_v_b_5 <X> T_12_29.sp4_h_r_11
 (18 13)  (618 477)  (618 477)  routing T_12_29.sp4_h_r_41 <X> T_12_29.lc_trk_g3_1
 (21 13)  (621 477)  (621 477)  routing T_12_29.sp4_h_r_27 <X> T_12_29.lc_trk_g3_3
 (4 14)  (604 478)  (604 478)  routing T_12_29.sp4_h_r_3 <X> T_12_29.sp4_v_t_44
 (6 14)  (606 478)  (606 478)  routing T_12_29.sp4_h_r_3 <X> T_12_29.sp4_v_t_44
 (16 14)  (616 478)  (616 478)  routing T_12_29.sp4_v_b_37 <X> T_12_29.lc_trk_g3_5
 (17 14)  (617 478)  (617 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 478)  (618 478)  routing T_12_29.sp4_v_b_37 <X> T_12_29.lc_trk_g3_5
 (22 14)  (622 478)  (622 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (625 478)  (625 478)  routing T_12_29.sp4_h_r_46 <X> T_12_29.lc_trk_g3_6
 (26 14)  (626 478)  (626 478)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 478)  (627 478)  routing T_12_29.lc_trk_g1_5 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 478)  (629 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 478)  (630 478)  routing T_12_29.lc_trk_g1_5 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 478)  (631 478)  routing T_12_29.lc_trk_g0_4 <X> T_12_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 478)  (632 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 478)  (636 478)  LC_7 Logic Functioning bit
 (38 14)  (638 478)  (638 478)  LC_7 Logic Functioning bit
 (45 14)  (645 478)  (645 478)  LC_7 Logic Functioning bit
 (47 14)  (647 478)  (647 478)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (605 479)  (605 479)  routing T_12_29.sp4_h_r_3 <X> T_12_29.sp4_v_t_44
 (17 15)  (617 479)  (617 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (618 479)  (618 479)  routing T_12_29.sp4_v_b_37 <X> T_12_29.lc_trk_g3_5
 (21 15)  (621 479)  (621 479)  routing T_12_29.sp4_r_v_b_47 <X> T_12_29.lc_trk_g3_7
 (22 15)  (622 479)  (622 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 479)  (623 479)  routing T_12_29.sp4_h_r_46 <X> T_12_29.lc_trk_g3_6
 (24 15)  (624 479)  (624 479)  routing T_12_29.sp4_h_r_46 <X> T_12_29.lc_trk_g3_6
 (25 15)  (625 479)  (625 479)  routing T_12_29.sp4_h_r_46 <X> T_12_29.lc_trk_g3_6
 (27 15)  (627 479)  (627 479)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 479)  (628 479)  routing T_12_29.lc_trk_g3_4 <X> T_12_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 479)  (629 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 479)  (632 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 479)  (635 479)  routing T_12_29.lc_trk_g0_3 <X> T_12_29.input_2_7
 (36 15)  (636 479)  (636 479)  LC_7 Logic Functioning bit
 (37 15)  (637 479)  (637 479)  LC_7 Logic Functioning bit
 (39 15)  (639 479)  (639 479)  LC_7 Logic Functioning bit
 (43 15)  (643 479)  (643 479)  LC_7 Logic Functioning bit
 (48 15)  (648 479)  (648 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_29

 (4 0)  (658 464)  (658 464)  routing T_13_29.sp4_v_t_37 <X> T_13_29.sp4_v_b_0
 (12 0)  (666 464)  (666 464)  routing T_13_29.sp4_v_b_8 <X> T_13_29.sp4_h_r_2
 (28 0)  (682 464)  (682 464)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 464)  (683 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 464)  (684 464)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 464)  (685 464)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 464)  (686 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 464)  (688 464)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (38 0)  (692 464)  (692 464)  LC_0 Logic Functioning bit
 (47 0)  (701 464)  (701 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (665 465)  (665 465)  routing T_13_29.sp4_v_b_8 <X> T_13_29.sp4_h_r_2
 (13 1)  (667 465)  (667 465)  routing T_13_29.sp4_v_b_8 <X> T_13_29.sp4_h_r_2
 (17 1)  (671 465)  (671 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (676 465)  (676 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 465)  (679 465)  routing T_13_29.sp4_r_v_b_33 <X> T_13_29.lc_trk_g0_2
 (27 1)  (681 465)  (681 465)  routing T_13_29.lc_trk_g1_1 <X> T_13_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 465)  (683 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 465)  (685 465)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 465)  (686 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 465)  (687 465)  routing T_13_29.lc_trk_g3_1 <X> T_13_29.input_2_0
 (34 1)  (688 465)  (688 465)  routing T_13_29.lc_trk_g3_1 <X> T_13_29.input_2_0
 (38 1)  (692 465)  (692 465)  LC_0 Logic Functioning bit
 (39 1)  (693 465)  (693 465)  LC_0 Logic Functioning bit
 (48 1)  (702 465)  (702 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (707 465)  (707 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 466)  (654 466)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (2 2)  (656 466)  (656 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (662 466)  (662 466)  routing T_13_29.sp4_v_t_42 <X> T_13_29.sp4_h_l_36
 (9 2)  (663 466)  (663 466)  routing T_13_29.sp4_v_t_42 <X> T_13_29.sp4_h_l_36
 (10 2)  (664 466)  (664 466)  routing T_13_29.sp4_v_t_42 <X> T_13_29.sp4_h_l_36
 (22 2)  (676 466)  (676 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 466)  (677 466)  routing T_13_29.sp4_v_b_23 <X> T_13_29.lc_trk_g0_7
 (24 2)  (678 466)  (678 466)  routing T_13_29.sp4_v_b_23 <X> T_13_29.lc_trk_g0_7
 (25 2)  (679 466)  (679 466)  routing T_13_29.sp4_h_l_11 <X> T_13_29.lc_trk_g0_6
 (26 2)  (680 466)  (680 466)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 466)  (681 466)  routing T_13_29.lc_trk_g3_5 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 466)  (682 466)  routing T_13_29.lc_trk_g3_5 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 466)  (683 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 466)  (684 466)  routing T_13_29.lc_trk_g3_5 <X> T_13_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 466)  (686 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 466)  (688 466)  routing T_13_29.lc_trk_g1_1 <X> T_13_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 466)  (690 466)  LC_1 Logic Functioning bit
 (38 2)  (692 466)  (692 466)  LC_1 Logic Functioning bit
 (47 2)  (701 466)  (701 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (705 466)  (705 466)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (654 467)  (654 467)  routing T_13_29.glb_netwk_3 <X> T_13_29.wire_logic_cluster/lc_7/clk
 (14 3)  (668 467)  (668 467)  routing T_13_29.sp4_r_v_b_28 <X> T_13_29.lc_trk_g0_4
 (17 3)  (671 467)  (671 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (676 467)  (676 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (677 467)  (677 467)  routing T_13_29.sp4_h_l_11 <X> T_13_29.lc_trk_g0_6
 (24 3)  (678 467)  (678 467)  routing T_13_29.sp4_h_l_11 <X> T_13_29.lc_trk_g0_6
 (25 3)  (679 467)  (679 467)  routing T_13_29.sp4_h_l_11 <X> T_13_29.lc_trk_g0_6
 (26 3)  (680 467)  (680 467)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 467)  (681 467)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 467)  (683 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (48 3)  (702 467)  (702 467)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (707 467)  (707 467)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (655 468)  (655 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (6 4)  (660 468)  (660 468)  routing T_13_29.sp4_h_r_10 <X> T_13_29.sp4_v_b_3
 (17 4)  (671 468)  (671 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (676 468)  (676 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 468)  (677 468)  routing T_13_29.sp4_v_b_19 <X> T_13_29.lc_trk_g1_3
 (24 4)  (678 468)  (678 468)  routing T_13_29.sp4_v_b_19 <X> T_13_29.lc_trk_g1_3
 (26 4)  (680 468)  (680 468)  routing T_13_29.lc_trk_g0_6 <X> T_13_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 468)  (681 468)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 468)  (682 468)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 468)  (683 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 468)  (686 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 468)  (687 468)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 468)  (689 468)  routing T_13_29.lc_trk_g2_4 <X> T_13_29.input_2_2
 (38 4)  (692 468)  (692 468)  LC_2 Logic Functioning bit
 (39 4)  (693 468)  (693 468)  LC_2 Logic Functioning bit
 (42 4)  (696 468)  (696 468)  LC_2 Logic Functioning bit
 (43 4)  (697 468)  (697 468)  LC_2 Logic Functioning bit
 (1 5)  (655 469)  (655 469)  routing T_13_29.lc_trk_g0_2 <X> T_13_29.wire_logic_cluster/lc_7/cen
 (13 5)  (667 469)  (667 469)  routing T_13_29.sp4_v_t_37 <X> T_13_29.sp4_h_r_5
 (26 5)  (680 469)  (680 469)  routing T_13_29.lc_trk_g0_6 <X> T_13_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 469)  (683 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 469)  (685 469)  routing T_13_29.lc_trk_g2_3 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 469)  (686 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 469)  (687 469)  routing T_13_29.lc_trk_g2_4 <X> T_13_29.input_2_2
 (36 5)  (690 469)  (690 469)  LC_2 Logic Functioning bit
 (37 5)  (691 469)  (691 469)  LC_2 Logic Functioning bit
 (40 5)  (694 469)  (694 469)  LC_2 Logic Functioning bit
 (41 5)  (695 469)  (695 469)  LC_2 Logic Functioning bit
 (51 5)  (705 469)  (705 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (659 470)  (659 470)  routing T_13_29.sp4_v_t_38 <X> T_13_29.sp4_h_l_38
 (8 6)  (662 470)  (662 470)  routing T_13_29.sp4_v_t_47 <X> T_13_29.sp4_h_l_41
 (9 6)  (663 470)  (663 470)  routing T_13_29.sp4_v_t_47 <X> T_13_29.sp4_h_l_41
 (10 6)  (664 470)  (664 470)  routing T_13_29.sp4_v_t_47 <X> T_13_29.sp4_h_l_41
 (26 6)  (680 470)  (680 470)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 470)  (683 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 470)  (684 470)  routing T_13_29.lc_trk_g0_4 <X> T_13_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 470)  (686 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 470)  (687 470)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 470)  (688 470)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 470)  (692 470)  LC_3 Logic Functioning bit
 (39 6)  (693 470)  (693 470)  LC_3 Logic Functioning bit
 (42 6)  (696 470)  (696 470)  LC_3 Logic Functioning bit
 (43 6)  (697 470)  (697 470)  LC_3 Logic Functioning bit
 (50 6)  (704 470)  (704 470)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (660 471)  (660 471)  routing T_13_29.sp4_v_t_38 <X> T_13_29.sp4_h_l_38
 (22 7)  (676 471)  (676 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (681 471)  (681 471)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 471)  (682 471)  routing T_13_29.lc_trk_g3_4 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 471)  (683 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 471)  (685 471)  routing T_13_29.lc_trk_g3_3 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 471)  (690 471)  LC_3 Logic Functioning bit
 (37 7)  (691 471)  (691 471)  LC_3 Logic Functioning bit
 (40 7)  (694 471)  (694 471)  LC_3 Logic Functioning bit
 (41 7)  (695 471)  (695 471)  LC_3 Logic Functioning bit
 (9 8)  (663 472)  (663 472)  routing T_13_29.sp4_v_t_42 <X> T_13_29.sp4_h_r_7
 (14 8)  (668 472)  (668 472)  routing T_13_29.sp12_v_b_0 <X> T_13_29.lc_trk_g2_0
 (22 8)  (676 472)  (676 472)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 472)  (677 472)  routing T_13_29.sp12_v_b_19 <X> T_13_29.lc_trk_g2_3
 (29 8)  (683 472)  (683 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 472)  (684 472)  routing T_13_29.lc_trk_g0_7 <X> T_13_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 472)  (685 472)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 472)  (686 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 472)  (687 472)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 472)  (692 472)  LC_4 Logic Functioning bit
 (39 8)  (693 472)  (693 472)  LC_4 Logic Functioning bit
 (50 8)  (704 472)  (704 472)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 473)  (668 473)  routing T_13_29.sp12_v_b_0 <X> T_13_29.lc_trk_g2_0
 (15 9)  (669 473)  (669 473)  routing T_13_29.sp12_v_b_0 <X> T_13_29.lc_trk_g2_0
 (17 9)  (671 473)  (671 473)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (21 9)  (675 473)  (675 473)  routing T_13_29.sp12_v_b_19 <X> T_13_29.lc_trk_g2_3
 (22 9)  (676 473)  (676 473)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (677 473)  (677 473)  routing T_13_29.sp12_v_t_9 <X> T_13_29.lc_trk_g2_2
 (29 9)  (683 473)  (683 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 473)  (684 473)  routing T_13_29.lc_trk_g0_7 <X> T_13_29.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 473)  (690 473)  LC_4 Logic Functioning bit
 (37 9)  (691 473)  (691 473)  LC_4 Logic Functioning bit
 (4 10)  (658 474)  (658 474)  routing T_13_29.sp4_v_b_10 <X> T_13_29.sp4_v_t_43
 (5 10)  (659 474)  (659 474)  routing T_13_29.sp4_v_t_37 <X> T_13_29.sp4_h_l_43
 (6 10)  (660 474)  (660 474)  routing T_13_29.sp4_v_b_10 <X> T_13_29.sp4_v_t_43
 (14 10)  (668 474)  (668 474)  routing T_13_29.sp4_v_t_17 <X> T_13_29.lc_trk_g2_4
 (16 10)  (670 474)  (670 474)  routing T_13_29.sp12_v_b_21 <X> T_13_29.lc_trk_g2_5
 (17 10)  (671 474)  (671 474)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (676 474)  (676 474)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (677 474)  (677 474)  routing T_13_29.sp12_v_b_23 <X> T_13_29.lc_trk_g2_7
 (26 10)  (680 474)  (680 474)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 474)  (681 474)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 474)  (683 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 474)  (686 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 474)  (688 474)  routing T_13_29.lc_trk_g1_1 <X> T_13_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 474)  (690 474)  LC_5 Logic Functioning bit
 (38 10)  (692 474)  (692 474)  LC_5 Logic Functioning bit
 (42 10)  (696 474)  (696 474)  LC_5 Logic Functioning bit
 (43 10)  (697 474)  (697 474)  LC_5 Logic Functioning bit
 (45 10)  (699 474)  (699 474)  LC_5 Logic Functioning bit
 (50 10)  (704 474)  (704 474)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 474)  (705 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (658 475)  (658 475)  routing T_13_29.sp4_v_t_37 <X> T_13_29.sp4_h_l_43
 (6 11)  (660 475)  (660 475)  routing T_13_29.sp4_v_t_37 <X> T_13_29.sp4_h_l_43
 (16 11)  (670 475)  (670 475)  routing T_13_29.sp4_v_t_17 <X> T_13_29.lc_trk_g2_4
 (17 11)  (671 475)  (671 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (672 475)  (672 475)  routing T_13_29.sp12_v_b_21 <X> T_13_29.lc_trk_g2_5
 (21 11)  (675 475)  (675 475)  routing T_13_29.sp12_v_b_23 <X> T_13_29.lc_trk_g2_7
 (26 11)  (680 475)  (680 475)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 475)  (681 475)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 475)  (683 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 475)  (684 475)  routing T_13_29.lc_trk_g1_3 <X> T_13_29.wire_logic_cluster/lc_5/in_1
 (42 11)  (696 475)  (696 475)  LC_5 Logic Functioning bit
 (43 11)  (697 475)  (697 475)  LC_5 Logic Functioning bit
 (46 11)  (700 475)  (700 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (665 476)  (665 476)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11
 (13 12)  (667 476)  (667 476)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11
 (14 12)  (668 476)  (668 476)  routing T_13_29.sp4_h_r_40 <X> T_13_29.lc_trk_g3_0
 (17 12)  (671 476)  (671 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 476)  (672 476)  routing T_13_29.wire_logic_cluster/lc_1/out <X> T_13_29.lc_trk_g3_1
 (22 12)  (676 476)  (676 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (682 476)  (682 476)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 476)  (683 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 476)  (684 476)  routing T_13_29.lc_trk_g2_5 <X> T_13_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 476)  (685 476)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 476)  (686 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 476)  (688 476)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (51 12)  (705 476)  (705 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (666 477)  (666 477)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11
 (14 13)  (668 477)  (668 477)  routing T_13_29.sp4_h_r_40 <X> T_13_29.lc_trk_g3_0
 (15 13)  (669 477)  (669 477)  routing T_13_29.sp4_h_r_40 <X> T_13_29.lc_trk_g3_0
 (16 13)  (670 477)  (670 477)  routing T_13_29.sp4_h_r_40 <X> T_13_29.lc_trk_g3_0
 (17 13)  (671 477)  (671 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (681 477)  (681 477)  routing T_13_29.lc_trk_g1_1 <X> T_13_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 477)  (683 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 477)  (685 477)  routing T_13_29.lc_trk_g1_6 <X> T_13_29.wire_logic_cluster/lc_6/in_3
 (41 13)  (695 477)  (695 477)  LC_6 Logic Functioning bit
 (43 13)  (697 477)  (697 477)  LC_6 Logic Functioning bit
 (16 14)  (670 478)  (670 478)  routing T_13_29.sp12_v_b_21 <X> T_13_29.lc_trk_g3_5
 (17 14)  (671 478)  (671 478)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (680 478)  (680 478)  routing T_13_29.lc_trk_g2_7 <X> T_13_29.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 478)  (682 478)  routing T_13_29.lc_trk_g2_2 <X> T_13_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 478)  (683 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 478)  (686 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 478)  (687 478)  routing T_13_29.lc_trk_g2_0 <X> T_13_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 478)  (690 478)  LC_7 Logic Functioning bit
 (37 14)  (691 478)  (691 478)  LC_7 Logic Functioning bit
 (38 14)  (692 478)  (692 478)  LC_7 Logic Functioning bit
 (39 14)  (693 478)  (693 478)  LC_7 Logic Functioning bit
 (50 14)  (704 478)  (704 478)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 478)  (705 478)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (668 479)  (668 479)  routing T_13_29.tnl_op_4 <X> T_13_29.lc_trk_g3_4
 (15 15)  (669 479)  (669 479)  routing T_13_29.tnl_op_4 <X> T_13_29.lc_trk_g3_4
 (17 15)  (671 479)  (671 479)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (672 479)  (672 479)  routing T_13_29.sp12_v_b_21 <X> T_13_29.lc_trk_g3_5
 (26 15)  (680 479)  (680 479)  routing T_13_29.lc_trk_g2_7 <X> T_13_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 479)  (682 479)  routing T_13_29.lc_trk_g2_7 <X> T_13_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 479)  (683 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 479)  (684 479)  routing T_13_29.lc_trk_g2_2 <X> T_13_29.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 479)  (690 479)  LC_7 Logic Functioning bit
 (37 15)  (691 479)  (691 479)  LC_7 Logic Functioning bit
 (38 15)  (692 479)  (692 479)  LC_7 Logic Functioning bit
 (39 15)  (693 479)  (693 479)  LC_7 Logic Functioning bit
 (43 15)  (697 479)  (697 479)  LC_7 Logic Functioning bit


LogicTile_14_29

 (15 0)  (723 464)  (723 464)  routing T_14_29.sp4_h_r_1 <X> T_14_29.lc_trk_g0_1
 (16 0)  (724 464)  (724 464)  routing T_14_29.sp4_h_r_1 <X> T_14_29.lc_trk_g0_1
 (17 0)  (725 464)  (725 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (729 464)  (729 464)  routing T_14_29.lft_op_3 <X> T_14_29.lc_trk_g0_3
 (22 0)  (730 464)  (730 464)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 464)  (732 464)  routing T_14_29.lft_op_3 <X> T_14_29.lc_trk_g0_3
 (26 0)  (734 464)  (734 464)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 464)  (735 464)  routing T_14_29.lc_trk_g3_6 <X> T_14_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 464)  (736 464)  routing T_14_29.lc_trk_g3_6 <X> T_14_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 464)  (737 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 464)  (738 464)  routing T_14_29.lc_trk_g3_6 <X> T_14_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 464)  (739 464)  routing T_14_29.lc_trk_g0_7 <X> T_14_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 464)  (740 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (42 0)  (750 464)  (750 464)  LC_0 Logic Functioning bit
 (18 1)  (726 465)  (726 465)  routing T_14_29.sp4_h_r_1 <X> T_14_29.lc_trk_g0_1
 (27 1)  (735 465)  (735 465)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 465)  (736 465)  routing T_14_29.lc_trk_g3_5 <X> T_14_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 465)  (737 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 465)  (738 465)  routing T_14_29.lc_trk_g3_6 <X> T_14_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 465)  (739 465)  routing T_14_29.lc_trk_g0_7 <X> T_14_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 465)  (740 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 465)  (742 465)  routing T_14_29.lc_trk_g1_1 <X> T_14_29.input_2_0
 (36 1)  (744 465)  (744 465)  LC_0 Logic Functioning bit
 (38 1)  (746 465)  (746 465)  LC_0 Logic Functioning bit
 (43 1)  (751 465)  (751 465)  LC_0 Logic Functioning bit
 (53 1)  (761 465)  (761 465)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 466)  (708 466)  routing T_14_29.glb_netwk_3 <X> T_14_29.wire_logic_cluster/lc_7/clk
 (2 2)  (710 466)  (710 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (714 466)  (714 466)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_v_t_37
 (9 2)  (717 466)  (717 466)  routing T_14_29.sp4_v_b_1 <X> T_14_29.sp4_h_l_36
 (14 2)  (722 466)  (722 466)  routing T_14_29.sp4_v_t_1 <X> T_14_29.lc_trk_g0_4
 (17 2)  (725 466)  (725 466)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 466)  (726 466)  routing T_14_29.wire_logic_cluster/lc_5/out <X> T_14_29.lc_trk_g0_5
 (21 2)  (729 466)  (729 466)  routing T_14_29.sp4_h_l_2 <X> T_14_29.lc_trk_g0_7
 (22 2)  (730 466)  (730 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 466)  (731 466)  routing T_14_29.sp4_h_l_2 <X> T_14_29.lc_trk_g0_7
 (24 2)  (732 466)  (732 466)  routing T_14_29.sp4_h_l_2 <X> T_14_29.lc_trk_g0_7
 (25 2)  (733 466)  (733 466)  routing T_14_29.sp4_v_t_3 <X> T_14_29.lc_trk_g0_6
 (26 2)  (734 466)  (734 466)  routing T_14_29.lc_trk_g0_5 <X> T_14_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 466)  (735 466)  routing T_14_29.lc_trk_g3_1 <X> T_14_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 466)  (736 466)  routing T_14_29.lc_trk_g3_1 <X> T_14_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 466)  (737 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 466)  (739 466)  routing T_14_29.lc_trk_g0_6 <X> T_14_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 466)  (740 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 466)  (744 466)  LC_1 Logic Functioning bit
 (38 2)  (746 466)  (746 466)  LC_1 Logic Functioning bit
 (41 2)  (749 466)  (749 466)  LC_1 Logic Functioning bit
 (43 2)  (751 466)  (751 466)  LC_1 Logic Functioning bit
 (0 3)  (708 467)  (708 467)  routing T_14_29.glb_netwk_3 <X> T_14_29.wire_logic_cluster/lc_7/clk
 (5 3)  (713 467)  (713 467)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_v_t_37
 (14 3)  (722 467)  (722 467)  routing T_14_29.sp4_v_t_1 <X> T_14_29.lc_trk_g0_4
 (16 3)  (724 467)  (724 467)  routing T_14_29.sp4_v_t_1 <X> T_14_29.lc_trk_g0_4
 (17 3)  (725 467)  (725 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (730 467)  (730 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 467)  (731 467)  routing T_14_29.sp4_v_t_3 <X> T_14_29.lc_trk_g0_6
 (25 3)  (733 467)  (733 467)  routing T_14_29.sp4_v_t_3 <X> T_14_29.lc_trk_g0_6
 (29 3)  (737 467)  (737 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 467)  (739 467)  routing T_14_29.lc_trk_g0_6 <X> T_14_29.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 467)  (745 467)  LC_1 Logic Functioning bit
 (39 3)  (747 467)  (747 467)  LC_1 Logic Functioning bit
 (41 3)  (749 467)  (749 467)  LC_1 Logic Functioning bit
 (43 3)  (751 467)  (751 467)  LC_1 Logic Functioning bit
 (0 4)  (708 468)  (708 468)  routing T_14_29.lc_trk_g3_3 <X> T_14_29.wire_logic_cluster/lc_7/cen
 (1 4)  (709 468)  (709 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 468)  (722 468)  routing T_14_29.sp4_h_l_5 <X> T_14_29.lc_trk_g1_0
 (17 4)  (725 468)  (725 468)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 468)  (726 468)  routing T_14_29.wire_logic_cluster/lc_1/out <X> T_14_29.lc_trk_g1_1
 (29 4)  (737 468)  (737 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 468)  (740 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 468)  (742 468)  routing T_14_29.lc_trk_g1_0 <X> T_14_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 468)  (745 468)  LC_2 Logic Functioning bit
 (39 4)  (747 468)  (747 468)  LC_2 Logic Functioning bit
 (41 4)  (749 468)  (749 468)  LC_2 Logic Functioning bit
 (43 4)  (751 468)  (751 468)  LC_2 Logic Functioning bit
 (0 5)  (708 469)  (708 469)  routing T_14_29.lc_trk_g3_3 <X> T_14_29.wire_logic_cluster/lc_7/cen
 (1 5)  (709 469)  (709 469)  routing T_14_29.lc_trk_g3_3 <X> T_14_29.wire_logic_cluster/lc_7/cen
 (14 5)  (722 469)  (722 469)  routing T_14_29.sp4_h_l_5 <X> T_14_29.lc_trk_g1_0
 (15 5)  (723 469)  (723 469)  routing T_14_29.sp4_h_l_5 <X> T_14_29.lc_trk_g1_0
 (16 5)  (724 469)  (724 469)  routing T_14_29.sp4_h_l_5 <X> T_14_29.lc_trk_g1_0
 (17 5)  (725 469)  (725 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (37 5)  (745 469)  (745 469)  LC_2 Logic Functioning bit
 (39 5)  (747 469)  (747 469)  LC_2 Logic Functioning bit
 (41 5)  (749 469)  (749 469)  LC_2 Logic Functioning bit
 (43 5)  (751 469)  (751 469)  LC_2 Logic Functioning bit
 (11 6)  (719 470)  (719 470)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_v_t_40
 (13 6)  (721 470)  (721 470)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_v_t_40
 (14 6)  (722 470)  (722 470)  routing T_14_29.wire_logic_cluster/lc_4/out <X> T_14_29.lc_trk_g1_4
 (26 6)  (734 470)  (734 470)  routing T_14_29.lc_trk_g1_6 <X> T_14_29.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 470)  (739 470)  routing T_14_29.lc_trk_g2_4 <X> T_14_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 470)  (740 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 470)  (741 470)  routing T_14_29.lc_trk_g2_4 <X> T_14_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 470)  (744 470)  LC_3 Logic Functioning bit
 (39 6)  (747 470)  (747 470)  LC_3 Logic Functioning bit
 (41 6)  (749 470)  (749 470)  LC_3 Logic Functioning bit
 (42 6)  (750 470)  (750 470)  LC_3 Logic Functioning bit
 (50 6)  (758 470)  (758 470)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (716 471)  (716 471)  routing T_14_29.sp4_h_l_41 <X> T_14_29.sp4_v_t_41
 (17 7)  (725 471)  (725 471)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 471)  (730 471)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 471)  (732 471)  routing T_14_29.bot_op_6 <X> T_14_29.lc_trk_g1_6
 (26 7)  (734 471)  (734 471)  routing T_14_29.lc_trk_g1_6 <X> T_14_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 471)  (735 471)  routing T_14_29.lc_trk_g1_6 <X> T_14_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 471)  (737 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 471)  (745 471)  LC_3 Logic Functioning bit
 (38 7)  (746 471)  (746 471)  LC_3 Logic Functioning bit
 (40 7)  (748 471)  (748 471)  LC_3 Logic Functioning bit
 (43 7)  (751 471)  (751 471)  LC_3 Logic Functioning bit
 (8 8)  (716 472)  (716 472)  routing T_14_29.sp4_h_l_46 <X> T_14_29.sp4_h_r_7
 (10 8)  (718 472)  (718 472)  routing T_14_29.sp4_h_l_46 <X> T_14_29.sp4_h_r_7
 (25 8)  (733 472)  (733 472)  routing T_14_29.sp4_h_r_34 <X> T_14_29.lc_trk_g2_2
 (26 8)  (734 472)  (734 472)  routing T_14_29.lc_trk_g0_4 <X> T_14_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 472)  (735 472)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 472)  (736 472)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 472)  (737 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 472)  (740 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (746 472)  (746 472)  LC_4 Logic Functioning bit
 (39 8)  (747 472)  (747 472)  LC_4 Logic Functioning bit
 (42 8)  (750 472)  (750 472)  LC_4 Logic Functioning bit
 (43 8)  (751 472)  (751 472)  LC_4 Logic Functioning bit
 (45 8)  (753 472)  (753 472)  LC_4 Logic Functioning bit
 (50 8)  (758 472)  (758 472)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (721 473)  (721 473)  routing T_14_29.sp4_v_t_38 <X> T_14_29.sp4_h_r_8
 (22 9)  (730 473)  (730 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 473)  (731 473)  routing T_14_29.sp4_h_r_34 <X> T_14_29.lc_trk_g2_2
 (24 9)  (732 473)  (732 473)  routing T_14_29.sp4_h_r_34 <X> T_14_29.lc_trk_g2_2
 (29 9)  (737 473)  (737 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 473)  (739 473)  routing T_14_29.lc_trk_g0_3 <X> T_14_29.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 473)  (744 473)  LC_4 Logic Functioning bit
 (37 9)  (745 473)  (745 473)  LC_4 Logic Functioning bit
 (40 9)  (748 473)  (748 473)  LC_4 Logic Functioning bit
 (41 9)  (749 473)  (749 473)  LC_4 Logic Functioning bit
 (5 10)  (713 474)  (713 474)  routing T_14_29.sp4_v_b_6 <X> T_14_29.sp4_h_l_43
 (15 10)  (723 474)  (723 474)  routing T_14_29.sp4_v_t_32 <X> T_14_29.lc_trk_g2_5
 (16 10)  (724 474)  (724 474)  routing T_14_29.sp4_v_t_32 <X> T_14_29.lc_trk_g2_5
 (17 10)  (725 474)  (725 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (734 474)  (734 474)  routing T_14_29.lc_trk_g2_5 <X> T_14_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 474)  (735 474)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 474)  (736 474)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 474)  (737 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 474)  (738 474)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 474)  (740 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 474)  (741 474)  routing T_14_29.lc_trk_g2_2 <X> T_14_29.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 474)  (748 474)  LC_5 Logic Functioning bit
 (41 10)  (749 474)  (749 474)  LC_5 Logic Functioning bit
 (42 10)  (750 474)  (750 474)  LC_5 Logic Functioning bit
 (43 10)  (751 474)  (751 474)  LC_5 Logic Functioning bit
 (45 10)  (753 474)  (753 474)  LC_5 Logic Functioning bit
 (14 11)  (722 475)  (722 475)  routing T_14_29.tnl_op_4 <X> T_14_29.lc_trk_g2_4
 (15 11)  (723 475)  (723 475)  routing T_14_29.tnl_op_4 <X> T_14_29.lc_trk_g2_4
 (17 11)  (725 475)  (725 475)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (28 11)  (736 475)  (736 475)  routing T_14_29.lc_trk_g2_5 <X> T_14_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 475)  (737 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 475)  (738 475)  routing T_14_29.lc_trk_g3_7 <X> T_14_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 475)  (739 475)  routing T_14_29.lc_trk_g2_2 <X> T_14_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 475)  (744 475)  LC_5 Logic Functioning bit
 (37 11)  (745 475)  (745 475)  LC_5 Logic Functioning bit
 (38 11)  (746 475)  (746 475)  LC_5 Logic Functioning bit
 (39 11)  (747 475)  (747 475)  LC_5 Logic Functioning bit
 (12 12)  (720 476)  (720 476)  routing T_14_29.sp4_v_b_11 <X> T_14_29.sp4_h_r_11
 (14 12)  (722 476)  (722 476)  routing T_14_29.sp4_v_b_24 <X> T_14_29.lc_trk_g3_0
 (15 12)  (723 476)  (723 476)  routing T_14_29.sp4_h_r_41 <X> T_14_29.lc_trk_g3_1
 (16 12)  (724 476)  (724 476)  routing T_14_29.sp4_h_r_41 <X> T_14_29.lc_trk_g3_1
 (17 12)  (725 476)  (725 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 476)  (726 476)  routing T_14_29.sp4_h_r_41 <X> T_14_29.lc_trk_g3_1
 (22 12)  (730 476)  (730 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (734 476)  (734 476)  routing T_14_29.lc_trk_g0_6 <X> T_14_29.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 476)  (739 476)  routing T_14_29.lc_trk_g1_4 <X> T_14_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 476)  (740 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 476)  (742 476)  routing T_14_29.lc_trk_g1_4 <X> T_14_29.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 476)  (745 476)  LC_6 Logic Functioning bit
 (39 12)  (747 476)  (747 476)  LC_6 Logic Functioning bit
 (11 13)  (719 477)  (719 477)  routing T_14_29.sp4_v_b_11 <X> T_14_29.sp4_h_r_11
 (16 13)  (724 477)  (724 477)  routing T_14_29.sp4_v_b_24 <X> T_14_29.lc_trk_g3_0
 (17 13)  (725 477)  (725 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (726 477)  (726 477)  routing T_14_29.sp4_h_r_41 <X> T_14_29.lc_trk_g3_1
 (21 13)  (729 477)  (729 477)  routing T_14_29.sp4_r_v_b_43 <X> T_14_29.lc_trk_g3_3
 (26 13)  (734 477)  (734 477)  routing T_14_29.lc_trk_g0_6 <X> T_14_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 477)  (737 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 477)  (744 477)  LC_6 Logic Functioning bit
 (38 13)  (746 477)  (746 477)  LC_6 Logic Functioning bit
 (5 14)  (713 478)  (713 478)  routing T_14_29.sp4_v_b_9 <X> T_14_29.sp4_h_l_44
 (6 14)  (714 478)  (714 478)  routing T_14_29.sp4_v_b_6 <X> T_14_29.sp4_v_t_44
 (17 14)  (725 478)  (725 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (729 478)  (729 478)  routing T_14_29.sp12_v_b_7 <X> T_14_29.lc_trk_g3_7
 (22 14)  (730 478)  (730 478)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (732 478)  (732 478)  routing T_14_29.sp12_v_b_7 <X> T_14_29.lc_trk_g3_7
 (25 14)  (733 478)  (733 478)  routing T_14_29.wire_logic_cluster/lc_6/out <X> T_14_29.lc_trk_g3_6
 (5 15)  (713 479)  (713 479)  routing T_14_29.sp4_v_b_6 <X> T_14_29.sp4_v_t_44
 (10 15)  (718 479)  (718 479)  routing T_14_29.sp4_h_l_40 <X> T_14_29.sp4_v_t_47
 (21 15)  (729 479)  (729 479)  routing T_14_29.sp12_v_b_7 <X> T_14_29.lc_trk_g3_7
 (22 15)  (730 479)  (730 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_29

 (9 0)  (771 464)  (771 464)  routing T_15_29.sp4_v_t_36 <X> T_15_29.sp4_h_r_1
 (13 0)  (775 464)  (775 464)  routing T_15_29.sp4_h_l_39 <X> T_15_29.sp4_v_b_2
 (15 0)  (777 464)  (777 464)  routing T_15_29.sp4_h_r_1 <X> T_15_29.lc_trk_g0_1
 (16 0)  (778 464)  (778 464)  routing T_15_29.sp4_h_r_1 <X> T_15_29.lc_trk_g0_1
 (17 0)  (779 464)  (779 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (787 464)  (787 464)  routing T_15_29.lft_op_2 <X> T_15_29.lc_trk_g0_2
 (12 1)  (774 465)  (774 465)  routing T_15_29.sp4_h_l_39 <X> T_15_29.sp4_v_b_2
 (14 1)  (776 465)  (776 465)  routing T_15_29.sp4_r_v_b_35 <X> T_15_29.lc_trk_g0_0
 (17 1)  (779 465)  (779 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (780 465)  (780 465)  routing T_15_29.sp4_h_r_1 <X> T_15_29.lc_trk_g0_1
 (22 1)  (784 465)  (784 465)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 465)  (786 465)  routing T_15_29.lft_op_2 <X> T_15_29.lc_trk_g0_2
 (0 2)  (762 466)  (762 466)  routing T_15_29.glb_netwk_3 <X> T_15_29.wire_logic_cluster/lc_7/clk
 (2 2)  (764 466)  (764 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (771 466)  (771 466)  routing T_15_29.sp4_h_r_10 <X> T_15_29.sp4_h_l_36
 (10 2)  (772 466)  (772 466)  routing T_15_29.sp4_h_r_10 <X> T_15_29.sp4_h_l_36
 (13 2)  (775 466)  (775 466)  routing T_15_29.sp4_h_r_2 <X> T_15_29.sp4_v_t_39
 (14 2)  (776 466)  (776 466)  routing T_15_29.wire_logic_cluster/lc_4/out <X> T_15_29.lc_trk_g0_4
 (25 2)  (787 466)  (787 466)  routing T_15_29.sp4_v_b_6 <X> T_15_29.lc_trk_g0_6
 (29 2)  (791 466)  (791 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 466)  (793 466)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 466)  (794 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 466)  (795 466)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 466)  (796 466)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 466)  (800 466)  LC_1 Logic Functioning bit
 (39 2)  (801 466)  (801 466)  LC_1 Logic Functioning bit
 (42 2)  (804 466)  (804 466)  LC_1 Logic Functioning bit
 (43 2)  (805 466)  (805 466)  LC_1 Logic Functioning bit
 (0 3)  (762 467)  (762 467)  routing T_15_29.glb_netwk_3 <X> T_15_29.wire_logic_cluster/lc_7/clk
 (12 3)  (774 467)  (774 467)  routing T_15_29.sp4_h_r_2 <X> T_15_29.sp4_v_t_39
 (17 3)  (779 467)  (779 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 467)  (784 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (785 467)  (785 467)  routing T_15_29.sp4_v_b_6 <X> T_15_29.lc_trk_g0_6
 (26 3)  (788 467)  (788 467)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 467)  (789 467)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 467)  (790 467)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 467)  (791 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 467)  (792 467)  routing T_15_29.lc_trk_g0_2 <X> T_15_29.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 467)  (793 467)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 467)  (794 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 467)  (795 467)  routing T_15_29.lc_trk_g2_1 <X> T_15_29.input_2_1
 (36 3)  (798 467)  (798 467)  LC_1 Logic Functioning bit
 (37 3)  (799 467)  (799 467)  LC_1 Logic Functioning bit
 (40 3)  (802 467)  (802 467)  LC_1 Logic Functioning bit
 (41 3)  (803 467)  (803 467)  LC_1 Logic Functioning bit
 (0 4)  (762 468)  (762 468)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_7/cen
 (1 4)  (763 468)  (763 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (779 468)  (779 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (29 4)  (791 468)  (791 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 468)  (793 468)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 468)  (794 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 468)  (795 468)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 468)  (800 468)  LC_2 Logic Functioning bit
 (39 4)  (801 468)  (801 468)  LC_2 Logic Functioning bit
 (42 4)  (804 468)  (804 468)  LC_2 Logic Functioning bit
 (43 4)  (805 468)  (805 468)  LC_2 Logic Functioning bit
 (45 4)  (807 468)  (807 468)  LC_2 Logic Functioning bit
 (50 4)  (812 468)  (812 468)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (762 469)  (762 469)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_7/cen
 (1 5)  (763 469)  (763 469)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_7/cen
 (22 5)  (784 469)  (784 469)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 469)  (786 469)  routing T_15_29.top_op_2 <X> T_15_29.lc_trk_g1_2
 (25 5)  (787 469)  (787 469)  routing T_15_29.top_op_2 <X> T_15_29.lc_trk_g1_2
 (27 5)  (789 469)  (789 469)  routing T_15_29.lc_trk_g1_1 <X> T_15_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 469)  (791 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 469)  (793 469)  routing T_15_29.lc_trk_g2_7 <X> T_15_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 469)  (798 469)  LC_2 Logic Functioning bit
 (37 5)  (799 469)  (799 469)  LC_2 Logic Functioning bit
 (40 5)  (802 469)  (802 469)  LC_2 Logic Functioning bit
 (41 5)  (803 469)  (803 469)  LC_2 Logic Functioning bit
 (6 6)  (768 470)  (768 470)  routing T_15_29.sp4_v_b_0 <X> T_15_29.sp4_v_t_38
 (11 6)  (773 470)  (773 470)  routing T_15_29.sp4_h_r_11 <X> T_15_29.sp4_v_t_40
 (13 6)  (775 470)  (775 470)  routing T_15_29.sp4_h_r_11 <X> T_15_29.sp4_v_t_40
 (16 6)  (778 470)  (778 470)  routing T_15_29.sp12_h_r_13 <X> T_15_29.lc_trk_g1_5
 (17 6)  (779 470)  (779 470)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (784 470)  (784 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (788 470)  (788 470)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 470)  (791 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 470)  (792 470)  routing T_15_29.lc_trk_g0_6 <X> T_15_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 470)  (793 470)  routing T_15_29.lc_trk_g3_5 <X> T_15_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 470)  (794 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 470)  (795 470)  routing T_15_29.lc_trk_g3_5 <X> T_15_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 470)  (796 470)  routing T_15_29.lc_trk_g3_5 <X> T_15_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 470)  (798 470)  LC_3 Logic Functioning bit
 (37 6)  (799 470)  (799 470)  LC_3 Logic Functioning bit
 (38 6)  (800 470)  (800 470)  LC_3 Logic Functioning bit
 (39 6)  (801 470)  (801 470)  LC_3 Logic Functioning bit
 (45 6)  (807 470)  (807 470)  LC_3 Logic Functioning bit
 (51 6)  (813 470)  (813 470)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (767 471)  (767 471)  routing T_15_29.sp4_v_b_0 <X> T_15_29.sp4_v_t_38
 (12 7)  (774 471)  (774 471)  routing T_15_29.sp4_h_r_11 <X> T_15_29.sp4_v_t_40
 (13 7)  (775 471)  (775 471)  routing T_15_29.sp4_v_b_0 <X> T_15_29.sp4_h_l_40
 (26 7)  (788 471)  (788 471)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 471)  (789 471)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 471)  (790 471)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 471)  (791 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 471)  (792 471)  routing T_15_29.lc_trk_g0_6 <X> T_15_29.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 471)  (802 471)  LC_3 Logic Functioning bit
 (41 7)  (803 471)  (803 471)  LC_3 Logic Functioning bit
 (42 7)  (804 471)  (804 471)  LC_3 Logic Functioning bit
 (43 7)  (805 471)  (805 471)  LC_3 Logic Functioning bit
 (17 8)  (779 472)  (779 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (783 472)  (783 472)  routing T_15_29.sp4_v_t_14 <X> T_15_29.lc_trk_g2_3
 (22 8)  (784 472)  (784 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 472)  (785 472)  routing T_15_29.sp4_v_t_14 <X> T_15_29.lc_trk_g2_3
 (27 8)  (789 472)  (789 472)  routing T_15_29.lc_trk_g3_4 <X> T_15_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 472)  (790 472)  routing T_15_29.lc_trk_g3_4 <X> T_15_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 472)  (791 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 472)  (792 472)  routing T_15_29.lc_trk_g3_4 <X> T_15_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 472)  (794 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 472)  (795 472)  routing T_15_29.lc_trk_g2_3 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 472)  (798 472)  LC_4 Logic Functioning bit
 (37 8)  (799 472)  (799 472)  LC_4 Logic Functioning bit
 (38 8)  (800 472)  (800 472)  LC_4 Logic Functioning bit
 (39 8)  (801 472)  (801 472)  LC_4 Logic Functioning bit
 (29 9)  (791 473)  (791 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 473)  (793 473)  routing T_15_29.lc_trk_g2_3 <X> T_15_29.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 473)  (802 473)  LC_4 Logic Functioning bit
 (41 9)  (803 473)  (803 473)  LC_4 Logic Functioning bit
 (42 9)  (804 473)  (804 473)  LC_4 Logic Functioning bit
 (43 9)  (805 473)  (805 473)  LC_4 Logic Functioning bit
 (15 10)  (777 474)  (777 474)  routing T_15_29.sp4_h_r_45 <X> T_15_29.lc_trk_g2_5
 (16 10)  (778 474)  (778 474)  routing T_15_29.sp4_h_r_45 <X> T_15_29.lc_trk_g2_5
 (17 10)  (779 474)  (779 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 474)  (780 474)  routing T_15_29.sp4_h_r_45 <X> T_15_29.lc_trk_g2_5
 (21 10)  (783 474)  (783 474)  routing T_15_29.bnl_op_7 <X> T_15_29.lc_trk_g2_7
 (22 10)  (784 474)  (784 474)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (789 474)  (789 474)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 474)  (790 474)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 474)  (791 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 474)  (792 474)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 474)  (793 474)  routing T_15_29.lc_trk_g1_7 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 474)  (794 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 474)  (796 474)  routing T_15_29.lc_trk_g1_7 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 474)  (798 474)  LC_5 Logic Functioning bit
 (39 10)  (801 474)  (801 474)  LC_5 Logic Functioning bit
 (50 10)  (812 474)  (812 474)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (780 475)  (780 475)  routing T_15_29.sp4_h_r_45 <X> T_15_29.lc_trk_g2_5
 (21 11)  (783 475)  (783 475)  routing T_15_29.bnl_op_7 <X> T_15_29.lc_trk_g2_7
 (30 11)  (792 475)  (792 475)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 475)  (793 475)  routing T_15_29.lc_trk_g1_7 <X> T_15_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 475)  (798 475)  LC_5 Logic Functioning bit
 (39 11)  (801 475)  (801 475)  LC_5 Logic Functioning bit
 (46 11)  (808 475)  (808 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (774 476)  (774 476)  routing T_15_29.sp4_h_l_45 <X> T_15_29.sp4_h_r_11
 (22 12)  (784 476)  (784 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 476)  (785 476)  routing T_15_29.sp4_v_t_30 <X> T_15_29.lc_trk_g3_3
 (24 12)  (786 476)  (786 476)  routing T_15_29.sp4_v_t_30 <X> T_15_29.lc_trk_g3_3
 (26 12)  (788 476)  (788 476)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 476)  (789 476)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 476)  (790 476)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 476)  (791 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 476)  (793 476)  routing T_15_29.lc_trk_g2_5 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 476)  (794 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 476)  (795 476)  routing T_15_29.lc_trk_g2_5 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 476)  (798 476)  LC_6 Logic Functioning bit
 (37 12)  (799 476)  (799 476)  LC_6 Logic Functioning bit
 (38 12)  (800 476)  (800 476)  LC_6 Logic Functioning bit
 (39 12)  (801 476)  (801 476)  LC_6 Logic Functioning bit
 (13 13)  (775 477)  (775 477)  routing T_15_29.sp4_h_l_45 <X> T_15_29.sp4_h_r_11
 (22 13)  (784 477)  (784 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (788 477)  (788 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 477)  (789 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 477)  (790 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 477)  (791 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 477)  (792 477)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 477)  (802 477)  LC_6 Logic Functioning bit
 (41 13)  (803 477)  (803 477)  LC_6 Logic Functioning bit
 (42 13)  (804 477)  (804 477)  LC_6 Logic Functioning bit
 (43 13)  (805 477)  (805 477)  LC_6 Logic Functioning bit
 (15 14)  (777 478)  (777 478)  routing T_15_29.sp4_h_l_24 <X> T_15_29.lc_trk_g3_5
 (16 14)  (778 478)  (778 478)  routing T_15_29.sp4_h_l_24 <X> T_15_29.lc_trk_g3_5
 (17 14)  (779 478)  (779 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 478)  (780 478)  routing T_15_29.sp4_h_l_24 <X> T_15_29.lc_trk_g3_5
 (22 14)  (784 478)  (784 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 478)  (785 478)  routing T_15_29.sp4_h_r_31 <X> T_15_29.lc_trk_g3_7
 (24 14)  (786 478)  (786 478)  routing T_15_29.sp4_h_r_31 <X> T_15_29.lc_trk_g3_7
 (25 14)  (787 478)  (787 478)  routing T_15_29.wire_logic_cluster/lc_6/out <X> T_15_29.lc_trk_g3_6
 (29 14)  (791 478)  (791 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 478)  (792 478)  routing T_15_29.lc_trk_g0_4 <X> T_15_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 478)  (793 478)  routing T_15_29.lc_trk_g1_5 <X> T_15_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 478)  (794 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 478)  (796 478)  routing T_15_29.lc_trk_g1_5 <X> T_15_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 478)  (798 478)  LC_7 Logic Functioning bit
 (37 14)  (799 478)  (799 478)  LC_7 Logic Functioning bit
 (40 14)  (802 478)  (802 478)  LC_7 Logic Functioning bit
 (41 14)  (803 478)  (803 478)  LC_7 Logic Functioning bit
 (45 14)  (807 478)  (807 478)  LC_7 Logic Functioning bit
 (50 14)  (812 478)  (812 478)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (770 479)  (770 479)  routing T_15_29.sp4_h_l_47 <X> T_15_29.sp4_v_t_47
 (14 15)  (776 479)  (776 479)  routing T_15_29.sp12_v_b_20 <X> T_15_29.lc_trk_g3_4
 (16 15)  (778 479)  (778 479)  routing T_15_29.sp12_v_b_20 <X> T_15_29.lc_trk_g3_4
 (17 15)  (779 479)  (779 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (783 479)  (783 479)  routing T_15_29.sp4_h_r_31 <X> T_15_29.lc_trk_g3_7
 (22 15)  (784 479)  (784 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 479)  (788 479)  routing T_15_29.lc_trk_g1_2 <X> T_15_29.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 479)  (789 479)  routing T_15_29.lc_trk_g1_2 <X> T_15_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 479)  (791 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (38 15)  (800 479)  (800 479)  LC_7 Logic Functioning bit
 (39 15)  (801 479)  (801 479)  LC_7 Logic Functioning bit
 (42 15)  (804 479)  (804 479)  LC_7 Logic Functioning bit
 (43 15)  (805 479)  (805 479)  LC_7 Logic Functioning bit
 (48 15)  (810 479)  (810 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_29

 (6 0)  (822 464)  (822 464)  routing T_16_29.sp4_v_t_44 <X> T_16_29.sp4_v_b_0
 (8 0)  (824 464)  (824 464)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_h_r_1
 (9 0)  (825 464)  (825 464)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_h_r_1
 (10 0)  (826 464)  (826 464)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_h_r_1
 (27 0)  (843 464)  (843 464)  routing T_16_29.lc_trk_g3_0 <X> T_16_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 464)  (844 464)  routing T_16_29.lc_trk_g3_0 <X> T_16_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 464)  (845 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 464)  (848 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 464)  (852 464)  LC_0 Logic Functioning bit
 (39 0)  (855 464)  (855 464)  LC_0 Logic Functioning bit
 (41 0)  (857 464)  (857 464)  LC_0 Logic Functioning bit
 (42 0)  (858 464)  (858 464)  LC_0 Logic Functioning bit
 (44 0)  (860 464)  (860 464)  LC_0 Logic Functioning bit
 (45 0)  (861 464)  (861 464)  LC_0 Logic Functioning bit
 (5 1)  (821 465)  (821 465)  routing T_16_29.sp4_v_t_44 <X> T_16_29.sp4_v_b_0
 (36 1)  (852 465)  (852 465)  LC_0 Logic Functioning bit
 (39 1)  (855 465)  (855 465)  LC_0 Logic Functioning bit
 (41 1)  (857 465)  (857 465)  LC_0 Logic Functioning bit
 (42 1)  (858 465)  (858 465)  LC_0 Logic Functioning bit
 (50 1)  (866 465)  (866 465)  Carry_In_Mux bit 

 (0 2)  (816 466)  (816 466)  routing T_16_29.glb_netwk_3 <X> T_16_29.wire_logic_cluster/lc_7/clk
 (2 2)  (818 466)  (818 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 466)  (843 466)  routing T_16_29.lc_trk_g3_1 <X> T_16_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 466)  (844 466)  routing T_16_29.lc_trk_g3_1 <X> T_16_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 466)  (845 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 466)  (848 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 466)  (852 466)  LC_1 Logic Functioning bit
 (39 2)  (855 466)  (855 466)  LC_1 Logic Functioning bit
 (41 2)  (857 466)  (857 466)  LC_1 Logic Functioning bit
 (42 2)  (858 466)  (858 466)  LC_1 Logic Functioning bit
 (44 2)  (860 466)  (860 466)  LC_1 Logic Functioning bit
 (45 2)  (861 466)  (861 466)  LC_1 Logic Functioning bit
 (0 3)  (816 467)  (816 467)  routing T_16_29.glb_netwk_3 <X> T_16_29.wire_logic_cluster/lc_7/clk
 (36 3)  (852 467)  (852 467)  LC_1 Logic Functioning bit
 (39 3)  (855 467)  (855 467)  LC_1 Logic Functioning bit
 (41 3)  (857 467)  (857 467)  LC_1 Logic Functioning bit
 (42 3)  (858 467)  (858 467)  LC_1 Logic Functioning bit
 (21 4)  (837 468)  (837 468)  routing T_16_29.wire_logic_cluster/lc_3/out <X> T_16_29.lc_trk_g1_3
 (22 4)  (838 468)  (838 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 468)  (841 468)  routing T_16_29.wire_logic_cluster/lc_2/out <X> T_16_29.lc_trk_g1_2
 (27 4)  (843 468)  (843 468)  routing T_16_29.lc_trk_g1_2 <X> T_16_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 468)  (845 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 468)  (848 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 468)  (852 468)  LC_2 Logic Functioning bit
 (39 4)  (855 468)  (855 468)  LC_2 Logic Functioning bit
 (41 4)  (857 468)  (857 468)  LC_2 Logic Functioning bit
 (42 4)  (858 468)  (858 468)  LC_2 Logic Functioning bit
 (44 4)  (860 468)  (860 468)  LC_2 Logic Functioning bit
 (45 4)  (861 468)  (861 468)  LC_2 Logic Functioning bit
 (22 5)  (838 469)  (838 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 469)  (846 469)  routing T_16_29.lc_trk_g1_2 <X> T_16_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 469)  (852 469)  LC_2 Logic Functioning bit
 (39 5)  (855 469)  (855 469)  LC_2 Logic Functioning bit
 (41 5)  (857 469)  (857 469)  LC_2 Logic Functioning bit
 (42 5)  (858 469)  (858 469)  LC_2 Logic Functioning bit
 (5 6)  (821 470)  (821 470)  routing T_16_29.sp4_v_t_38 <X> T_16_29.sp4_h_l_38
 (17 6)  (833 470)  (833 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 470)  (834 470)  routing T_16_29.wire_logic_cluster/lc_5/out <X> T_16_29.lc_trk_g1_5
 (25 6)  (841 470)  (841 470)  routing T_16_29.wire_logic_cluster/lc_6/out <X> T_16_29.lc_trk_g1_6
 (27 6)  (843 470)  (843 470)  routing T_16_29.lc_trk_g1_3 <X> T_16_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 470)  (845 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 470)  (848 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 470)  (852 470)  LC_3 Logic Functioning bit
 (39 6)  (855 470)  (855 470)  LC_3 Logic Functioning bit
 (41 6)  (857 470)  (857 470)  LC_3 Logic Functioning bit
 (42 6)  (858 470)  (858 470)  LC_3 Logic Functioning bit
 (44 6)  (860 470)  (860 470)  LC_3 Logic Functioning bit
 (45 6)  (861 470)  (861 470)  LC_3 Logic Functioning bit
 (6 7)  (822 471)  (822 471)  routing T_16_29.sp4_v_t_38 <X> T_16_29.sp4_h_l_38
 (22 7)  (838 471)  (838 471)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 471)  (846 471)  routing T_16_29.lc_trk_g1_3 <X> T_16_29.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 471)  (852 471)  LC_3 Logic Functioning bit
 (39 7)  (855 471)  (855 471)  LC_3 Logic Functioning bit
 (41 7)  (857 471)  (857 471)  LC_3 Logic Functioning bit
 (42 7)  (858 471)  (858 471)  LC_3 Logic Functioning bit
 (8 8)  (824 472)  (824 472)  routing T_16_29.sp4_v_b_1 <X> T_16_29.sp4_h_r_7
 (9 8)  (825 472)  (825 472)  routing T_16_29.sp4_v_b_1 <X> T_16_29.sp4_h_r_7
 (10 8)  (826 472)  (826 472)  routing T_16_29.sp4_v_b_1 <X> T_16_29.sp4_h_r_7
 (27 8)  (843 472)  (843 472)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 472)  (844 472)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 472)  (845 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 472)  (846 472)  routing T_16_29.lc_trk_g3_4 <X> T_16_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 472)  (848 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 472)  (852 472)  LC_4 Logic Functioning bit
 (39 8)  (855 472)  (855 472)  LC_4 Logic Functioning bit
 (41 8)  (857 472)  (857 472)  LC_4 Logic Functioning bit
 (42 8)  (858 472)  (858 472)  LC_4 Logic Functioning bit
 (44 8)  (860 472)  (860 472)  LC_4 Logic Functioning bit
 (45 8)  (861 472)  (861 472)  LC_4 Logic Functioning bit
 (36 9)  (852 473)  (852 473)  LC_4 Logic Functioning bit
 (39 9)  (855 473)  (855 473)  LC_4 Logic Functioning bit
 (41 9)  (857 473)  (857 473)  LC_4 Logic Functioning bit
 (42 9)  (858 473)  (858 473)  LC_4 Logic Functioning bit
 (6 10)  (822 474)  (822 474)  routing T_16_29.sp4_v_b_3 <X> T_16_29.sp4_v_t_43
 (9 10)  (825 474)  (825 474)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_h_l_42
 (27 10)  (843 474)  (843 474)  routing T_16_29.lc_trk_g1_5 <X> T_16_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 474)  (845 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 474)  (846 474)  routing T_16_29.lc_trk_g1_5 <X> T_16_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 474)  (848 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 474)  (852 474)  LC_5 Logic Functioning bit
 (39 10)  (855 474)  (855 474)  LC_5 Logic Functioning bit
 (41 10)  (857 474)  (857 474)  LC_5 Logic Functioning bit
 (42 10)  (858 474)  (858 474)  LC_5 Logic Functioning bit
 (44 10)  (860 474)  (860 474)  LC_5 Logic Functioning bit
 (45 10)  (861 474)  (861 474)  LC_5 Logic Functioning bit
 (5 11)  (821 475)  (821 475)  routing T_16_29.sp4_v_b_3 <X> T_16_29.sp4_v_t_43
 (36 11)  (852 475)  (852 475)  LC_5 Logic Functioning bit
 (39 11)  (855 475)  (855 475)  LC_5 Logic Functioning bit
 (41 11)  (857 475)  (857 475)  LC_5 Logic Functioning bit
 (42 11)  (858 475)  (858 475)  LC_5 Logic Functioning bit
 (14 12)  (830 476)  (830 476)  routing T_16_29.wire_logic_cluster/lc_0/out <X> T_16_29.lc_trk_g3_0
 (17 12)  (833 476)  (833 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 476)  (834 476)  routing T_16_29.wire_logic_cluster/lc_1/out <X> T_16_29.lc_trk_g3_1
 (27 12)  (843 476)  (843 476)  routing T_16_29.lc_trk_g1_6 <X> T_16_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 476)  (845 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 476)  (846 476)  routing T_16_29.lc_trk_g1_6 <X> T_16_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 476)  (848 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 476)  (852 476)  LC_6 Logic Functioning bit
 (39 12)  (855 476)  (855 476)  LC_6 Logic Functioning bit
 (41 12)  (857 476)  (857 476)  LC_6 Logic Functioning bit
 (42 12)  (858 476)  (858 476)  LC_6 Logic Functioning bit
 (44 12)  (860 476)  (860 476)  LC_6 Logic Functioning bit
 (45 12)  (861 476)  (861 476)  LC_6 Logic Functioning bit
 (17 13)  (833 477)  (833 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 477)  (846 477)  routing T_16_29.lc_trk_g1_6 <X> T_16_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 477)  (852 477)  LC_6 Logic Functioning bit
 (39 13)  (855 477)  (855 477)  LC_6 Logic Functioning bit
 (41 13)  (857 477)  (857 477)  LC_6 Logic Functioning bit
 (42 13)  (858 477)  (858 477)  LC_6 Logic Functioning bit
 (14 14)  (830 478)  (830 478)  routing T_16_29.wire_logic_cluster/lc_4/out <X> T_16_29.lc_trk_g3_4
 (21 14)  (837 478)  (837 478)  routing T_16_29.wire_logic_cluster/lc_7/out <X> T_16_29.lc_trk_g3_7
 (22 14)  (838 478)  (838 478)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 478)  (843 478)  routing T_16_29.lc_trk_g3_7 <X> T_16_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 478)  (844 478)  routing T_16_29.lc_trk_g3_7 <X> T_16_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 478)  (845 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 478)  (846 478)  routing T_16_29.lc_trk_g3_7 <X> T_16_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 478)  (848 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 478)  (852 478)  LC_7 Logic Functioning bit
 (39 14)  (855 478)  (855 478)  LC_7 Logic Functioning bit
 (41 14)  (857 478)  (857 478)  LC_7 Logic Functioning bit
 (42 14)  (858 478)  (858 478)  LC_7 Logic Functioning bit
 (44 14)  (860 478)  (860 478)  LC_7 Logic Functioning bit
 (45 14)  (861 478)  (861 478)  LC_7 Logic Functioning bit
 (17 15)  (833 479)  (833 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 479)  (846 479)  routing T_16_29.lc_trk_g3_7 <X> T_16_29.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 479)  (852 479)  LC_7 Logic Functioning bit
 (39 15)  (855 479)  (855 479)  LC_7 Logic Functioning bit
 (41 15)  (857 479)  (857 479)  LC_7 Logic Functioning bit
 (42 15)  (858 479)  (858 479)  LC_7 Logic Functioning bit


LogicTile_17_29

 (22 3)  (896 467)  (896 467)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (897 467)  (897 467)  routing T_17_29.sp12_h_r_14 <X> T_17_29.lc_trk_g0_6
 (22 4)  (896 468)  (896 468)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (897 468)  (897 468)  routing T_17_29.sp12_h_l_16 <X> T_17_29.lc_trk_g1_3
 (27 4)  (901 468)  (901 468)  routing T_17_29.lc_trk_g3_2 <X> T_17_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 468)  (902 468)  routing T_17_29.lc_trk_g3_2 <X> T_17_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 468)  (903 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 468)  (906 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 468)  (907 468)  routing T_17_29.lc_trk_g2_1 <X> T_17_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 468)  (909 468)  routing T_17_29.lc_trk_g0_6 <X> T_17_29.input_2_2
 (38 4)  (912 468)  (912 468)  LC_2 Logic Functioning bit
 (39 4)  (913 468)  (913 468)  LC_2 Logic Functioning bit
 (42 4)  (916 468)  (916 468)  LC_2 Logic Functioning bit
 (43 4)  (917 468)  (917 468)  LC_2 Logic Functioning bit
 (52 4)  (926 468)  (926 468)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (895 469)  (895 469)  routing T_17_29.sp12_h_l_16 <X> T_17_29.lc_trk_g1_3
 (26 5)  (900 469)  (900 469)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 469)  (901 469)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 469)  (903 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 469)  (904 469)  routing T_17_29.lc_trk_g3_2 <X> T_17_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 469)  (906 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (909 469)  (909 469)  routing T_17_29.lc_trk_g0_6 <X> T_17_29.input_2_2
 (36 5)  (910 469)  (910 469)  LC_2 Logic Functioning bit
 (37 5)  (911 469)  (911 469)  LC_2 Logic Functioning bit
 (40 5)  (914 469)  (914 469)  LC_2 Logic Functioning bit
 (41 5)  (915 469)  (915 469)  LC_2 Logic Functioning bit
 (47 5)  (921 469)  (921 469)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 8)  (890 472)  (890 472)  routing T_17_29.sp4_v_t_12 <X> T_17_29.lc_trk_g2_1
 (17 8)  (891 472)  (891 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 472)  (892 472)  routing T_17_29.sp4_v_t_12 <X> T_17_29.lc_trk_g2_1
 (25 10)  (899 474)  (899 474)  routing T_17_29.sp4_h_r_46 <X> T_17_29.lc_trk_g2_6
 (27 10)  (901 474)  (901 474)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 474)  (903 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 474)  (905 474)  routing T_17_29.lc_trk_g2_6 <X> T_17_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 474)  (906 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 474)  (907 474)  routing T_17_29.lc_trk_g2_6 <X> T_17_29.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 474)  (911 474)  LC_5 Logic Functioning bit
 (39 10)  (913 474)  (913 474)  LC_5 Logic Functioning bit
 (41 10)  (915 474)  (915 474)  LC_5 Logic Functioning bit
 (43 10)  (917 474)  (917 474)  LC_5 Logic Functioning bit
 (46 10)  (920 474)  (920 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (925 474)  (925 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (896 475)  (896 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 475)  (897 475)  routing T_17_29.sp4_h_r_46 <X> T_17_29.lc_trk_g2_6
 (24 11)  (898 475)  (898 475)  routing T_17_29.sp4_h_r_46 <X> T_17_29.lc_trk_g2_6
 (25 11)  (899 475)  (899 475)  routing T_17_29.sp4_h_r_46 <X> T_17_29.lc_trk_g2_6
 (30 11)  (904 475)  (904 475)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 475)  (905 475)  routing T_17_29.lc_trk_g2_6 <X> T_17_29.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 475)  (911 475)  LC_5 Logic Functioning bit
 (39 11)  (913 475)  (913 475)  LC_5 Logic Functioning bit
 (41 11)  (915 475)  (915 475)  LC_5 Logic Functioning bit
 (43 11)  (917 475)  (917 475)  LC_5 Logic Functioning bit
 (25 12)  (899 476)  (899 476)  routing T_17_29.sp4_h_r_42 <X> T_17_29.lc_trk_g3_2
 (22 13)  (896 477)  (896 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 477)  (897 477)  routing T_17_29.sp4_h_r_42 <X> T_17_29.lc_trk_g3_2
 (24 13)  (898 477)  (898 477)  routing T_17_29.sp4_h_r_42 <X> T_17_29.lc_trk_g3_2
 (25 13)  (899 477)  (899 477)  routing T_17_29.sp4_h_r_42 <X> T_17_29.lc_trk_g3_2


LogicTile_18_29

 (26 0)  (954 464)  (954 464)  routing T_18_29.lc_trk_g0_4 <X> T_18_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 464)  (955 464)  routing T_18_29.lc_trk_g3_4 <X> T_18_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 464)  (956 464)  routing T_18_29.lc_trk_g3_4 <X> T_18_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 464)  (957 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 464)  (958 464)  routing T_18_29.lc_trk_g3_4 <X> T_18_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 464)  (960 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 464)  (961 464)  routing T_18_29.lc_trk_g2_1 <X> T_18_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 464)  (963 464)  routing T_18_29.lc_trk_g3_7 <X> T_18_29.input_2_0
 (38 0)  (966 464)  (966 464)  LC_0 Logic Functioning bit
 (39 0)  (967 464)  (967 464)  LC_0 Logic Functioning bit
 (29 1)  (957 465)  (957 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 465)  (960 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 465)  (961 465)  routing T_18_29.lc_trk_g3_7 <X> T_18_29.input_2_0
 (34 1)  (962 465)  (962 465)  routing T_18_29.lc_trk_g3_7 <X> T_18_29.input_2_0
 (35 1)  (963 465)  (963 465)  routing T_18_29.lc_trk_g3_7 <X> T_18_29.input_2_0
 (36 1)  (964 465)  (964 465)  LC_0 Logic Functioning bit
 (37 1)  (965 465)  (965 465)  LC_0 Logic Functioning bit
 (51 1)  (979 465)  (979 465)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 3)  (942 467)  (942 467)  routing T_18_29.sp4_h_r_4 <X> T_18_29.lc_trk_g0_4
 (15 3)  (943 467)  (943 467)  routing T_18_29.sp4_h_r_4 <X> T_18_29.lc_trk_g0_4
 (16 3)  (944 467)  (944 467)  routing T_18_29.sp4_h_r_4 <X> T_18_29.lc_trk_g0_4
 (17 3)  (945 467)  (945 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (936 468)  (936 468)  routing T_18_29.sp4_h_l_45 <X> T_18_29.sp4_h_r_4
 (10 4)  (938 468)  (938 468)  routing T_18_29.sp4_h_l_45 <X> T_18_29.sp4_h_r_4
 (15 8)  (943 472)  (943 472)  routing T_18_29.sp4_h_r_25 <X> T_18_29.lc_trk_g2_1
 (16 8)  (944 472)  (944 472)  routing T_18_29.sp4_h_r_25 <X> T_18_29.lc_trk_g2_1
 (17 8)  (945 472)  (945 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (946 473)  (946 473)  routing T_18_29.sp4_h_r_25 <X> T_18_29.lc_trk_g2_1
 (14 14)  (942 478)  (942 478)  routing T_18_29.sp4_h_r_36 <X> T_18_29.lc_trk_g3_4
 (22 14)  (950 478)  (950 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 478)  (951 478)  routing T_18_29.sp4_h_r_31 <X> T_18_29.lc_trk_g3_7
 (24 14)  (952 478)  (952 478)  routing T_18_29.sp4_h_r_31 <X> T_18_29.lc_trk_g3_7
 (15 15)  (943 479)  (943 479)  routing T_18_29.sp4_h_r_36 <X> T_18_29.lc_trk_g3_4
 (16 15)  (944 479)  (944 479)  routing T_18_29.sp4_h_r_36 <X> T_18_29.lc_trk_g3_4
 (17 15)  (945 479)  (945 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (949 479)  (949 479)  routing T_18_29.sp4_h_r_31 <X> T_18_29.lc_trk_g3_7


IO_Tile_0_28

 (4 0)  (13 448)  (13 448)  routing T_0_28.span4_vert_b_8 <X> T_0_28.lc_trk_g0_0
 (5 1)  (12 449)  (12 449)  routing T_0_28.span4_vert_b_8 <X> T_0_28.lc_trk_g0_0
 (7 1)  (10 449)  (10 449)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0
 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_horz_39 <X> T_0_28.lc_trk_g0_7
 (6 6)  (11 454)  (11 454)  routing T_0_28.span4_horz_39 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (9 454)  (9 454)  routing T_0_28.span4_horz_39 <X> T_0_28.lc_trk_g0_7
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (12 0)  (30 448)  (30 448)  routing T_1_28.sp4_v_b_2 <X> T_1_28.sp4_h_r_2
 (21 0)  (39 448)  (39 448)  routing T_1_28.sp12_h_r_3 <X> T_1_28.lc_trk_g0_3
 (22 0)  (40 448)  (40 448)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (42 448)  (42 448)  routing T_1_28.sp12_h_r_3 <X> T_1_28.lc_trk_g0_3
 (31 0)  (49 448)  (49 448)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 448)  (50 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 448)  (52 448)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 448)  (53 448)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_0
 (36 0)  (54 448)  (54 448)  LC_0 Logic Functioning bit
 (37 0)  (55 448)  (55 448)  LC_0 Logic Functioning bit
 (38 0)  (56 448)  (56 448)  LC_0 Logic Functioning bit
 (42 0)  (60 448)  (60 448)  LC_0 Logic Functioning bit
 (11 1)  (29 449)  (29 449)  routing T_1_28.sp4_v_b_2 <X> T_1_28.sp4_h_r_2
 (14 1)  (32 449)  (32 449)  routing T_1_28.sp4_h_r_0 <X> T_1_28.lc_trk_g0_0
 (15 1)  (33 449)  (33 449)  routing T_1_28.sp4_h_r_0 <X> T_1_28.lc_trk_g0_0
 (16 1)  (34 449)  (34 449)  routing T_1_28.sp4_h_r_0 <X> T_1_28.lc_trk_g0_0
 (17 1)  (35 449)  (35 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (39 449)  (39 449)  routing T_1_28.sp12_h_r_3 <X> T_1_28.lc_trk_g0_3
 (29 1)  (47 449)  (47 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 449)  (49 449)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 449)  (50 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (51 449)  (51 449)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_0
 (34 1)  (52 449)  (52 449)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_0
 (36 1)  (54 449)  (54 449)  LC_0 Logic Functioning bit
 (37 1)  (55 449)  (55 449)  LC_0 Logic Functioning bit
 (39 1)  (57 449)  (57 449)  LC_0 Logic Functioning bit
 (43 1)  (61 449)  (61 449)  LC_0 Logic Functioning bit
 (0 2)  (18 450)  (18 450)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (2 2)  (20 450)  (20 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (30 450)  (30 450)  routing T_1_28.sp4_v_t_45 <X> T_1_28.sp4_h_l_39
 (17 2)  (35 450)  (35 450)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 450)  (36 450)  routing T_1_28.bnr_op_5 <X> T_1_28.lc_trk_g0_5
 (25 2)  (43 450)  (43 450)  routing T_1_28.bnr_op_6 <X> T_1_28.lc_trk_g0_6
 (29 2)  (47 450)  (47 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 450)  (49 450)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 450)  (50 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 450)  (52 450)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 450)  (54 450)  LC_1 Logic Functioning bit
 (37 2)  (55 450)  (55 450)  LC_1 Logic Functioning bit
 (38 2)  (56 450)  (56 450)  LC_1 Logic Functioning bit
 (39 2)  (57 450)  (57 450)  LC_1 Logic Functioning bit
 (41 2)  (59 450)  (59 450)  LC_1 Logic Functioning bit
 (43 2)  (61 450)  (61 450)  LC_1 Logic Functioning bit
 (0 3)  (18 451)  (18 451)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (11 3)  (29 451)  (29 451)  routing T_1_28.sp4_v_t_45 <X> T_1_28.sp4_h_l_39
 (13 3)  (31 451)  (31 451)  routing T_1_28.sp4_v_t_45 <X> T_1_28.sp4_h_l_39
 (18 3)  (36 451)  (36 451)  routing T_1_28.bnr_op_5 <X> T_1_28.lc_trk_g0_5
 (22 3)  (40 451)  (40 451)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (43 451)  (43 451)  routing T_1_28.bnr_op_6 <X> T_1_28.lc_trk_g0_6
 (26 3)  (44 451)  (44 451)  routing T_1_28.lc_trk_g0_3 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 451)  (47 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 451)  (49 451)  routing T_1_28.lc_trk_g1_7 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (37 3)  (55 451)  (55 451)  LC_1 Logic Functioning bit
 (39 3)  (57 451)  (57 451)  LC_1 Logic Functioning bit
 (47 3)  (65 451)  (65 451)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (32 452)  (32 452)  routing T_1_28.sp4_h_r_8 <X> T_1_28.lc_trk_g1_0
 (15 4)  (33 452)  (33 452)  routing T_1_28.sp4_h_l_4 <X> T_1_28.lc_trk_g1_1
 (16 4)  (34 452)  (34 452)  routing T_1_28.sp4_h_l_4 <X> T_1_28.lc_trk_g1_1
 (17 4)  (35 452)  (35 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (36 452)  (36 452)  routing T_1_28.sp4_h_l_4 <X> T_1_28.lc_trk_g1_1
 (28 4)  (46 452)  (46 452)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 452)  (47 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 452)  (48 452)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 452)  (49 452)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 452)  (50 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 452)  (51 452)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 452)  (52 452)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 452)  (53 452)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.input_2_2
 (36 4)  (54 452)  (54 452)  LC_2 Logic Functioning bit
 (41 4)  (59 452)  (59 452)  LC_2 Logic Functioning bit
 (43 4)  (61 452)  (61 452)  LC_2 Logic Functioning bit
 (48 4)  (66 452)  (66 452)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (33 453)  (33 453)  routing T_1_28.sp4_h_r_8 <X> T_1_28.lc_trk_g1_0
 (16 5)  (34 453)  (34 453)  routing T_1_28.sp4_h_r_8 <X> T_1_28.lc_trk_g1_0
 (17 5)  (35 453)  (35 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (36 453)  (36 453)  routing T_1_28.sp4_h_l_4 <X> T_1_28.lc_trk_g1_1
 (29 5)  (47 453)  (47 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 453)  (48 453)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 453)  (49 453)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 453)  (50 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (51 453)  (51 453)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.input_2_2
 (35 5)  (53 453)  (53 453)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.input_2_2
 (36 5)  (54 453)  (54 453)  LC_2 Logic Functioning bit
 (37 5)  (55 453)  (55 453)  LC_2 Logic Functioning bit
 (38 5)  (56 453)  (56 453)  LC_2 Logic Functioning bit
 (40 5)  (58 453)  (58 453)  LC_2 Logic Functioning bit
 (42 5)  (60 453)  (60 453)  LC_2 Logic Functioning bit
 (21 6)  (39 454)  (39 454)  routing T_1_28.bnr_op_7 <X> T_1_28.lc_trk_g1_7
 (22 6)  (40 454)  (40 454)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (43 454)  (43 454)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g1_6
 (29 6)  (47 454)  (47 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 454)  (50 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 454)  (52 454)  routing T_1_28.lc_trk_g1_1 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 454)  (54 454)  LC_3 Logic Functioning bit
 (37 6)  (55 454)  (55 454)  LC_3 Logic Functioning bit
 (38 6)  (56 454)  (56 454)  LC_3 Logic Functioning bit
 (39 6)  (57 454)  (57 454)  LC_3 Logic Functioning bit
 (41 6)  (59 454)  (59 454)  LC_3 Logic Functioning bit
 (43 6)  (61 454)  (61 454)  LC_3 Logic Functioning bit
 (21 7)  (39 455)  (39 455)  routing T_1_28.bnr_op_7 <X> T_1_28.lc_trk_g1_7
 (22 7)  (40 455)  (40 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (41 455)  (41 455)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g1_6
 (25 7)  (43 455)  (43 455)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g1_6
 (27 7)  (45 455)  (45 455)  routing T_1_28.lc_trk_g1_0 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 455)  (47 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (55 455)  (55 455)  LC_3 Logic Functioning bit
 (39 7)  (57 455)  (57 455)  LC_3 Logic Functioning bit
 (15 8)  (33 456)  (33 456)  routing T_1_28.rgt_op_1 <X> T_1_28.lc_trk_g2_1
 (17 8)  (35 456)  (35 456)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 456)  (36 456)  routing T_1_28.rgt_op_1 <X> T_1_28.lc_trk_g2_1
 (28 8)  (46 456)  (46 456)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 456)  (47 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 456)  (48 456)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 456)  (49 456)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 456)  (50 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 456)  (51 456)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 456)  (52 456)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 456)  (54 456)  LC_4 Logic Functioning bit
 (37 8)  (55 456)  (55 456)  LC_4 Logic Functioning bit
 (41 8)  (59 456)  (59 456)  LC_4 Logic Functioning bit
 (43 8)  (61 456)  (61 456)  LC_4 Logic Functioning bit
 (50 8)  (68 456)  (68 456)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (69 456)  (69 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (47 457)  (47 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 457)  (49 457)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 457)  (54 457)  LC_4 Logic Functioning bit
 (37 9)  (55 457)  (55 457)  LC_4 Logic Functioning bit
 (15 10)  (33 458)  (33 458)  routing T_1_28.tnr_op_5 <X> T_1_28.lc_trk_g2_5
 (17 10)  (35 458)  (35 458)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (39 458)  (39 458)  routing T_1_28.wire_logic_cluster/lc_7/out <X> T_1_28.lc_trk_g2_7
 (22 10)  (40 458)  (40 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (44 458)  (44 458)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 458)  (47 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 458)  (49 458)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 458)  (50 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 458)  (54 458)  LC_5 Logic Functioning bit
 (43 10)  (61 458)  (61 458)  LC_5 Logic Functioning bit
 (47 10)  (65 458)  (65 458)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (32 459)  (32 459)  routing T_1_28.sp4_r_v_b_36 <X> T_1_28.lc_trk_g2_4
 (17 11)  (35 459)  (35 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (40 459)  (40 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (44 459)  (44 459)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 459)  (45 459)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 459)  (46 459)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 459)  (47 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 459)  (49 459)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 459)  (50 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (51 459)  (51 459)  routing T_1_28.lc_trk_g2_1 <X> T_1_28.input_2_5
 (36 11)  (54 459)  (54 459)  LC_5 Logic Functioning bit
 (37 11)  (55 459)  (55 459)  LC_5 Logic Functioning bit
 (38 11)  (56 459)  (56 459)  LC_5 Logic Functioning bit
 (39 11)  (57 459)  (57 459)  LC_5 Logic Functioning bit
 (41 11)  (59 459)  (59 459)  LC_5 Logic Functioning bit
 (43 11)  (61 459)  (61 459)  LC_5 Logic Functioning bit
 (17 12)  (35 460)  (35 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (40 460)  (40 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (41 460)  (41 460)  routing T_1_28.sp4_h_r_27 <X> T_1_28.lc_trk_g3_3
 (24 12)  (42 460)  (42 460)  routing T_1_28.sp4_h_r_27 <X> T_1_28.lc_trk_g3_3
 (27 12)  (45 460)  (45 460)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 460)  (46 460)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 460)  (47 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 460)  (48 460)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 460)  (49 460)  routing T_1_28.lc_trk_g0_5 <X> T_1_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 460)  (50 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (54 460)  (54 460)  LC_6 Logic Functioning bit
 (43 12)  (61 460)  (61 460)  LC_6 Logic Functioning bit
 (21 13)  (39 461)  (39 461)  routing T_1_28.sp4_h_r_27 <X> T_1_28.lc_trk_g3_3
 (29 13)  (47 461)  (47 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 461)  (48 461)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 461)  (50 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (51 461)  (51 461)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.input_2_6
 (34 13)  (52 461)  (52 461)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.input_2_6
 (36 13)  (54 461)  (54 461)  LC_6 Logic Functioning bit
 (37 13)  (55 461)  (55 461)  LC_6 Logic Functioning bit
 (38 13)  (56 461)  (56 461)  LC_6 Logic Functioning bit
 (39 13)  (57 461)  (57 461)  LC_6 Logic Functioning bit
 (40 13)  (58 461)  (58 461)  LC_6 Logic Functioning bit
 (42 13)  (60 461)  (60 461)  LC_6 Logic Functioning bit
 (15 14)  (33 462)  (33 462)  routing T_1_28.sp4_v_t_32 <X> T_1_28.lc_trk_g3_5
 (16 14)  (34 462)  (34 462)  routing T_1_28.sp4_v_t_32 <X> T_1_28.lc_trk_g3_5
 (17 14)  (35 462)  (35 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (43 462)  (43 462)  routing T_1_28.sp12_v_b_6 <X> T_1_28.lc_trk_g3_6
 (26 14)  (44 462)  (44 462)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 462)  (46 462)  routing T_1_28.lc_trk_g2_4 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 462)  (47 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 462)  (48 462)  routing T_1_28.lc_trk_g2_4 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 462)  (50 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 462)  (51 462)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 462)  (52 462)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 462)  (54 462)  LC_7 Logic Functioning bit
 (38 14)  (56 462)  (56 462)  LC_7 Logic Functioning bit
 (41 14)  (59 462)  (59 462)  LC_7 Logic Functioning bit
 (43 14)  (61 462)  (61 462)  LC_7 Logic Functioning bit
 (45 14)  (63 462)  (63 462)  LC_7 Logic Functioning bit
 (22 15)  (40 463)  (40 463)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (42 463)  (42 463)  routing T_1_28.sp12_v_b_6 <X> T_1_28.lc_trk_g3_6
 (25 15)  (43 463)  (43 463)  routing T_1_28.sp12_v_b_6 <X> T_1_28.lc_trk_g3_6
 (26 15)  (44 463)  (44 463)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 463)  (46 463)  routing T_1_28.lc_trk_g2_7 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 463)  (47 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 463)  (49 463)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 463)  (54 463)  LC_7 Logic Functioning bit
 (38 15)  (56 463)  (56 463)  LC_7 Logic Functioning bit
 (40 15)  (58 463)  (58 463)  LC_7 Logic Functioning bit
 (42 15)  (60 463)  (60 463)  LC_7 Logic Functioning bit


LogicTile_2_28

 (11 0)  (83 448)  (83 448)  routing T_2_28.sp4_h_l_45 <X> T_2_28.sp4_v_b_2
 (12 0)  (84 448)  (84 448)  routing T_2_28.sp4_h_l_46 <X> T_2_28.sp4_h_r_2
 (13 0)  (85 448)  (85 448)  routing T_2_28.sp4_h_l_45 <X> T_2_28.sp4_v_b_2
 (14 0)  (86 448)  (86 448)  routing T_2_28.lft_op_0 <X> T_2_28.lc_trk_g0_0
 (25 0)  (97 448)  (97 448)  routing T_2_28.bnr_op_2 <X> T_2_28.lc_trk_g0_2
 (29 0)  (101 448)  (101 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 448)  (102 448)  routing T_2_28.lc_trk_g0_5 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 448)  (103 448)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 448)  (104 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 448)  (106 448)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 448)  (107 448)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.input_2_0
 (36 0)  (108 448)  (108 448)  LC_0 Logic Functioning bit
 (38 0)  (110 448)  (110 448)  LC_0 Logic Functioning bit
 (43 0)  (115 448)  (115 448)  LC_0 Logic Functioning bit
 (12 1)  (84 449)  (84 449)  routing T_2_28.sp4_h_l_45 <X> T_2_28.sp4_v_b_2
 (13 1)  (85 449)  (85 449)  routing T_2_28.sp4_h_l_46 <X> T_2_28.sp4_h_r_2
 (15 1)  (87 449)  (87 449)  routing T_2_28.lft_op_0 <X> T_2_28.lc_trk_g0_0
 (17 1)  (89 449)  (89 449)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (94 449)  (94 449)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (97 449)  (97 449)  routing T_2_28.bnr_op_2 <X> T_2_28.lc_trk_g0_2
 (29 1)  (101 449)  (101 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 449)  (104 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 449)  (105 449)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.input_2_0
 (35 1)  (107 449)  (107 449)  routing T_2_28.lc_trk_g2_6 <X> T_2_28.input_2_0
 (37 1)  (109 449)  (109 449)  LC_0 Logic Functioning bit
 (39 1)  (111 449)  (111 449)  LC_0 Logic Functioning bit
 (43 1)  (115 449)  (115 449)  LC_0 Logic Functioning bit
 (48 1)  (120 449)  (120 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (72 450)  (72 450)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (2 2)  (74 450)  (74 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 450)  (87 450)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g0_5
 (16 2)  (88 450)  (88 450)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g0_5
 (17 2)  (89 450)  (89 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (90 450)  (90 450)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g0_5
 (21 2)  (93 450)  (93 450)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g0_7
 (22 2)  (94 450)  (94 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (95 450)  (95 450)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g0_7
 (24 2)  (96 450)  (96 450)  routing T_2_28.sp4_h_l_2 <X> T_2_28.lc_trk_g0_7
 (27 2)  (99 450)  (99 450)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 450)  (100 450)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 450)  (101 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 450)  (104 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 450)  (105 450)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 450)  (108 450)  LC_1 Logic Functioning bit
 (38 2)  (110 450)  (110 450)  LC_1 Logic Functioning bit
 (41 2)  (113 450)  (113 450)  LC_1 Logic Functioning bit
 (43 2)  (115 450)  (115 450)  LC_1 Logic Functioning bit
 (45 2)  (117 450)  (117 450)  LC_1 Logic Functioning bit
 (0 3)  (72 451)  (72 451)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (26 3)  (98 451)  (98 451)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 451)  (100 451)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 451)  (101 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 451)  (103 451)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 451)  (109 451)  LC_1 Logic Functioning bit
 (39 3)  (111 451)  (111 451)  LC_1 Logic Functioning bit
 (41 3)  (113 451)  (113 451)  LC_1 Logic Functioning bit
 (43 3)  (115 451)  (115 451)  LC_1 Logic Functioning bit
 (14 4)  (86 452)  (86 452)  routing T_2_28.sp4_h_l_5 <X> T_2_28.lc_trk_g1_0
 (21 4)  (93 452)  (93 452)  routing T_2_28.wire_logic_cluster/lc_3/out <X> T_2_28.lc_trk_g1_3
 (22 4)  (94 452)  (94 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (100 452)  (100 452)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 452)  (101 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 452)  (102 452)  routing T_2_28.lc_trk_g2_5 <X> T_2_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 452)  (103 452)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 452)  (104 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 452)  (108 452)  LC_2 Logic Functioning bit
 (37 4)  (109 452)  (109 452)  LC_2 Logic Functioning bit
 (38 4)  (110 452)  (110 452)  LC_2 Logic Functioning bit
 (39 4)  (111 452)  (111 452)  LC_2 Logic Functioning bit
 (53 4)  (125 452)  (125 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (10 5)  (82 453)  (82 453)  routing T_2_28.sp4_h_r_11 <X> T_2_28.sp4_v_b_4
 (12 5)  (84 453)  (84 453)  routing T_2_28.sp4_h_r_5 <X> T_2_28.sp4_v_b_5
 (14 5)  (86 453)  (86 453)  routing T_2_28.sp4_h_l_5 <X> T_2_28.lc_trk_g1_0
 (15 5)  (87 453)  (87 453)  routing T_2_28.sp4_h_l_5 <X> T_2_28.lc_trk_g1_0
 (16 5)  (88 453)  (88 453)  routing T_2_28.sp4_h_l_5 <X> T_2_28.lc_trk_g1_0
 (17 5)  (89 453)  (89 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (98 453)  (98 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 453)  (99 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 453)  (100 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 453)  (101 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 453)  (103 453)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.wire_logic_cluster/lc_2/in_3
 (40 5)  (112 453)  (112 453)  LC_2 Logic Functioning bit
 (41 5)  (113 453)  (113 453)  LC_2 Logic Functioning bit
 (42 5)  (114 453)  (114 453)  LC_2 Logic Functioning bit
 (43 5)  (115 453)  (115 453)  LC_2 Logic Functioning bit
 (52 5)  (124 453)  (124 453)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (87 454)  (87 454)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g1_5
 (16 6)  (88 454)  (88 454)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g1_5
 (17 6)  (89 454)  (89 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (90 454)  (90 454)  routing T_2_28.sp4_h_r_13 <X> T_2_28.lc_trk_g1_5
 (25 6)  (97 454)  (97 454)  routing T_2_28.sp4_h_l_11 <X> T_2_28.lc_trk_g1_6
 (27 6)  (99 454)  (99 454)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 454)  (100 454)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 454)  (101 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 454)  (102 454)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 454)  (104 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 454)  (106 454)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 454)  (108 454)  LC_3 Logic Functioning bit
 (37 6)  (109 454)  (109 454)  LC_3 Logic Functioning bit
 (38 6)  (110 454)  (110 454)  LC_3 Logic Functioning bit
 (39 6)  (111 454)  (111 454)  LC_3 Logic Functioning bit
 (41 6)  (113 454)  (113 454)  LC_3 Logic Functioning bit
 (43 6)  (115 454)  (115 454)  LC_3 Logic Functioning bit
 (45 6)  (117 454)  (117 454)  LC_3 Logic Functioning bit
 (48 6)  (120 454)  (120 454)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (8 7)  (80 455)  (80 455)  routing T_2_28.sp4_h_r_4 <X> T_2_28.sp4_v_t_41
 (9 7)  (81 455)  (81 455)  routing T_2_28.sp4_h_r_4 <X> T_2_28.sp4_v_t_41
 (14 7)  (86 455)  (86 455)  routing T_2_28.sp4_h_r_4 <X> T_2_28.lc_trk_g1_4
 (15 7)  (87 455)  (87 455)  routing T_2_28.sp4_h_r_4 <X> T_2_28.lc_trk_g1_4
 (16 7)  (88 455)  (88 455)  routing T_2_28.sp4_h_r_4 <X> T_2_28.lc_trk_g1_4
 (17 7)  (89 455)  (89 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (94 455)  (94 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (95 455)  (95 455)  routing T_2_28.sp4_h_l_11 <X> T_2_28.lc_trk_g1_6
 (24 7)  (96 455)  (96 455)  routing T_2_28.sp4_h_l_11 <X> T_2_28.lc_trk_g1_6
 (25 7)  (97 455)  (97 455)  routing T_2_28.sp4_h_l_11 <X> T_2_28.lc_trk_g1_6
 (27 7)  (99 455)  (99 455)  routing T_2_28.lc_trk_g1_0 <X> T_2_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 455)  (101 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 455)  (102 455)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 455)  (103 455)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 455)  (108 455)  LC_3 Logic Functioning bit
 (38 7)  (110 455)  (110 455)  LC_3 Logic Functioning bit
 (16 8)  (88 456)  (88 456)  routing T_2_28.sp4_v_t_12 <X> T_2_28.lc_trk_g2_1
 (17 8)  (89 456)  (89 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (90 456)  (90 456)  routing T_2_28.sp4_v_t_12 <X> T_2_28.lc_trk_g2_1
 (22 8)  (94 456)  (94 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (95 456)  (95 456)  routing T_2_28.sp4_v_t_30 <X> T_2_28.lc_trk_g2_3
 (24 8)  (96 456)  (96 456)  routing T_2_28.sp4_v_t_30 <X> T_2_28.lc_trk_g2_3
 (29 8)  (101 456)  (101 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 456)  (102 456)  routing T_2_28.lc_trk_g0_5 <X> T_2_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 456)  (103 456)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 456)  (104 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 456)  (106 456)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 456)  (108 456)  LC_4 Logic Functioning bit
 (37 8)  (109 456)  (109 456)  LC_4 Logic Functioning bit
 (38 8)  (110 456)  (110 456)  LC_4 Logic Functioning bit
 (39 8)  (111 456)  (111 456)  LC_4 Logic Functioning bit
 (41 8)  (113 456)  (113 456)  LC_4 Logic Functioning bit
 (43 8)  (115 456)  (115 456)  LC_4 Logic Functioning bit
 (47 8)  (119 456)  (119 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (94 457)  (94 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (36 9)  (108 457)  (108 457)  LC_4 Logic Functioning bit
 (37 9)  (109 457)  (109 457)  LC_4 Logic Functioning bit
 (38 9)  (110 457)  (110 457)  LC_4 Logic Functioning bit
 (39 9)  (111 457)  (111 457)  LC_4 Logic Functioning bit
 (41 9)  (113 457)  (113 457)  LC_4 Logic Functioning bit
 (43 9)  (115 457)  (115 457)  LC_4 Logic Functioning bit
 (46 9)  (118 457)  (118 457)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (84 458)  (84 458)  routing T_2_28.sp4_v_t_45 <X> T_2_28.sp4_h_l_45
 (13 10)  (85 458)  (85 458)  routing T_2_28.sp4_h_r_8 <X> T_2_28.sp4_v_t_45
 (15 10)  (87 458)  (87 458)  routing T_2_28.sp12_v_t_2 <X> T_2_28.lc_trk_g2_5
 (17 10)  (89 458)  (89 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (90 458)  (90 458)  routing T_2_28.sp12_v_t_2 <X> T_2_28.lc_trk_g2_5
 (26 10)  (98 458)  (98 458)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 458)  (99 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 458)  (100 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 458)  (101 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 458)  (102 458)  routing T_2_28.lc_trk_g3_5 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 458)  (104 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 458)  (105 458)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 458)  (108 458)  LC_5 Logic Functioning bit
 (38 10)  (110 458)  (110 458)  LC_5 Logic Functioning bit
 (41 10)  (113 458)  (113 458)  LC_5 Logic Functioning bit
 (43 10)  (115 458)  (115 458)  LC_5 Logic Functioning bit
 (45 10)  (117 458)  (117 458)  LC_5 Logic Functioning bit
 (11 11)  (83 459)  (83 459)  routing T_2_28.sp4_v_t_45 <X> T_2_28.sp4_h_l_45
 (12 11)  (84 459)  (84 459)  routing T_2_28.sp4_h_r_8 <X> T_2_28.sp4_v_t_45
 (18 11)  (90 459)  (90 459)  routing T_2_28.sp12_v_t_2 <X> T_2_28.lc_trk_g2_5
 (22 11)  (94 459)  (94 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (95 459)  (95 459)  routing T_2_28.sp4_v_b_46 <X> T_2_28.lc_trk_g2_6
 (24 11)  (96 459)  (96 459)  routing T_2_28.sp4_v_b_46 <X> T_2_28.lc_trk_g2_6
 (26 11)  (98 459)  (98 459)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 459)  (99 459)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 459)  (101 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 459)  (103 459)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (37 11)  (109 459)  (109 459)  LC_5 Logic Functioning bit
 (39 11)  (111 459)  (111 459)  LC_5 Logic Functioning bit
 (41 11)  (113 459)  (113 459)  LC_5 Logic Functioning bit
 (43 11)  (115 459)  (115 459)  LC_5 Logic Functioning bit
 (17 12)  (89 460)  (89 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 460)  (90 460)  routing T_2_28.wire_logic_cluster/lc_1/out <X> T_2_28.lc_trk_g3_1
 (21 12)  (93 460)  (93 460)  routing T_2_28.sp12_v_t_0 <X> T_2_28.lc_trk_g3_3
 (22 12)  (94 460)  (94 460)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (96 460)  (96 460)  routing T_2_28.sp12_v_t_0 <X> T_2_28.lc_trk_g3_3
 (27 12)  (99 460)  (99 460)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 460)  (100 460)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 460)  (101 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 460)  (102 460)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 460)  (103 460)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 460)  (104 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 460)  (105 460)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 460)  (106 460)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 460)  (108 460)  LC_6 Logic Functioning bit
 (37 12)  (109 460)  (109 460)  LC_6 Logic Functioning bit
 (38 12)  (110 460)  (110 460)  LC_6 Logic Functioning bit
 (39 12)  (111 460)  (111 460)  LC_6 Logic Functioning bit
 (41 12)  (113 460)  (113 460)  LC_6 Logic Functioning bit
 (43 12)  (115 460)  (115 460)  LC_6 Logic Functioning bit
 (45 12)  (117 460)  (117 460)  LC_6 Logic Functioning bit
 (53 12)  (125 460)  (125 460)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (19 13)  (91 461)  (91 461)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (93 461)  (93 461)  routing T_2_28.sp12_v_t_0 <X> T_2_28.lc_trk_g3_3
 (26 13)  (98 461)  (98 461)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 461)  (100 461)  routing T_2_28.lc_trk_g2_2 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 461)  (101 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 461)  (103 461)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 461)  (108 461)  LC_6 Logic Functioning bit
 (38 13)  (110 461)  (110 461)  LC_6 Logic Functioning bit
 (12 14)  (84 462)  (84 462)  routing T_2_28.sp4_v_t_46 <X> T_2_28.sp4_h_l_46
 (17 14)  (89 462)  (89 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 462)  (90 462)  routing T_2_28.wire_logic_cluster/lc_5/out <X> T_2_28.lc_trk_g3_5
 (22 14)  (94 462)  (94 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (97 462)  (97 462)  routing T_2_28.wire_logic_cluster/lc_6/out <X> T_2_28.lc_trk_g3_6
 (29 14)  (101 462)  (101 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 462)  (103 462)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 462)  (104 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 462)  (106 462)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 462)  (107 462)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.input_2_7
 (36 14)  (108 462)  (108 462)  LC_7 Logic Functioning bit
 (38 14)  (110 462)  (110 462)  LC_7 Logic Functioning bit
 (43 14)  (115 462)  (115 462)  LC_7 Logic Functioning bit
 (11 15)  (83 463)  (83 463)  routing T_2_28.sp4_v_t_46 <X> T_2_28.sp4_h_l_46
 (14 15)  (86 463)  (86 463)  routing T_2_28.sp4_r_v_b_44 <X> T_2_28.lc_trk_g3_4
 (17 15)  (89 463)  (89 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (93 463)  (93 463)  routing T_2_28.sp4_r_v_b_47 <X> T_2_28.lc_trk_g3_7
 (22 15)  (94 463)  (94 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (100 463)  (100 463)  routing T_2_28.lc_trk_g2_1 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 463)  (101 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 463)  (102 463)  routing T_2_28.lc_trk_g0_2 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 463)  (104 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (106 463)  (106 463)  routing T_2_28.lc_trk_g1_4 <X> T_2_28.input_2_7
 (37 15)  (109 463)  (109 463)  LC_7 Logic Functioning bit
 (38 15)  (110 463)  (110 463)  LC_7 Logic Functioning bit
 (42 15)  (114 463)  (114 463)  LC_7 Logic Functioning bit
 (51 15)  (123 463)  (123 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_28

 (3 0)  (129 448)  (129 448)  routing T_3_28.sp12_h_r_0 <X> T_3_28.sp12_v_b_0
 (9 0)  (135 448)  (135 448)  routing T_3_28.sp4_v_t_36 <X> T_3_28.sp4_h_r_1
 (22 0)  (148 448)  (148 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (151 448)  (151 448)  routing T_3_28.sp4_v_b_10 <X> T_3_28.lc_trk_g0_2
 (27 0)  (153 448)  (153 448)  routing T_3_28.lc_trk_g3_2 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 448)  (154 448)  routing T_3_28.lc_trk_g3_2 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 448)  (155 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 448)  (158 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 448)  (160 448)  routing T_3_28.lc_trk_g1_0 <X> T_3_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 448)  (162 448)  LC_0 Logic Functioning bit
 (37 0)  (163 448)  (163 448)  LC_0 Logic Functioning bit
 (38 0)  (164 448)  (164 448)  LC_0 Logic Functioning bit
 (39 0)  (165 448)  (165 448)  LC_0 Logic Functioning bit
 (41 0)  (167 448)  (167 448)  LC_0 Logic Functioning bit
 (43 0)  (169 448)  (169 448)  LC_0 Logic Functioning bit
 (45 0)  (171 448)  (171 448)  LC_0 Logic Functioning bit
 (3 1)  (129 449)  (129 449)  routing T_3_28.sp12_h_r_0 <X> T_3_28.sp12_v_b_0
 (22 1)  (148 449)  (148 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (149 449)  (149 449)  routing T_3_28.sp4_v_b_10 <X> T_3_28.lc_trk_g0_2
 (25 1)  (151 449)  (151 449)  routing T_3_28.sp4_v_b_10 <X> T_3_28.lc_trk_g0_2
 (26 1)  (152 449)  (152 449)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 449)  (155 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 449)  (156 449)  routing T_3_28.lc_trk_g3_2 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (36 1)  (162 449)  (162 449)  LC_0 Logic Functioning bit
 (38 1)  (164 449)  (164 449)  LC_0 Logic Functioning bit
 (47 1)  (173 449)  (173 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (126 450)  (126 450)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (128 450)  (128 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 450)  (140 450)  routing T_3_28.wire_logic_cluster/lc_4/out <X> T_3_28.lc_trk_g0_4
 (27 2)  (153 450)  (153 450)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 450)  (154 450)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 450)  (155 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 450)  (158 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 450)  (162 450)  LC_1 Logic Functioning bit
 (38 2)  (164 450)  (164 450)  LC_1 Logic Functioning bit
 (41 2)  (167 450)  (167 450)  LC_1 Logic Functioning bit
 (43 2)  (169 450)  (169 450)  LC_1 Logic Functioning bit
 (45 2)  (171 450)  (171 450)  LC_1 Logic Functioning bit
 (0 3)  (126 451)  (126 451)  routing T_3_28.glb_netwk_3 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (8 3)  (134 451)  (134 451)  routing T_3_28.sp4_v_b_10 <X> T_3_28.sp4_v_t_36
 (10 3)  (136 451)  (136 451)  routing T_3_28.sp4_v_b_10 <X> T_3_28.sp4_v_t_36
 (17 3)  (143 451)  (143 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (152 451)  (152 451)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 451)  (154 451)  routing T_3_28.lc_trk_g2_3 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 451)  (155 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 451)  (157 451)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (37 3)  (163 451)  (163 451)  LC_1 Logic Functioning bit
 (39 3)  (165 451)  (165 451)  LC_1 Logic Functioning bit
 (41 3)  (167 451)  (167 451)  LC_1 Logic Functioning bit
 (43 3)  (169 451)  (169 451)  LC_1 Logic Functioning bit
 (51 3)  (177 451)  (177 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (130 452)  (130 452)  routing T_3_28.sp4_v_t_42 <X> T_3_28.sp4_v_b_3
 (6 4)  (132 452)  (132 452)  routing T_3_28.sp4_v_t_42 <X> T_3_28.sp4_v_b_3
 (12 4)  (138 452)  (138 452)  routing T_3_28.sp4_v_t_40 <X> T_3_28.sp4_h_r_5
 (14 4)  (140 452)  (140 452)  routing T_3_28.wire_logic_cluster/lc_0/out <X> T_3_28.lc_trk_g1_0
 (15 4)  (141 452)  (141 452)  routing T_3_28.sp4_h_l_4 <X> T_3_28.lc_trk_g1_1
 (16 4)  (142 452)  (142 452)  routing T_3_28.sp4_h_l_4 <X> T_3_28.lc_trk_g1_1
 (17 4)  (143 452)  (143 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (144 452)  (144 452)  routing T_3_28.sp4_h_l_4 <X> T_3_28.lc_trk_g1_1
 (21 4)  (147 452)  (147 452)  routing T_3_28.wire_logic_cluster/lc_3/out <X> T_3_28.lc_trk_g1_3
 (22 4)  (148 452)  (148 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (151 452)  (151 452)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g1_2
 (27 4)  (153 452)  (153 452)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 452)  (155 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 452)  (156 452)  routing T_3_28.lc_trk_g1_4 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 452)  (158 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 452)  (159 452)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 452)  (160 452)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 452)  (162 452)  LC_2 Logic Functioning bit
 (38 4)  (164 452)  (164 452)  LC_2 Logic Functioning bit
 (39 4)  (165 452)  (165 452)  LC_2 Logic Functioning bit
 (43 4)  (169 452)  (169 452)  LC_2 Logic Functioning bit
 (46 4)  (172 452)  (172 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (143 453)  (143 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (144 453)  (144 453)  routing T_3_28.sp4_h_l_4 <X> T_3_28.lc_trk_g1_1
 (22 5)  (148 453)  (148 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 453)  (149 453)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g1_2
 (24 5)  (150 453)  (150 453)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g1_2
 (25 5)  (151 453)  (151 453)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g1_2
 (26 5)  (152 453)  (152 453)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 453)  (153 453)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 453)  (155 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 453)  (158 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (160 453)  (160 453)  routing T_3_28.lc_trk_g1_1 <X> T_3_28.input_2_2
 (37 5)  (163 453)  (163 453)  LC_2 Logic Functioning bit
 (38 5)  (164 453)  (164 453)  LC_2 Logic Functioning bit
 (39 5)  (165 453)  (165 453)  LC_2 Logic Functioning bit
 (43 5)  (169 453)  (169 453)  LC_2 Logic Functioning bit
 (4 6)  (130 454)  (130 454)  routing T_3_28.sp4_h_r_3 <X> T_3_28.sp4_v_t_38
 (14 6)  (140 454)  (140 454)  routing T_3_28.bnr_op_4 <X> T_3_28.lc_trk_g1_4
 (17 6)  (143 454)  (143 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 454)  (144 454)  routing T_3_28.wire_logic_cluster/lc_5/out <X> T_3_28.lc_trk_g1_5
 (21 6)  (147 454)  (147 454)  routing T_3_28.wire_logic_cluster/lc_7/out <X> T_3_28.lc_trk_g1_7
 (22 6)  (148 454)  (148 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (153 454)  (153 454)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 454)  (155 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 454)  (158 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 454)  (162 454)  LC_3 Logic Functioning bit
 (38 6)  (164 454)  (164 454)  LC_3 Logic Functioning bit
 (41 6)  (167 454)  (167 454)  LC_3 Logic Functioning bit
 (43 6)  (169 454)  (169 454)  LC_3 Logic Functioning bit
 (45 6)  (171 454)  (171 454)  LC_3 Logic Functioning bit
 (4 7)  (130 455)  (130 455)  routing T_3_28.sp4_v_b_10 <X> T_3_28.sp4_h_l_38
 (5 7)  (131 455)  (131 455)  routing T_3_28.sp4_h_r_3 <X> T_3_28.sp4_v_t_38
 (14 7)  (140 455)  (140 455)  routing T_3_28.bnr_op_4 <X> T_3_28.lc_trk_g1_4
 (17 7)  (143 455)  (143 455)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (148 455)  (148 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (149 455)  (149 455)  routing T_3_28.sp4_v_b_22 <X> T_3_28.lc_trk_g1_6
 (24 7)  (150 455)  (150 455)  routing T_3_28.sp4_v_b_22 <X> T_3_28.lc_trk_g1_6
 (26 7)  (152 455)  (152 455)  routing T_3_28.lc_trk_g0_3 <X> T_3_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 455)  (155 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 455)  (156 455)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 455)  (157 455)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (163 455)  (163 455)  LC_3 Logic Functioning bit
 (39 7)  (165 455)  (165 455)  LC_3 Logic Functioning bit
 (41 7)  (167 455)  (167 455)  LC_3 Logic Functioning bit
 (43 7)  (169 455)  (169 455)  LC_3 Logic Functioning bit
 (5 8)  (131 456)  (131 456)  routing T_3_28.sp4_v_t_43 <X> T_3_28.sp4_h_r_6
 (13 8)  (139 456)  (139 456)  routing T_3_28.sp4_v_t_45 <X> T_3_28.sp4_v_b_8
 (22 8)  (148 456)  (148 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 456)  (149 456)  routing T_3_28.sp4_h_r_27 <X> T_3_28.lc_trk_g2_3
 (24 8)  (150 456)  (150 456)  routing T_3_28.sp4_h_r_27 <X> T_3_28.lc_trk_g2_3
 (32 8)  (158 456)  (158 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 456)  (160 456)  routing T_3_28.lc_trk_g1_2 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 456)  (161 456)  routing T_3_28.lc_trk_g0_4 <X> T_3_28.input_2_4
 (36 8)  (162 456)  (162 456)  LC_4 Logic Functioning bit
 (37 8)  (163 456)  (163 456)  LC_4 Logic Functioning bit
 (38 8)  (164 456)  (164 456)  LC_4 Logic Functioning bit
 (42 8)  (168 456)  (168 456)  LC_4 Logic Functioning bit
 (45 8)  (171 456)  (171 456)  LC_4 Logic Functioning bit
 (9 9)  (135 457)  (135 457)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_v_b_7
 (10 9)  (136 457)  (136 457)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_v_b_7
 (21 9)  (147 457)  (147 457)  routing T_3_28.sp4_h_r_27 <X> T_3_28.lc_trk_g2_3
 (26 9)  (152 457)  (152 457)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 457)  (155 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 457)  (157 457)  routing T_3_28.lc_trk_g1_2 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 457)  (158 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (162 457)  (162 457)  LC_4 Logic Functioning bit
 (37 9)  (163 457)  (163 457)  LC_4 Logic Functioning bit
 (39 9)  (165 457)  (165 457)  LC_4 Logic Functioning bit
 (43 9)  (169 457)  (169 457)  LC_4 Logic Functioning bit
 (46 9)  (172 457)  (172 457)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (143 458)  (143 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (148 458)  (148 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (152 458)  (152 458)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 458)  (153 458)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 458)  (155 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 458)  (156 458)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 458)  (158 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (162 458)  (162 458)  LC_5 Logic Functioning bit
 (38 10)  (164 458)  (164 458)  LC_5 Logic Functioning bit
 (41 10)  (167 458)  (167 458)  LC_5 Logic Functioning bit
 (43 10)  (169 458)  (169 458)  LC_5 Logic Functioning bit
 (45 10)  (171 458)  (171 458)  LC_5 Logic Functioning bit
 (28 11)  (154 459)  (154 459)  routing T_3_28.lc_trk_g2_5 <X> T_3_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 459)  (155 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 459)  (157 459)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (37 11)  (163 459)  (163 459)  LC_5 Logic Functioning bit
 (39 11)  (165 459)  (165 459)  LC_5 Logic Functioning bit
 (41 11)  (167 459)  (167 459)  LC_5 Logic Functioning bit
 (43 11)  (169 459)  (169 459)  LC_5 Logic Functioning bit
 (17 12)  (143 460)  (143 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 460)  (144 460)  routing T_3_28.wire_logic_cluster/lc_1/out <X> T_3_28.lc_trk_g3_1
 (25 12)  (151 460)  (151 460)  routing T_3_28.sp4_h_r_34 <X> T_3_28.lc_trk_g3_2
 (27 12)  (153 460)  (153 460)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 460)  (155 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 460)  (156 460)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 460)  (157 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 460)  (158 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 460)  (159 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 460)  (160 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 460)  (161 460)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.input_2_6
 (36 12)  (162 460)  (162 460)  LC_6 Logic Functioning bit
 (38 12)  (164 460)  (164 460)  LC_6 Logic Functioning bit
 (42 12)  (168 460)  (168 460)  LC_6 Logic Functioning bit
 (14 13)  (140 461)  (140 461)  routing T_3_28.sp4_h_r_24 <X> T_3_28.lc_trk_g3_0
 (15 13)  (141 461)  (141 461)  routing T_3_28.sp4_h_r_24 <X> T_3_28.lc_trk_g3_0
 (16 13)  (142 461)  (142 461)  routing T_3_28.sp4_h_r_24 <X> T_3_28.lc_trk_g3_0
 (17 13)  (143 461)  (143 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (148 461)  (148 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 461)  (149 461)  routing T_3_28.sp4_h_r_34 <X> T_3_28.lc_trk_g3_2
 (24 13)  (150 461)  (150 461)  routing T_3_28.sp4_h_r_34 <X> T_3_28.lc_trk_g3_2
 (27 13)  (153 461)  (153 461)  routing T_3_28.lc_trk_g1_1 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 461)  (155 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 461)  (156 461)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 461)  (158 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (160 461)  (160 461)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.input_2_6
 (36 13)  (162 461)  (162 461)  LC_6 Logic Functioning bit
 (37 13)  (163 461)  (163 461)  LC_6 Logic Functioning bit
 (38 13)  (164 461)  (164 461)  LC_6 Logic Functioning bit
 (39 13)  (165 461)  (165 461)  LC_6 Logic Functioning bit
 (43 13)  (169 461)  (169 461)  LC_6 Logic Functioning bit
 (51 13)  (177 461)  (177 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (130 462)  (130 462)  routing T_3_28.sp4_h_r_9 <X> T_3_28.sp4_v_t_44
 (26 14)  (152 462)  (152 462)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 462)  (153 462)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 462)  (155 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 462)  (156 462)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 462)  (158 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 462)  (162 462)  LC_7 Logic Functioning bit
 (38 14)  (164 462)  (164 462)  LC_7 Logic Functioning bit
 (41 14)  (167 462)  (167 462)  LC_7 Logic Functioning bit
 (43 14)  (169 462)  (169 462)  LC_7 Logic Functioning bit
 (45 14)  (171 462)  (171 462)  LC_7 Logic Functioning bit
 (46 14)  (172 462)  (172 462)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (5 15)  (131 463)  (131 463)  routing T_3_28.sp4_h_r_9 <X> T_3_28.sp4_v_t_44
 (8 15)  (134 463)  (134 463)  routing T_3_28.sp4_h_l_47 <X> T_3_28.sp4_v_t_47
 (14 15)  (140 463)  (140 463)  routing T_3_28.sp4_h_l_17 <X> T_3_28.lc_trk_g3_4
 (15 15)  (141 463)  (141 463)  routing T_3_28.sp4_h_l_17 <X> T_3_28.lc_trk_g3_4
 (16 15)  (142 463)  (142 463)  routing T_3_28.sp4_h_l_17 <X> T_3_28.lc_trk_g3_4
 (17 15)  (143 463)  (143 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (152 463)  (152 463)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 463)  (154 463)  routing T_3_28.lc_trk_g2_7 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 463)  (155 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 463)  (156 463)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 463)  (157 463)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (37 15)  (163 463)  (163 463)  LC_7 Logic Functioning bit
 (39 15)  (165 463)  (165 463)  LC_7 Logic Functioning bit
 (41 15)  (167 463)  (167 463)  LC_7 Logic Functioning bit
 (43 15)  (169 463)  (169 463)  LC_7 Logic Functioning bit


LogicTile_4_28

 (5 0)  (185 448)  (185 448)  routing T_4_28.sp4_v_t_37 <X> T_4_28.sp4_h_r_0
 (8 0)  (188 448)  (188 448)  routing T_4_28.sp4_v_b_7 <X> T_4_28.sp4_h_r_1
 (9 0)  (189 448)  (189 448)  routing T_4_28.sp4_v_b_7 <X> T_4_28.sp4_h_r_1
 (10 0)  (190 448)  (190 448)  routing T_4_28.sp4_v_b_7 <X> T_4_28.sp4_h_r_1
 (11 0)  (191 448)  (191 448)  routing T_4_28.sp4_v_t_46 <X> T_4_28.sp4_v_b_2
 (27 0)  (207 448)  (207 448)  routing T_4_28.lc_trk_g1_0 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 448)  (209 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 448)  (212 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 448)  (213 448)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 448)  (216 448)  LC_0 Logic Functioning bit
 (38 0)  (218 448)  (218 448)  LC_0 Logic Functioning bit
 (41 0)  (221 448)  (221 448)  LC_0 Logic Functioning bit
 (43 0)  (223 448)  (223 448)  LC_0 Logic Functioning bit
 (45 0)  (225 448)  (225 448)  LC_0 Logic Functioning bit
 (47 0)  (227 448)  (227 448)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (192 449)  (192 449)  routing T_4_28.sp4_v_t_46 <X> T_4_28.sp4_v_b_2
 (22 1)  (202 449)  (202 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (203 449)  (203 449)  routing T_4_28.sp4_v_b_18 <X> T_4_28.lc_trk_g0_2
 (24 1)  (204 449)  (204 449)  routing T_4_28.sp4_v_b_18 <X> T_4_28.lc_trk_g0_2
 (28 1)  (208 449)  (208 449)  routing T_4_28.lc_trk_g2_0 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 449)  (209 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 449)  (211 449)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 449)  (217 449)  LC_0 Logic Functioning bit
 (39 1)  (219 449)  (219 449)  LC_0 Logic Functioning bit
 (41 1)  (221 449)  (221 449)  LC_0 Logic Functioning bit
 (43 1)  (223 449)  (223 449)  LC_0 Logic Functioning bit
 (0 2)  (180 450)  (180 450)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (182 450)  (182 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (205 450)  (205 450)  routing T_4_28.sp4_h_l_11 <X> T_4_28.lc_trk_g0_6
 (27 2)  (207 450)  (207 450)  routing T_4_28.lc_trk_g1_1 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 450)  (209 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 450)  (212 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 450)  (213 450)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 450)  (214 450)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 450)  (216 450)  LC_1 Logic Functioning bit
 (38 2)  (218 450)  (218 450)  LC_1 Logic Functioning bit
 (45 2)  (225 450)  (225 450)  LC_1 Logic Functioning bit
 (46 2)  (226 450)  (226 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (180 451)  (180 451)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (8 3)  (188 451)  (188 451)  routing T_4_28.sp4_h_r_7 <X> T_4_28.sp4_v_t_36
 (9 3)  (189 451)  (189 451)  routing T_4_28.sp4_h_r_7 <X> T_4_28.sp4_v_t_36
 (10 3)  (190 451)  (190 451)  routing T_4_28.sp4_h_r_7 <X> T_4_28.sp4_v_t_36
 (22 3)  (202 451)  (202 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (203 451)  (203 451)  routing T_4_28.sp4_h_l_11 <X> T_4_28.lc_trk_g0_6
 (24 3)  (204 451)  (204 451)  routing T_4_28.sp4_h_l_11 <X> T_4_28.lc_trk_g0_6
 (25 3)  (205 451)  (205 451)  routing T_4_28.sp4_h_l_11 <X> T_4_28.lc_trk_g0_6
 (27 3)  (207 451)  (207 451)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 451)  (208 451)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 451)  (209 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 451)  (216 451)  LC_1 Logic Functioning bit
 (37 3)  (217 451)  (217 451)  LC_1 Logic Functioning bit
 (38 3)  (218 451)  (218 451)  LC_1 Logic Functioning bit
 (39 3)  (219 451)  (219 451)  LC_1 Logic Functioning bit
 (41 3)  (221 451)  (221 451)  LC_1 Logic Functioning bit
 (43 3)  (223 451)  (223 451)  LC_1 Logic Functioning bit
 (46 3)  (226 451)  (226 451)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (185 452)  (185 452)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_h_r_3
 (14 4)  (194 452)  (194 452)  routing T_4_28.wire_logic_cluster/lc_0/out <X> T_4_28.lc_trk_g1_0
 (17 4)  (197 452)  (197 452)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (198 452)  (198 452)  routing T_4_28.wire_logic_cluster/lc_1/out <X> T_4_28.lc_trk_g1_1
 (21 4)  (201 452)  (201 452)  routing T_4_28.sp4_h_r_19 <X> T_4_28.lc_trk_g1_3
 (22 4)  (202 452)  (202 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (203 452)  (203 452)  routing T_4_28.sp4_h_r_19 <X> T_4_28.lc_trk_g1_3
 (24 4)  (204 452)  (204 452)  routing T_4_28.sp4_h_r_19 <X> T_4_28.lc_trk_g1_3
 (26 4)  (206 452)  (206 452)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 452)  (207 452)  routing T_4_28.lc_trk_g1_4 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 452)  (209 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 452)  (210 452)  routing T_4_28.lc_trk_g1_4 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 452)  (212 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 452)  (213 452)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 452)  (216 452)  LC_2 Logic Functioning bit
 (38 4)  (218 452)  (218 452)  LC_2 Logic Functioning bit
 (41 4)  (221 452)  (221 452)  LC_2 Logic Functioning bit
 (43 4)  (223 452)  (223 452)  LC_2 Logic Functioning bit
 (45 4)  (225 452)  (225 452)  LC_2 Logic Functioning bit
 (46 4)  (226 452)  (226 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (6 5)  (186 453)  (186 453)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_h_r_3
 (17 5)  (197 453)  (197 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (201 453)  (201 453)  routing T_4_28.sp4_h_r_19 <X> T_4_28.lc_trk_g1_3
 (28 5)  (208 453)  (208 453)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 453)  (209 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 453)  (211 453)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 453)  (217 453)  LC_2 Logic Functioning bit
 (39 5)  (219 453)  (219 453)  LC_2 Logic Functioning bit
 (41 5)  (221 453)  (221 453)  LC_2 Logic Functioning bit
 (43 5)  (223 453)  (223 453)  LC_2 Logic Functioning bit
 (9 6)  (189 454)  (189 454)  routing T_4_28.sp4_v_b_4 <X> T_4_28.sp4_h_l_41
 (14 6)  (194 454)  (194 454)  routing T_4_28.sp4_h_l_9 <X> T_4_28.lc_trk_g1_4
 (16 6)  (196 454)  (196 454)  routing T_4_28.sp4_v_b_5 <X> T_4_28.lc_trk_g1_5
 (17 6)  (197 454)  (197 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (198 454)  (198 454)  routing T_4_28.sp4_v_b_5 <X> T_4_28.lc_trk_g1_5
 (27 6)  (207 454)  (207 454)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 454)  (208 454)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 454)  (209 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 454)  (210 454)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 454)  (211 454)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 454)  (212 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (216 454)  (216 454)  LC_3 Logic Functioning bit
 (37 6)  (217 454)  (217 454)  LC_3 Logic Functioning bit
 (38 6)  (218 454)  (218 454)  LC_3 Logic Functioning bit
 (39 6)  (219 454)  (219 454)  LC_3 Logic Functioning bit
 (41 6)  (221 454)  (221 454)  LC_3 Logic Functioning bit
 (43 6)  (223 454)  (223 454)  LC_3 Logic Functioning bit
 (45 6)  (225 454)  (225 454)  LC_3 Logic Functioning bit
 (46 6)  (226 454)  (226 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (194 455)  (194 455)  routing T_4_28.sp4_h_l_9 <X> T_4_28.lc_trk_g1_4
 (15 7)  (195 455)  (195 455)  routing T_4_28.sp4_h_l_9 <X> T_4_28.lc_trk_g1_4
 (16 7)  (196 455)  (196 455)  routing T_4_28.sp4_h_l_9 <X> T_4_28.lc_trk_g1_4
 (17 7)  (197 455)  (197 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (206 455)  (206 455)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 455)  (208 455)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 455)  (209 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 455)  (211 455)  routing T_4_28.lc_trk_g0_6 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 455)  (216 455)  LC_3 Logic Functioning bit
 (38 7)  (218 455)  (218 455)  LC_3 Logic Functioning bit
 (12 8)  (192 456)  (192 456)  routing T_4_28.sp4_v_b_8 <X> T_4_28.sp4_h_r_8
 (22 8)  (202 456)  (202 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (203 456)  (203 456)  routing T_4_28.sp4_v_t_30 <X> T_4_28.lc_trk_g2_3
 (24 8)  (204 456)  (204 456)  routing T_4_28.sp4_v_t_30 <X> T_4_28.lc_trk_g2_3
 (11 9)  (191 457)  (191 457)  routing T_4_28.sp4_v_b_8 <X> T_4_28.sp4_h_r_8
 (14 9)  (194 457)  (194 457)  routing T_4_28.sp4_r_v_b_32 <X> T_4_28.lc_trk_g2_0
 (17 9)  (197 457)  (197 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (17 10)  (197 458)  (197 458)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 458)  (198 458)  routing T_4_28.wire_logic_cluster/lc_5/out <X> T_4_28.lc_trk_g2_5
 (22 10)  (202 458)  (202 458)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (203 458)  (203 458)  routing T_4_28.sp12_v_t_12 <X> T_4_28.lc_trk_g2_7
 (27 10)  (207 458)  (207 458)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 458)  (209 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (35 10)  (215 458)  (215 458)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.input_2_5
 (36 10)  (216 458)  (216 458)  LC_5 Logic Functioning bit
 (37 10)  (217 458)  (217 458)  LC_5 Logic Functioning bit
 (38 10)  (218 458)  (218 458)  LC_5 Logic Functioning bit
 (41 10)  (221 458)  (221 458)  LC_5 Logic Functioning bit
 (42 10)  (222 458)  (222 458)  LC_5 Logic Functioning bit
 (43 10)  (223 458)  (223 458)  LC_5 Logic Functioning bit
 (45 10)  (225 458)  (225 458)  LC_5 Logic Functioning bit
 (15 11)  (195 459)  (195 459)  routing T_4_28.tnr_op_4 <X> T_4_28.lc_trk_g2_4
 (17 11)  (197 459)  (197 459)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (206 459)  (206 459)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 459)  (208 459)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 459)  (209 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 459)  (210 459)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 459)  (212 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (213 459)  (213 459)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.input_2_5
 (36 11)  (216 459)  (216 459)  LC_5 Logic Functioning bit
 (43 11)  (223 459)  (223 459)  LC_5 Logic Functioning bit
 (4 12)  (184 460)  (184 460)  routing T_4_28.sp4_v_t_36 <X> T_4_28.sp4_v_b_9
 (6 12)  (186 460)  (186 460)  routing T_4_28.sp4_v_t_36 <X> T_4_28.sp4_v_b_9
 (10 12)  (190 460)  (190 460)  routing T_4_28.sp4_v_t_40 <X> T_4_28.sp4_h_r_10
 (14 12)  (194 460)  (194 460)  routing T_4_28.sp4_h_r_40 <X> T_4_28.lc_trk_g3_0
 (17 12)  (197 460)  (197 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (206 460)  (206 460)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 460)  (207 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 460)  (208 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 460)  (209 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 460)  (210 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 460)  (212 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 460)  (213 460)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 460)  (216 460)  LC_6 Logic Functioning bit
 (38 12)  (218 460)  (218 460)  LC_6 Logic Functioning bit
 (41 12)  (221 460)  (221 460)  LC_6 Logic Functioning bit
 (43 12)  (223 460)  (223 460)  LC_6 Logic Functioning bit
 (45 12)  (225 460)  (225 460)  LC_6 Logic Functioning bit
 (51 12)  (231 460)  (231 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (194 461)  (194 461)  routing T_4_28.sp4_h_r_40 <X> T_4_28.lc_trk_g3_0
 (15 13)  (195 461)  (195 461)  routing T_4_28.sp4_h_r_40 <X> T_4_28.lc_trk_g3_0
 (16 13)  (196 461)  (196 461)  routing T_4_28.sp4_h_r_40 <X> T_4_28.lc_trk_g3_0
 (17 13)  (197 461)  (197 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (28 13)  (208 461)  (208 461)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 461)  (209 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 461)  (210 461)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 461)  (211 461)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 461)  (217 461)  LC_6 Logic Functioning bit
 (39 13)  (219 461)  (219 461)  LC_6 Logic Functioning bit
 (41 13)  (221 461)  (221 461)  LC_6 Logic Functioning bit
 (43 13)  (223 461)  (223 461)  LC_6 Logic Functioning bit
 (17 14)  (197 462)  (197 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (205 462)  (205 462)  routing T_4_28.wire_logic_cluster/lc_6/out <X> T_4_28.lc_trk_g3_6
 (26 14)  (206 462)  (206 462)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 462)  (209 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 462)  (211 462)  routing T_4_28.lc_trk_g1_5 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 462)  (212 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 462)  (214 462)  routing T_4_28.lc_trk_g1_5 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 462)  (216 462)  LC_7 Logic Functioning bit
 (37 14)  (217 462)  (217 462)  LC_7 Logic Functioning bit
 (38 14)  (218 462)  (218 462)  LC_7 Logic Functioning bit
 (39 14)  (219 462)  (219 462)  LC_7 Logic Functioning bit
 (46 14)  (226 462)  (226 462)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (18 15)  (198 463)  (198 463)  routing T_4_28.sp4_r_v_b_45 <X> T_4_28.lc_trk_g3_5
 (22 15)  (202 463)  (202 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 463)  (206 463)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 463)  (208 463)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 463)  (209 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 463)  (210 463)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (40 15)  (220 463)  (220 463)  LC_7 Logic Functioning bit
 (41 15)  (221 463)  (221 463)  LC_7 Logic Functioning bit
 (42 15)  (222 463)  (222 463)  LC_7 Logic Functioning bit
 (43 15)  (223 463)  (223 463)  LC_7 Logic Functioning bit


LogicTile_5_28

 (6 0)  (240 448)  (240 448)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_v_b_0
 (10 0)  (244 448)  (244 448)  routing T_5_28.sp4_v_t_45 <X> T_5_28.sp4_h_r_1
 (12 0)  (246 448)  (246 448)  routing T_5_28.sp4_v_b_2 <X> T_5_28.sp4_h_r_2
 (17 0)  (251 448)  (251 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 448)  (252 448)  routing T_5_28.wire_logic_cluster/lc_1/out <X> T_5_28.lc_trk_g0_1
 (27 0)  (261 448)  (261 448)  routing T_5_28.lc_trk_g1_0 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 448)  (263 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (270 448)  (270 448)  LC_0 Logic Functioning bit
 (38 0)  (272 448)  (272 448)  LC_0 Logic Functioning bit
 (41 0)  (275 448)  (275 448)  LC_0 Logic Functioning bit
 (43 0)  (277 448)  (277 448)  LC_0 Logic Functioning bit
 (45 0)  (279 448)  (279 448)  LC_0 Logic Functioning bit
 (5 1)  (239 449)  (239 449)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_v_b_0
 (9 1)  (243 449)  (243 449)  routing T_5_28.sp4_v_t_40 <X> T_5_28.sp4_v_b_1
 (10 1)  (244 449)  (244 449)  routing T_5_28.sp4_v_t_40 <X> T_5_28.sp4_v_b_1
 (11 1)  (245 449)  (245 449)  routing T_5_28.sp4_v_b_2 <X> T_5_28.sp4_h_r_2
 (22 1)  (256 449)  (256 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (257 449)  (257 449)  routing T_5_28.sp12_h_r_10 <X> T_5_28.lc_trk_g0_2
 (27 1)  (261 449)  (261 449)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 449)  (263 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 449)  (266 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (267 449)  (267 449)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.input_2_0
 (34 1)  (268 449)  (268 449)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.input_2_0
 (37 1)  (271 449)  (271 449)  LC_0 Logic Functioning bit
 (38 1)  (272 449)  (272 449)  LC_0 Logic Functioning bit
 (41 1)  (275 449)  (275 449)  LC_0 Logic Functioning bit
 (42 1)  (276 449)  (276 449)  LC_0 Logic Functioning bit
 (53 1)  (287 449)  (287 449)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (234 450)  (234 450)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (236 450)  (236 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (249 450)  (249 450)  routing T_5_28.sp4_h_r_21 <X> T_5_28.lc_trk_g0_5
 (16 2)  (250 450)  (250 450)  routing T_5_28.sp4_h_r_21 <X> T_5_28.lc_trk_g0_5
 (17 2)  (251 450)  (251 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (252 450)  (252 450)  routing T_5_28.sp4_h_r_21 <X> T_5_28.lc_trk_g0_5
 (27 2)  (261 450)  (261 450)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 450)  (262 450)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 450)  (263 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 450)  (266 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 450)  (268 450)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 450)  (270 450)  LC_1 Logic Functioning bit
 (37 2)  (271 450)  (271 450)  LC_1 Logic Functioning bit
 (38 2)  (272 450)  (272 450)  LC_1 Logic Functioning bit
 (42 2)  (276 450)  (276 450)  LC_1 Logic Functioning bit
 (45 2)  (279 450)  (279 450)  LC_1 Logic Functioning bit
 (0 3)  (234 451)  (234 451)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (4 3)  (238 451)  (238 451)  routing T_5_28.sp4_v_b_7 <X> T_5_28.sp4_h_l_37
 (18 3)  (252 451)  (252 451)  routing T_5_28.sp4_h_r_21 <X> T_5_28.lc_trk_g0_5
 (31 3)  (265 451)  (265 451)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 451)  (266 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (270 451)  (270 451)  LC_1 Logic Functioning bit
 (37 3)  (271 451)  (271 451)  LC_1 Logic Functioning bit
 (38 3)  (272 451)  (272 451)  LC_1 Logic Functioning bit
 (42 3)  (276 451)  (276 451)  LC_1 Logic Functioning bit
 (14 4)  (248 452)  (248 452)  routing T_5_28.wire_logic_cluster/lc_0/out <X> T_5_28.lc_trk_g1_0
 (15 4)  (249 452)  (249 452)  routing T_5_28.sp4_h_r_1 <X> T_5_28.lc_trk_g1_1
 (16 4)  (250 452)  (250 452)  routing T_5_28.sp4_h_r_1 <X> T_5_28.lc_trk_g1_1
 (17 4)  (251 452)  (251 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (19 4)  (253 452)  (253 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (256 452)  (256 452)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (258 452)  (258 452)  routing T_5_28.top_op_3 <X> T_5_28.lc_trk_g1_3
 (28 4)  (262 452)  (262 452)  routing T_5_28.lc_trk_g2_1 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 452)  (263 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 452)  (265 452)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 452)  (266 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 452)  (267 452)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 452)  (268 452)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 452)  (271 452)  LC_2 Logic Functioning bit
 (39 4)  (273 452)  (273 452)  LC_2 Logic Functioning bit
 (41 4)  (275 452)  (275 452)  LC_2 Logic Functioning bit
 (43 4)  (277 452)  (277 452)  LC_2 Logic Functioning bit
 (9 5)  (243 453)  (243 453)  routing T_5_28.sp4_v_t_41 <X> T_5_28.sp4_v_b_4
 (12 5)  (246 453)  (246 453)  routing T_5_28.sp4_h_r_5 <X> T_5_28.sp4_v_b_5
 (17 5)  (251 453)  (251 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (252 453)  (252 453)  routing T_5_28.sp4_h_r_1 <X> T_5_28.lc_trk_g1_1
 (21 5)  (255 453)  (255 453)  routing T_5_28.top_op_3 <X> T_5_28.lc_trk_g1_3
 (37 5)  (271 453)  (271 453)  LC_2 Logic Functioning bit
 (39 5)  (273 453)  (273 453)  LC_2 Logic Functioning bit
 (41 5)  (275 453)  (275 453)  LC_2 Logic Functioning bit
 (43 5)  (277 453)  (277 453)  LC_2 Logic Functioning bit
 (51 5)  (285 453)  (285 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (239 454)  (239 454)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_h_l_38
 (10 6)  (244 454)  (244 454)  routing T_5_28.sp4_v_b_11 <X> T_5_28.sp4_h_l_41
 (15 6)  (249 454)  (249 454)  routing T_5_28.lft_op_5 <X> T_5_28.lc_trk_g1_5
 (17 6)  (251 454)  (251 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (252 454)  (252 454)  routing T_5_28.lft_op_5 <X> T_5_28.lc_trk_g1_5
 (21 6)  (255 454)  (255 454)  routing T_5_28.sp4_v_b_7 <X> T_5_28.lc_trk_g1_7
 (22 6)  (256 454)  (256 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (257 454)  (257 454)  routing T_5_28.sp4_v_b_7 <X> T_5_28.lc_trk_g1_7
 (28 6)  (262 454)  (262 454)  routing T_5_28.lc_trk_g2_0 <X> T_5_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 454)  (263 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 454)  (266 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 454)  (270 454)  LC_3 Logic Functioning bit
 (38 6)  (272 454)  (272 454)  LC_3 Logic Functioning bit
 (42 6)  (276 454)  (276 454)  LC_3 Logic Functioning bit
 (4 7)  (238 455)  (238 455)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_h_l_38
 (6 7)  (240 455)  (240 455)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_h_l_38
 (11 7)  (245 455)  (245 455)  routing T_5_28.sp4_h_r_5 <X> T_5_28.sp4_h_l_40
 (26 7)  (260 455)  (260 455)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 455)  (262 455)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 455)  (263 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 455)  (265 455)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 455)  (266 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (270 455)  (270 455)  LC_3 Logic Functioning bit
 (37 7)  (271 455)  (271 455)  LC_3 Logic Functioning bit
 (38 7)  (272 455)  (272 455)  LC_3 Logic Functioning bit
 (39 7)  (273 455)  (273 455)  LC_3 Logic Functioning bit
 (43 7)  (277 455)  (277 455)  LC_3 Logic Functioning bit
 (6 8)  (240 456)  (240 456)  routing T_5_28.sp4_h_r_1 <X> T_5_28.sp4_v_b_6
 (14 8)  (248 456)  (248 456)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g2_0
 (15 8)  (249 456)  (249 456)  routing T_5_28.sp4_v_t_28 <X> T_5_28.lc_trk_g2_1
 (16 8)  (250 456)  (250 456)  routing T_5_28.sp4_v_t_28 <X> T_5_28.lc_trk_g2_1
 (17 8)  (251 456)  (251 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (256 456)  (256 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (260 456)  (260 456)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 456)  (263 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 456)  (264 456)  routing T_5_28.lc_trk_g0_5 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 456)  (266 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 456)  (267 456)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 456)  (270 456)  LC_4 Logic Functioning bit
 (38 8)  (272 456)  (272 456)  LC_4 Logic Functioning bit
 (41 8)  (275 456)  (275 456)  LC_4 Logic Functioning bit
 (43 8)  (277 456)  (277 456)  LC_4 Logic Functioning bit
 (52 8)  (286 456)  (286 456)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (249 457)  (249 457)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g2_0
 (16 9)  (250 457)  (250 457)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g2_0
 (17 9)  (251 457)  (251 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (260 457)  (260 457)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 457)  (261 457)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 457)  (263 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 457)  (265 457)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 457)  (271 457)  LC_4 Logic Functioning bit
 (39 9)  (273 457)  (273 457)  LC_4 Logic Functioning bit
 (40 9)  (274 457)  (274 457)  LC_4 Logic Functioning bit
 (41 9)  (275 457)  (275 457)  LC_4 Logic Functioning bit
 (42 9)  (276 457)  (276 457)  LC_4 Logic Functioning bit
 (43 9)  (277 457)  (277 457)  LC_4 Logic Functioning bit
 (6 10)  (240 458)  (240 458)  routing T_5_28.sp4_h_l_36 <X> T_5_28.sp4_v_t_43
 (14 10)  (248 458)  (248 458)  routing T_5_28.sp4_h_r_44 <X> T_5_28.lc_trk_g2_4
 (17 10)  (251 458)  (251 458)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (252 458)  (252 458)  routing T_5_28.bnl_op_5 <X> T_5_28.lc_trk_g2_5
 (19 10)  (253 458)  (253 458)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (14 11)  (248 459)  (248 459)  routing T_5_28.sp4_h_r_44 <X> T_5_28.lc_trk_g2_4
 (15 11)  (249 459)  (249 459)  routing T_5_28.sp4_h_r_44 <X> T_5_28.lc_trk_g2_4
 (16 11)  (250 459)  (250 459)  routing T_5_28.sp4_h_r_44 <X> T_5_28.lc_trk_g2_4
 (17 11)  (251 459)  (251 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (252 459)  (252 459)  routing T_5_28.bnl_op_5 <X> T_5_28.lc_trk_g2_5
 (5 12)  (239 460)  (239 460)  routing T_5_28.sp4_h_l_43 <X> T_5_28.sp4_h_r_9
 (15 12)  (249 460)  (249 460)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g3_1
 (16 12)  (250 460)  (250 460)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g3_1
 (17 12)  (251 460)  (251 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (4 13)  (238 461)  (238 461)  routing T_5_28.sp4_h_l_43 <X> T_5_28.sp4_h_r_9
 (18 13)  (252 461)  (252 461)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g3_1
 (8 14)  (242 462)  (242 462)  routing T_5_28.sp4_v_t_47 <X> T_5_28.sp4_h_l_47
 (9 14)  (243 462)  (243 462)  routing T_5_28.sp4_v_t_47 <X> T_5_28.sp4_h_l_47
 (11 14)  (245 462)  (245 462)  routing T_5_28.sp4_v_b_3 <X> T_5_28.sp4_v_t_46
 (12 14)  (246 462)  (246 462)  routing T_5_28.sp4_v_t_40 <X> T_5_28.sp4_h_l_46
 (13 14)  (247 462)  (247 462)  routing T_5_28.sp4_v_b_3 <X> T_5_28.sp4_v_t_46
 (27 14)  (261 462)  (261 462)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 462)  (263 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 462)  (264 462)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 462)  (265 462)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 462)  (266 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 462)  (267 462)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 462)  (269 462)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.input_2_7
 (36 14)  (270 462)  (270 462)  LC_7 Logic Functioning bit
 (38 14)  (272 462)  (272 462)  LC_7 Logic Functioning bit
 (42 14)  (276 462)  (276 462)  LC_7 Logic Functioning bit
 (51 14)  (285 462)  (285 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (245 463)  (245 463)  routing T_5_28.sp4_v_t_40 <X> T_5_28.sp4_h_l_46
 (13 15)  (247 463)  (247 463)  routing T_5_28.sp4_v_t_40 <X> T_5_28.sp4_h_l_46
 (17 15)  (251 463)  (251 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (260 463)  (260 463)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 463)  (262 463)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 463)  (263 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (266 463)  (266 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (267 463)  (267 463)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.input_2_7
 (36 15)  (270 463)  (270 463)  LC_7 Logic Functioning bit
 (37 15)  (271 463)  (271 463)  LC_7 Logic Functioning bit
 (38 15)  (272 463)  (272 463)  LC_7 Logic Functioning bit
 (39 15)  (273 463)  (273 463)  LC_7 Logic Functioning bit
 (43 15)  (277 463)  (277 463)  LC_7 Logic Functioning bit


LogicTile_6_28

 (21 0)  (309 448)  (309 448)  routing T_6_28.sp4_v_b_11 <X> T_6_28.lc_trk_g0_3
 (22 0)  (310 448)  (310 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (311 448)  (311 448)  routing T_6_28.sp4_v_b_11 <X> T_6_28.lc_trk_g0_3
 (25 0)  (313 448)  (313 448)  routing T_6_28.sp4_h_r_10 <X> T_6_28.lc_trk_g0_2
 (21 1)  (309 449)  (309 449)  routing T_6_28.sp4_v_b_11 <X> T_6_28.lc_trk_g0_3
 (22 1)  (310 449)  (310 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (311 449)  (311 449)  routing T_6_28.sp4_h_r_10 <X> T_6_28.lc_trk_g0_2
 (24 1)  (312 449)  (312 449)  routing T_6_28.sp4_h_r_10 <X> T_6_28.lc_trk_g0_2
 (0 2)  (288 450)  (288 450)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (2 2)  (290 450)  (290 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (299 450)  (299 450)  routing T_6_28.sp4_v_b_11 <X> T_6_28.sp4_v_t_39
 (14 2)  (302 450)  (302 450)  routing T_6_28.sp4_h_l_9 <X> T_6_28.lc_trk_g0_4
 (16 2)  (304 450)  (304 450)  routing T_6_28.sp4_v_b_5 <X> T_6_28.lc_trk_g0_5
 (17 2)  (305 450)  (305 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (306 450)  (306 450)  routing T_6_28.sp4_v_b_5 <X> T_6_28.lc_trk_g0_5
 (26 2)  (314 450)  (314 450)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 450)  (315 450)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 450)  (317 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 450)  (320 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 450)  (321 450)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 450)  (324 450)  LC_1 Logic Functioning bit
 (37 2)  (325 450)  (325 450)  LC_1 Logic Functioning bit
 (39 2)  (327 450)  (327 450)  LC_1 Logic Functioning bit
 (41 2)  (329 450)  (329 450)  LC_1 Logic Functioning bit
 (43 2)  (331 450)  (331 450)  LC_1 Logic Functioning bit
 (0 3)  (288 451)  (288 451)  routing T_6_28.glb_netwk_3 <X> T_6_28.wire_logic_cluster/lc_7/clk
 (10 3)  (298 451)  (298 451)  routing T_6_28.sp4_h_l_45 <X> T_6_28.sp4_v_t_36
 (12 3)  (300 451)  (300 451)  routing T_6_28.sp4_v_b_11 <X> T_6_28.sp4_v_t_39
 (14 3)  (302 451)  (302 451)  routing T_6_28.sp4_h_l_9 <X> T_6_28.lc_trk_g0_4
 (15 3)  (303 451)  (303 451)  routing T_6_28.sp4_h_l_9 <X> T_6_28.lc_trk_g0_4
 (16 3)  (304 451)  (304 451)  routing T_6_28.sp4_h_l_9 <X> T_6_28.lc_trk_g0_4
 (17 3)  (305 451)  (305 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (310 451)  (310 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (313 451)  (313 451)  routing T_6_28.sp4_r_v_b_30 <X> T_6_28.lc_trk_g0_6
 (28 3)  (316 451)  (316 451)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 451)  (317 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 451)  (318 451)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 451)  (319 451)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 451)  (320 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (321 451)  (321 451)  routing T_6_28.lc_trk_g2_1 <X> T_6_28.input_2_1
 (36 3)  (324 451)  (324 451)  LC_1 Logic Functioning bit
 (37 3)  (325 451)  (325 451)  LC_1 Logic Functioning bit
 (38 3)  (326 451)  (326 451)  LC_1 Logic Functioning bit
 (1 4)  (289 452)  (289 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (309 452)  (309 452)  routing T_6_28.lft_op_3 <X> T_6_28.lc_trk_g1_3
 (22 4)  (310 452)  (310 452)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (312 452)  (312 452)  routing T_6_28.lft_op_3 <X> T_6_28.lc_trk_g1_3
 (26 4)  (314 452)  (314 452)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 452)  (315 452)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 452)  (316 452)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 452)  (317 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 452)  (319 452)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 452)  (320 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 452)  (321 452)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 452)  (324 452)  LC_2 Logic Functioning bit
 (37 4)  (325 452)  (325 452)  LC_2 Logic Functioning bit
 (41 4)  (329 452)  (329 452)  LC_2 Logic Functioning bit
 (43 4)  (331 452)  (331 452)  LC_2 Logic Functioning bit
 (50 4)  (338 452)  (338 452)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (289 453)  (289 453)  routing T_6_28.lc_trk_g0_2 <X> T_6_28.wire_logic_cluster/lc_7/cen
 (16 5)  (304 453)  (304 453)  routing T_6_28.sp12_h_r_8 <X> T_6_28.lc_trk_g1_0
 (17 5)  (305 453)  (305 453)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (27 5)  (315 453)  (315 453)  routing T_6_28.lc_trk_g1_5 <X> T_6_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 453)  (317 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 453)  (324 453)  LC_2 Logic Functioning bit
 (37 5)  (325 453)  (325 453)  LC_2 Logic Functioning bit
 (40 5)  (328 453)  (328 453)  LC_2 Logic Functioning bit
 (43 5)  (331 453)  (331 453)  LC_2 Logic Functioning bit
 (4 6)  (292 454)  (292 454)  routing T_6_28.sp4_v_b_3 <X> T_6_28.sp4_v_t_38
 (10 6)  (298 454)  (298 454)  routing T_6_28.sp4_v_b_11 <X> T_6_28.sp4_h_l_41
 (12 6)  (300 454)  (300 454)  routing T_6_28.sp4_v_t_40 <X> T_6_28.sp4_h_l_40
 (15 6)  (303 454)  (303 454)  routing T_6_28.top_op_5 <X> T_6_28.lc_trk_g1_5
 (17 6)  (305 454)  (305 454)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (309 454)  (309 454)  routing T_6_28.sp4_h_l_2 <X> T_6_28.lc_trk_g1_7
 (22 6)  (310 454)  (310 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (311 454)  (311 454)  routing T_6_28.sp4_h_l_2 <X> T_6_28.lc_trk_g1_7
 (24 6)  (312 454)  (312 454)  routing T_6_28.sp4_h_l_2 <X> T_6_28.lc_trk_g1_7
 (26 6)  (314 454)  (314 454)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 454)  (316 454)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 454)  (317 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 454)  (318 454)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 454)  (319 454)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 454)  (320 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (42 6)  (330 454)  (330 454)  LC_3 Logic Functioning bit
 (43 6)  (331 454)  (331 454)  LC_3 Logic Functioning bit
 (45 6)  (333 454)  (333 454)  LC_3 Logic Functioning bit
 (50 6)  (338 454)  (338 454)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (299 455)  (299 455)  routing T_6_28.sp4_v_t_40 <X> T_6_28.sp4_h_l_40
 (18 7)  (306 455)  (306 455)  routing T_6_28.top_op_5 <X> T_6_28.lc_trk_g1_5
 (28 7)  (316 455)  (316 455)  routing T_6_28.lc_trk_g2_5 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 455)  (317 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 455)  (318 455)  routing T_6_28.lc_trk_g2_6 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 455)  (319 455)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 455)  (324 455)  LC_3 Logic Functioning bit
 (38 7)  (326 455)  (326 455)  LC_3 Logic Functioning bit
 (42 7)  (330 455)  (330 455)  LC_3 Logic Functioning bit
 (43 7)  (331 455)  (331 455)  LC_3 Logic Functioning bit
 (47 7)  (335 455)  (335 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (292 456)  (292 456)  routing T_6_28.sp4_h_l_43 <X> T_6_28.sp4_v_b_6
 (17 8)  (305 456)  (305 456)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (306 456)  (306 456)  routing T_6_28.bnl_op_1 <X> T_6_28.lc_trk_g2_1
 (22 8)  (310 456)  (310 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (313 456)  (313 456)  routing T_6_28.sp4_h_r_34 <X> T_6_28.lc_trk_g2_2
 (29 8)  (317 456)  (317 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 456)  (320 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 456)  (321 456)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 456)  (324 456)  LC_4 Logic Functioning bit
 (37 8)  (325 456)  (325 456)  LC_4 Logic Functioning bit
 (39 8)  (327 456)  (327 456)  LC_4 Logic Functioning bit
 (41 8)  (329 456)  (329 456)  LC_4 Logic Functioning bit
 (43 8)  (331 456)  (331 456)  LC_4 Logic Functioning bit
 (5 9)  (293 457)  (293 457)  routing T_6_28.sp4_h_l_43 <X> T_6_28.sp4_v_b_6
 (18 9)  (306 457)  (306 457)  routing T_6_28.bnl_op_1 <X> T_6_28.lc_trk_g2_1
 (21 9)  (309 457)  (309 457)  routing T_6_28.sp4_r_v_b_35 <X> T_6_28.lc_trk_g2_3
 (22 9)  (310 457)  (310 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (311 457)  (311 457)  routing T_6_28.sp4_h_r_34 <X> T_6_28.lc_trk_g2_2
 (24 9)  (312 457)  (312 457)  routing T_6_28.sp4_h_r_34 <X> T_6_28.lc_trk_g2_2
 (27 9)  (315 457)  (315 457)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 457)  (316 457)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 457)  (317 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 457)  (318 457)  routing T_6_28.lc_trk_g0_3 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 457)  (319 457)  routing T_6_28.lc_trk_g2_3 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 457)  (320 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 457)  (321 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_4
 (34 9)  (322 457)  (322 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_4
 (35 9)  (323 457)  (323 457)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.input_2_4
 (36 9)  (324 457)  (324 457)  LC_4 Logic Functioning bit
 (37 9)  (325 457)  (325 457)  LC_4 Logic Functioning bit
 (39 9)  (327 457)  (327 457)  LC_4 Logic Functioning bit
 (8 10)  (296 458)  (296 458)  routing T_6_28.sp4_v_t_42 <X> T_6_28.sp4_h_l_42
 (9 10)  (297 458)  (297 458)  routing T_6_28.sp4_v_t_42 <X> T_6_28.sp4_h_l_42
 (16 10)  (304 458)  (304 458)  routing T_6_28.sp12_v_t_10 <X> T_6_28.lc_trk_g2_5
 (17 10)  (305 458)  (305 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (313 458)  (313 458)  routing T_6_28.wire_logic_cluster/lc_6/out <X> T_6_28.lc_trk_g2_6
 (29 10)  (317 458)  (317 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 458)  (318 458)  routing T_6_28.lc_trk_g0_4 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 458)  (319 458)  routing T_6_28.lc_trk_g1_7 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 458)  (320 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 458)  (322 458)  routing T_6_28.lc_trk_g1_7 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 458)  (324 458)  LC_5 Logic Functioning bit
 (37 10)  (325 458)  (325 458)  LC_5 Logic Functioning bit
 (43 10)  (331 458)  (331 458)  LC_5 Logic Functioning bit
 (50 10)  (338 458)  (338 458)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (310 459)  (310 459)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (314 459)  (314 459)  routing T_6_28.lc_trk_g0_3 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 459)  (317 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 459)  (319 459)  routing T_6_28.lc_trk_g1_7 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 459)  (324 459)  LC_5 Logic Functioning bit
 (37 11)  (325 459)  (325 459)  LC_5 Logic Functioning bit
 (38 11)  (326 459)  (326 459)  LC_5 Logic Functioning bit
 (41 11)  (329 459)  (329 459)  LC_5 Logic Functioning bit
 (42 11)  (330 459)  (330 459)  LC_5 Logic Functioning bit
 (8 12)  (296 460)  (296 460)  routing T_6_28.sp4_h_l_39 <X> T_6_28.sp4_h_r_10
 (10 12)  (298 460)  (298 460)  routing T_6_28.sp4_h_l_39 <X> T_6_28.sp4_h_r_10
 (14 12)  (302 460)  (302 460)  routing T_6_28.sp4_h_r_40 <X> T_6_28.lc_trk_g3_0
 (15 12)  (303 460)  (303 460)  routing T_6_28.sp4_h_r_25 <X> T_6_28.lc_trk_g3_1
 (16 12)  (304 460)  (304 460)  routing T_6_28.sp4_h_r_25 <X> T_6_28.lc_trk_g3_1
 (17 12)  (305 460)  (305 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (310 460)  (310 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 460)  (311 460)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (24 12)  (312 460)  (312 460)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (29 12)  (317 460)  (317 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 460)  (318 460)  routing T_6_28.lc_trk_g0_5 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 460)  (320 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 460)  (322 460)  routing T_6_28.lc_trk_g1_0 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 460)  (325 460)  LC_6 Logic Functioning bit
 (41 12)  (329 460)  (329 460)  LC_6 Logic Functioning bit
 (42 12)  (330 460)  (330 460)  LC_6 Logic Functioning bit
 (43 12)  (331 460)  (331 460)  LC_6 Logic Functioning bit
 (50 12)  (338 460)  (338 460)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (302 461)  (302 461)  routing T_6_28.sp4_h_r_40 <X> T_6_28.lc_trk_g3_0
 (15 13)  (303 461)  (303 461)  routing T_6_28.sp4_h_r_40 <X> T_6_28.lc_trk_g3_0
 (16 13)  (304 461)  (304 461)  routing T_6_28.sp4_h_r_40 <X> T_6_28.lc_trk_g3_0
 (17 13)  (305 461)  (305 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (306 461)  (306 461)  routing T_6_28.sp4_h_r_25 <X> T_6_28.lc_trk_g3_1
 (21 13)  (309 461)  (309 461)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (26 13)  (314 461)  (314 461)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 461)  (316 461)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 461)  (317 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 461)  (324 461)  LC_6 Logic Functioning bit
 (43 13)  (331 461)  (331 461)  LC_6 Logic Functioning bit
 (12 14)  (300 462)  (300 462)  routing T_6_28.sp4_v_t_46 <X> T_6_28.sp4_h_l_46
 (11 15)  (299 463)  (299 463)  routing T_6_28.sp4_v_t_46 <X> T_6_28.sp4_h_l_46


LogicTile_7_28

 (13 0)  (355 448)  (355 448)  routing T_7_28.sp4_v_t_39 <X> T_7_28.sp4_v_b_2
 (21 0)  (363 448)  (363 448)  routing T_7_28.sp12_h_r_3 <X> T_7_28.lc_trk_g0_3
 (22 0)  (364 448)  (364 448)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (366 448)  (366 448)  routing T_7_28.sp12_h_r_3 <X> T_7_28.lc_trk_g0_3
 (26 0)  (368 448)  (368 448)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 448)  (371 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 448)  (372 448)  routing T_7_28.lc_trk_g0_5 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 448)  (373 448)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 448)  (374 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 448)  (375 448)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 448)  (378 448)  LC_0 Logic Functioning bit
 (37 0)  (379 448)  (379 448)  LC_0 Logic Functioning bit
 (38 0)  (380 448)  (380 448)  LC_0 Logic Functioning bit
 (39 0)  (381 448)  (381 448)  LC_0 Logic Functioning bit
 (40 0)  (382 448)  (382 448)  LC_0 Logic Functioning bit
 (41 0)  (383 448)  (383 448)  LC_0 Logic Functioning bit
 (42 0)  (384 448)  (384 448)  LC_0 Logic Functioning bit
 (43 0)  (385 448)  (385 448)  LC_0 Logic Functioning bit
 (8 1)  (350 449)  (350 449)  routing T_7_28.sp4_h_l_42 <X> T_7_28.sp4_v_b_1
 (9 1)  (351 449)  (351 449)  routing T_7_28.sp4_h_l_42 <X> T_7_28.sp4_v_b_1
 (10 1)  (352 449)  (352 449)  routing T_7_28.sp4_h_l_42 <X> T_7_28.sp4_v_b_1
 (13 1)  (355 449)  (355 449)  routing T_7_28.sp4_v_t_44 <X> T_7_28.sp4_h_r_2
 (14 1)  (356 449)  (356 449)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g0_0
 (15 1)  (357 449)  (357 449)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g0_0
 (16 1)  (358 449)  (358 449)  routing T_7_28.sp4_h_r_0 <X> T_7_28.lc_trk_g0_0
 (17 1)  (359 449)  (359 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (363 449)  (363 449)  routing T_7_28.sp12_h_r_3 <X> T_7_28.lc_trk_g0_3
 (26 1)  (368 449)  (368 449)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 449)  (369 449)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 449)  (371 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 449)  (374 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 449)  (378 449)  LC_0 Logic Functioning bit
 (37 1)  (379 449)  (379 449)  LC_0 Logic Functioning bit
 (38 1)  (380 449)  (380 449)  LC_0 Logic Functioning bit
 (39 1)  (381 449)  (381 449)  LC_0 Logic Functioning bit
 (40 1)  (382 449)  (382 449)  LC_0 Logic Functioning bit
 (41 1)  (383 449)  (383 449)  LC_0 Logic Functioning bit
 (42 1)  (384 449)  (384 449)  LC_0 Logic Functioning bit
 (47 1)  (389 449)  (389 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (342 450)  (342 450)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (344 450)  (344 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (357 450)  (357 450)  routing T_7_28.sp4_h_r_21 <X> T_7_28.lc_trk_g0_5
 (16 2)  (358 450)  (358 450)  routing T_7_28.sp4_h_r_21 <X> T_7_28.lc_trk_g0_5
 (17 2)  (359 450)  (359 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 450)  (360 450)  routing T_7_28.sp4_h_r_21 <X> T_7_28.lc_trk_g0_5
 (0 3)  (342 451)  (342 451)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (14 3)  (356 451)  (356 451)  routing T_7_28.sp4_h_r_4 <X> T_7_28.lc_trk_g0_4
 (15 3)  (357 451)  (357 451)  routing T_7_28.sp4_h_r_4 <X> T_7_28.lc_trk_g0_4
 (16 3)  (358 451)  (358 451)  routing T_7_28.sp4_h_r_4 <X> T_7_28.lc_trk_g0_4
 (17 3)  (359 451)  (359 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (360 451)  (360 451)  routing T_7_28.sp4_h_r_21 <X> T_7_28.lc_trk_g0_5
 (22 3)  (364 451)  (364 451)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (366 451)  (366 451)  routing T_7_28.top_op_6 <X> T_7_28.lc_trk_g0_6
 (25 3)  (367 451)  (367 451)  routing T_7_28.top_op_6 <X> T_7_28.lc_trk_g0_6
 (9 4)  (351 452)  (351 452)  routing T_7_28.sp4_h_l_36 <X> T_7_28.sp4_h_r_4
 (10 4)  (352 452)  (352 452)  routing T_7_28.sp4_h_l_36 <X> T_7_28.sp4_h_r_4
 (11 4)  (353 452)  (353 452)  routing T_7_28.sp4_h_l_46 <X> T_7_28.sp4_v_b_5
 (13 4)  (355 452)  (355 452)  routing T_7_28.sp4_h_l_46 <X> T_7_28.sp4_v_b_5
 (21 4)  (363 452)  (363 452)  routing T_7_28.wire_logic_cluster/lc_3/out <X> T_7_28.lc_trk_g1_3
 (22 4)  (364 452)  (364 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (12 5)  (354 453)  (354 453)  routing T_7_28.sp4_h_l_46 <X> T_7_28.sp4_v_b_5
 (4 6)  (346 454)  (346 454)  routing T_7_28.sp4_v_b_3 <X> T_7_28.sp4_v_t_38
 (14 6)  (356 454)  (356 454)  routing T_7_28.wire_logic_cluster/lc_4/out <X> T_7_28.lc_trk_g1_4
 (17 6)  (359 454)  (359 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 454)  (360 454)  routing T_7_28.wire_logic_cluster/lc_5/out <X> T_7_28.lc_trk_g1_5
 (22 6)  (364 454)  (364 454)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (366 454)  (366 454)  routing T_7_28.top_op_7 <X> T_7_28.lc_trk_g1_7
 (26 6)  (368 454)  (368 454)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 454)  (369 454)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 454)  (371 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 454)  (373 454)  routing T_7_28.lc_trk_g0_4 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 454)  (374 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 454)  (378 454)  LC_3 Logic Functioning bit
 (38 6)  (380 454)  (380 454)  LC_3 Logic Functioning bit
 (41 6)  (383 454)  (383 454)  LC_3 Logic Functioning bit
 (43 6)  (385 454)  (385 454)  LC_3 Logic Functioning bit
 (45 6)  (387 454)  (387 454)  LC_3 Logic Functioning bit
 (17 7)  (359 455)  (359 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (363 455)  (363 455)  routing T_7_28.top_op_7 <X> T_7_28.lc_trk_g1_7
 (22 7)  (364 455)  (364 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (368 455)  (368 455)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 455)  (369 455)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 455)  (370 455)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 455)  (371 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 455)  (372 455)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (37 7)  (379 455)  (379 455)  LC_3 Logic Functioning bit
 (39 7)  (381 455)  (381 455)  LC_3 Logic Functioning bit
 (41 7)  (383 455)  (383 455)  LC_3 Logic Functioning bit
 (43 7)  (385 455)  (385 455)  LC_3 Logic Functioning bit
 (48 7)  (390 455)  (390 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (354 456)  (354 456)  routing T_7_28.sp4_v_t_45 <X> T_7_28.sp4_h_r_8
 (27 8)  (369 456)  (369 456)  routing T_7_28.lc_trk_g1_4 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 456)  (371 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 456)  (372 456)  routing T_7_28.lc_trk_g1_4 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 456)  (374 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 456)  (378 456)  LC_4 Logic Functioning bit
 (38 8)  (380 456)  (380 456)  LC_4 Logic Functioning bit
 (45 8)  (387 456)  (387 456)  LC_4 Logic Functioning bit
 (15 9)  (357 457)  (357 457)  routing T_7_28.sp4_v_t_29 <X> T_7_28.lc_trk_g2_0
 (16 9)  (358 457)  (358 457)  routing T_7_28.sp4_v_t_29 <X> T_7_28.lc_trk_g2_0
 (17 9)  (359 457)  (359 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (370 457)  (370 457)  routing T_7_28.lc_trk_g2_0 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 457)  (371 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 457)  (373 457)  routing T_7_28.lc_trk_g0_3 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 457)  (378 457)  LC_4 Logic Functioning bit
 (37 9)  (379 457)  (379 457)  LC_4 Logic Functioning bit
 (38 9)  (380 457)  (380 457)  LC_4 Logic Functioning bit
 (39 9)  (381 457)  (381 457)  LC_4 Logic Functioning bit
 (41 9)  (383 457)  (383 457)  LC_4 Logic Functioning bit
 (43 9)  (385 457)  (385 457)  LC_4 Logic Functioning bit
 (15 10)  (357 458)  (357 458)  routing T_7_28.sp4_h_l_24 <X> T_7_28.lc_trk_g2_5
 (16 10)  (358 458)  (358 458)  routing T_7_28.sp4_h_l_24 <X> T_7_28.lc_trk_g2_5
 (17 10)  (359 458)  (359 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (360 458)  (360 458)  routing T_7_28.sp4_h_l_24 <X> T_7_28.lc_trk_g2_5
 (26 10)  (368 458)  (368 458)  routing T_7_28.lc_trk_g1_4 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 458)  (370 458)  routing T_7_28.lc_trk_g2_0 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 458)  (371 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 458)  (373 458)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 458)  (374 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 458)  (376 458)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 458)  (378 458)  LC_5 Logic Functioning bit
 (37 10)  (379 458)  (379 458)  LC_5 Logic Functioning bit
 (38 10)  (380 458)  (380 458)  LC_5 Logic Functioning bit
 (39 10)  (381 458)  (381 458)  LC_5 Logic Functioning bit
 (41 10)  (383 458)  (383 458)  LC_5 Logic Functioning bit
 (43 10)  (385 458)  (385 458)  LC_5 Logic Functioning bit
 (45 10)  (387 458)  (387 458)  LC_5 Logic Functioning bit
 (27 11)  (369 459)  (369 459)  routing T_7_28.lc_trk_g1_4 <X> T_7_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 459)  (371 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 459)  (379 459)  LC_5 Logic Functioning bit
 (39 11)  (381 459)  (381 459)  LC_5 Logic Functioning bit
 (46 11)  (388 459)  (388 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (368 460)  (368 460)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 460)  (371 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 460)  (372 460)  routing T_7_28.lc_trk_g0_5 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 460)  (373 460)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 460)  (374 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 460)  (375 460)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 460)  (378 460)  LC_6 Logic Functioning bit
 (37 12)  (379 460)  (379 460)  LC_6 Logic Functioning bit
 (38 12)  (380 460)  (380 460)  LC_6 Logic Functioning bit
 (39 12)  (381 460)  (381 460)  LC_6 Logic Functioning bit
 (40 12)  (382 460)  (382 460)  LC_6 Logic Functioning bit
 (41 12)  (383 460)  (383 460)  LC_6 Logic Functioning bit
 (42 12)  (384 460)  (384 460)  LC_6 Logic Functioning bit
 (43 12)  (385 460)  (385 460)  LC_6 Logic Functioning bit
 (47 12)  (389 460)  (389 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (368 461)  (368 461)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 461)  (369 461)  routing T_7_28.lc_trk_g1_7 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 461)  (371 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 461)  (374 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (378 461)  (378 461)  LC_6 Logic Functioning bit
 (37 13)  (379 461)  (379 461)  LC_6 Logic Functioning bit
 (38 13)  (380 461)  (380 461)  LC_6 Logic Functioning bit
 (39 13)  (381 461)  (381 461)  LC_6 Logic Functioning bit
 (40 13)  (382 461)  (382 461)  LC_6 Logic Functioning bit
 (42 13)  (384 461)  (384 461)  LC_6 Logic Functioning bit
 (43 13)  (385 461)  (385 461)  LC_6 Logic Functioning bit
 (48 13)  (390 461)  (390 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (363 462)  (363 462)  routing T_7_28.wire_logic_cluster/lc_7/out <X> T_7_28.lc_trk_g3_7
 (22 14)  (364 462)  (364 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (368 462)  (368 462)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 462)  (369 462)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 462)  (370 462)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 462)  (371 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 462)  (372 462)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 462)  (373 462)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 462)  (374 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 462)  (378 462)  LC_7 Logic Functioning bit
 (38 14)  (380 462)  (380 462)  LC_7 Logic Functioning bit
 (39 14)  (381 462)  (381 462)  LC_7 Logic Functioning bit
 (41 14)  (383 462)  (383 462)  LC_7 Logic Functioning bit
 (43 14)  (385 462)  (385 462)  LC_7 Logic Functioning bit
 (45 14)  (387 462)  (387 462)  LC_7 Logic Functioning bit
 (50 14)  (392 462)  (392 462)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (364 463)  (364 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (365 463)  (365 463)  routing T_7_28.sp4_h_r_30 <X> T_7_28.lc_trk_g3_6
 (24 15)  (366 463)  (366 463)  routing T_7_28.sp4_h_r_30 <X> T_7_28.lc_trk_g3_6
 (25 15)  (367 463)  (367 463)  routing T_7_28.sp4_h_r_30 <X> T_7_28.lc_trk_g3_6
 (26 15)  (368 463)  (368 463)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 463)  (369 463)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 463)  (371 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 463)  (372 463)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 463)  (373 463)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 463)  (378 463)  LC_7 Logic Functioning bit
 (38 15)  (380 463)  (380 463)  LC_7 Logic Functioning bit
 (43 15)  (385 463)  (385 463)  LC_7 Logic Functioning bit


RAM_Tile_8_28

 (13 0)  (409 448)  (409 448)  routing T_8_28.sp4_h_l_39 <X> T_8_28.sp4_v_b_2
 (12 1)  (408 449)  (408 449)  routing T_8_28.sp4_h_l_39 <X> T_8_28.sp4_v_b_2
 (9 10)  (405 458)  (405 458)  routing T_8_28.sp4_v_b_7 <X> T_8_28.sp4_h_l_42


LogicTile_9_28

 (11 0)  (449 448)  (449 448)  routing T_9_28.sp4_h_l_45 <X> T_9_28.sp4_v_b_2
 (13 0)  (451 448)  (451 448)  routing T_9_28.sp4_h_l_45 <X> T_9_28.sp4_v_b_2
 (17 0)  (455 448)  (455 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 448)  (456 448)  routing T_9_28.wire_logic_cluster/lc_1/out <X> T_9_28.lc_trk_g0_1
 (27 0)  (465 448)  (465 448)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 448)  (466 448)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 448)  (467 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 448)  (468 448)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 448)  (471 448)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 448)  (474 448)  LC_0 Logic Functioning bit
 (38 0)  (476 448)  (476 448)  LC_0 Logic Functioning bit
 (46 0)  (484 448)  (484 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (450 449)  (450 449)  routing T_9_28.sp4_h_l_45 <X> T_9_28.sp4_v_b_2
 (36 1)  (474 449)  (474 449)  LC_0 Logic Functioning bit
 (38 1)  (476 449)  (476 449)  LC_0 Logic Functioning bit
 (0 2)  (438 450)  (438 450)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (19 2)  (457 450)  (457 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (459 450)  (459 450)  routing T_9_28.sp4_v_b_7 <X> T_9_28.lc_trk_g0_7
 (22 2)  (460 450)  (460 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (461 450)  (461 450)  routing T_9_28.sp4_v_b_7 <X> T_9_28.lc_trk_g0_7
 (27 2)  (465 450)  (465 450)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 450)  (467 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 450)  (469 450)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 450)  (470 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 450)  (471 450)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 450)  (474 450)  LC_1 Logic Functioning bit
 (37 2)  (475 450)  (475 450)  LC_1 Logic Functioning bit
 (39 2)  (477 450)  (477 450)  LC_1 Logic Functioning bit
 (40 2)  (478 450)  (478 450)  LC_1 Logic Functioning bit
 (42 2)  (480 450)  (480 450)  LC_1 Logic Functioning bit
 (45 2)  (483 450)  (483 450)  LC_1 Logic Functioning bit
 (0 3)  (438 451)  (438 451)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (26 3)  (464 451)  (464 451)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 451)  (466 451)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 451)  (467 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 451)  (468 451)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 451)  (469 451)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 451)  (470 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (474 451)  (474 451)  LC_1 Logic Functioning bit
 (37 3)  (475 451)  (475 451)  LC_1 Logic Functioning bit
 (38 3)  (476 451)  (476 451)  LC_1 Logic Functioning bit
 (39 3)  (477 451)  (477 451)  LC_1 Logic Functioning bit
 (40 3)  (478 451)  (478 451)  LC_1 Logic Functioning bit
 (41 3)  (479 451)  (479 451)  LC_1 Logic Functioning bit
 (42 3)  (480 451)  (480 451)  LC_1 Logic Functioning bit
 (43 3)  (481 451)  (481 451)  LC_1 Logic Functioning bit
 (53 3)  (491 451)  (491 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (459 452)  (459 452)  routing T_9_28.sp4_v_b_3 <X> T_9_28.lc_trk_g1_3
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (461 452)  (461 452)  routing T_9_28.sp4_v_b_3 <X> T_9_28.lc_trk_g1_3
 (25 4)  (463 452)  (463 452)  routing T_9_28.sp4_h_r_10 <X> T_9_28.lc_trk_g1_2
 (26 4)  (464 452)  (464 452)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 452)  (465 452)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 452)  (467 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 452)  (471 452)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (38 4)  (476 452)  (476 452)  LC_2 Logic Functioning bit
 (41 4)  (479 452)  (479 452)  LC_2 Logic Functioning bit
 (43 4)  (481 452)  (481 452)  LC_2 Logic Functioning bit
 (22 5)  (460 453)  (460 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 453)  (461 453)  routing T_9_28.sp4_h_r_10 <X> T_9_28.lc_trk_g1_2
 (24 5)  (462 453)  (462 453)  routing T_9_28.sp4_h_r_10 <X> T_9_28.lc_trk_g1_2
 (26 5)  (464 453)  (464 453)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 453)  (465 453)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 453)  (468 453)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (475 453)  (475 453)  LC_2 Logic Functioning bit
 (39 5)  (477 453)  (477 453)  LC_2 Logic Functioning bit
 (41 5)  (479 453)  (479 453)  LC_2 Logic Functioning bit
 (43 5)  (481 453)  (481 453)  LC_2 Logic Functioning bit
 (12 6)  (450 454)  (450 454)  routing T_9_28.sp4_v_t_46 <X> T_9_28.sp4_h_l_40
 (22 6)  (460 454)  (460 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (461 454)  (461 454)  routing T_9_28.sp4_h_r_7 <X> T_9_28.lc_trk_g1_7
 (24 6)  (462 454)  (462 454)  routing T_9_28.sp4_h_r_7 <X> T_9_28.lc_trk_g1_7
 (11 7)  (449 455)  (449 455)  routing T_9_28.sp4_v_t_46 <X> T_9_28.sp4_h_l_40
 (13 7)  (451 455)  (451 455)  routing T_9_28.sp4_v_t_46 <X> T_9_28.sp4_h_l_40
 (21 7)  (459 455)  (459 455)  routing T_9_28.sp4_h_r_7 <X> T_9_28.lc_trk_g1_7
 (14 8)  (452 456)  (452 456)  routing T_9_28.sp4_h_l_21 <X> T_9_28.lc_trk_g2_0
 (17 8)  (455 456)  (455 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (460 456)  (460 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (463 456)  (463 456)  routing T_9_28.sp4_h_r_34 <X> T_9_28.lc_trk_g2_2
 (9 9)  (447 457)  (447 457)  routing T_9_28.sp4_v_t_46 <X> T_9_28.sp4_v_b_7
 (10 9)  (448 457)  (448 457)  routing T_9_28.sp4_v_t_46 <X> T_9_28.sp4_v_b_7
 (15 9)  (453 457)  (453 457)  routing T_9_28.sp4_h_l_21 <X> T_9_28.lc_trk_g2_0
 (16 9)  (454 457)  (454 457)  routing T_9_28.sp4_h_l_21 <X> T_9_28.lc_trk_g2_0
 (17 9)  (455 457)  (455 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (456 457)  (456 457)  routing T_9_28.sp4_r_v_b_33 <X> T_9_28.lc_trk_g2_1
 (22 9)  (460 457)  (460 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 457)  (461 457)  routing T_9_28.sp4_h_r_34 <X> T_9_28.lc_trk_g2_2
 (24 9)  (462 457)  (462 457)  routing T_9_28.sp4_h_r_34 <X> T_9_28.lc_trk_g2_2
 (5 10)  (443 458)  (443 458)  routing T_9_28.sp4_v_t_43 <X> T_9_28.sp4_h_l_43
 (26 10)  (464 458)  (464 458)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 458)  (465 458)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 458)  (466 458)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 458)  (467 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 458)  (468 458)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 458)  (471 458)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 458)  (474 458)  LC_5 Logic Functioning bit
 (38 10)  (476 458)  (476 458)  LC_5 Logic Functioning bit
 (45 10)  (483 458)  (483 458)  LC_5 Logic Functioning bit
 (6 11)  (444 459)  (444 459)  routing T_9_28.sp4_v_t_43 <X> T_9_28.sp4_h_l_43
 (22 11)  (460 459)  (460 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 459)  (464 459)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 459)  (467 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 459)  (469 459)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 459)  (474 459)  LC_5 Logic Functioning bit
 (37 11)  (475 459)  (475 459)  LC_5 Logic Functioning bit
 (38 11)  (476 459)  (476 459)  LC_5 Logic Functioning bit
 (39 11)  (477 459)  (477 459)  LC_5 Logic Functioning bit
 (41 11)  (479 459)  (479 459)  LC_5 Logic Functioning bit
 (43 11)  (481 459)  (481 459)  LC_5 Logic Functioning bit
 (48 11)  (486 459)  (486 459)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (3 12)  (441 460)  (441 460)  routing T_9_28.sp12_v_t_22 <X> T_9_28.sp12_h_r_1
 (21 12)  (459 460)  (459 460)  routing T_9_28.sp12_v_t_0 <X> T_9_28.lc_trk_g3_3
 (22 12)  (460 460)  (460 460)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (462 460)  (462 460)  routing T_9_28.sp12_v_t_0 <X> T_9_28.lc_trk_g3_3
 (21 13)  (459 461)  (459 461)  routing T_9_28.sp12_v_t_0 <X> T_9_28.lc_trk_g3_3
 (22 13)  (460 461)  (460 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (461 461)  (461 461)  routing T_9_28.sp4_h_l_15 <X> T_9_28.lc_trk_g3_2
 (24 13)  (462 461)  (462 461)  routing T_9_28.sp4_h_l_15 <X> T_9_28.lc_trk_g3_2
 (25 13)  (463 461)  (463 461)  routing T_9_28.sp4_h_l_15 <X> T_9_28.lc_trk_g3_2
 (14 14)  (452 462)  (452 462)  routing T_9_28.sp4_h_r_36 <X> T_9_28.lc_trk_g3_4
 (17 14)  (455 462)  (455 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 462)  (456 462)  routing T_9_28.wire_logic_cluster/lc_5/out <X> T_9_28.lc_trk_g3_5
 (27 14)  (465 462)  (465 462)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 462)  (466 462)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 462)  (467 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 462)  (470 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 462)  (471 462)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_7/in_3
 (15 15)  (453 463)  (453 463)  routing T_9_28.sp4_h_r_36 <X> T_9_28.lc_trk_g3_4
 (16 15)  (454 463)  (454 463)  routing T_9_28.sp4_h_r_36 <X> T_9_28.lc_trk_g3_4
 (17 15)  (455 463)  (455 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (464 463)  (464 463)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 463)  (465 463)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 463)  (466 463)  routing T_9_28.lc_trk_g3_2 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 463)  (467 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 463)  (468 463)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (41 15)  (479 463)  (479 463)  LC_7 Logic Functioning bit
 (43 15)  (481 463)  (481 463)  LC_7 Logic Functioning bit
 (48 15)  (486 463)  (486 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_28

 (14 0)  (506 448)  (506 448)  routing T_10_28.sp4_h_r_8 <X> T_10_28.lc_trk_g0_0
 (22 0)  (514 448)  (514 448)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 448)  (515 448)  routing T_10_28.sp12_h_r_11 <X> T_10_28.lc_trk_g0_3
 (25 0)  (517 448)  (517 448)  routing T_10_28.lft_op_2 <X> T_10_28.lc_trk_g0_2
 (27 0)  (519 448)  (519 448)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 448)  (520 448)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 448)  (522 448)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 448)  (526 448)  routing T_10_28.lc_trk_g1_0 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 448)  (528 448)  LC_0 Logic Functioning bit
 (37 0)  (529 448)  (529 448)  LC_0 Logic Functioning bit
 (38 0)  (530 448)  (530 448)  LC_0 Logic Functioning bit
 (39 0)  (531 448)  (531 448)  LC_0 Logic Functioning bit
 (41 0)  (533 448)  (533 448)  LC_0 Logic Functioning bit
 (43 0)  (535 448)  (535 448)  LC_0 Logic Functioning bit
 (45 0)  (537 448)  (537 448)  LC_0 Logic Functioning bit
 (47 0)  (539 448)  (539 448)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (507 449)  (507 449)  routing T_10_28.sp4_h_r_8 <X> T_10_28.lc_trk_g0_0
 (16 1)  (508 449)  (508 449)  routing T_10_28.sp4_h_r_8 <X> T_10_28.lc_trk_g0_0
 (17 1)  (509 449)  (509 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (514 449)  (514 449)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 449)  (516 449)  routing T_10_28.lft_op_2 <X> T_10_28.lc_trk_g0_2
 (27 1)  (519 449)  (519 449)  routing T_10_28.lc_trk_g1_1 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 449)  (521 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 449)  (522 449)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (37 1)  (529 449)  (529 449)  LC_0 Logic Functioning bit
 (39 1)  (531 449)  (531 449)  LC_0 Logic Functioning bit
 (0 2)  (492 450)  (492 450)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (500 450)  (500 450)  routing T_10_28.sp4_v_t_36 <X> T_10_28.sp4_h_l_36
 (9 2)  (501 450)  (501 450)  routing T_10_28.sp4_v_t_36 <X> T_10_28.sp4_h_l_36
 (26 2)  (518 450)  (518 450)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 450)  (519 450)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 450)  (521 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 450)  (522 450)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 450)  (524 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 450)  (526 450)  routing T_10_28.lc_trk_g1_1 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 450)  (528 450)  LC_1 Logic Functioning bit
 (37 2)  (529 450)  (529 450)  LC_1 Logic Functioning bit
 (38 2)  (530 450)  (530 450)  LC_1 Logic Functioning bit
 (39 2)  (531 450)  (531 450)  LC_1 Logic Functioning bit
 (41 2)  (533 450)  (533 450)  LC_1 Logic Functioning bit
 (43 2)  (535 450)  (535 450)  LC_1 Logic Functioning bit
 (45 2)  (537 450)  (537 450)  LC_1 Logic Functioning bit
 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (26 3)  (518 451)  (518 451)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 451)  (519 451)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 451)  (520 451)  routing T_10_28.lc_trk_g3_6 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 451)  (521 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 451)  (528 451)  LC_1 Logic Functioning bit
 (38 3)  (530 451)  (530 451)  LC_1 Logic Functioning bit
 (5 4)  (497 452)  (497 452)  routing T_10_28.sp4_v_b_3 <X> T_10_28.sp4_h_r_3
 (14 4)  (506 452)  (506 452)  routing T_10_28.wire_logic_cluster/lc_0/out <X> T_10_28.lc_trk_g1_0
 (17 4)  (509 452)  (509 452)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 452)  (510 452)  routing T_10_28.wire_logic_cluster/lc_1/out <X> T_10_28.lc_trk_g1_1
 (21 4)  (513 452)  (513 452)  routing T_10_28.bnr_op_3 <X> T_10_28.lc_trk_g1_3
 (22 4)  (514 452)  (514 452)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (518 452)  (518 452)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 452)  (520 452)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 452)  (521 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 452)  (524 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 452)  (525 452)  routing T_10_28.lc_trk_g2_1 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 452)  (528 452)  LC_2 Logic Functioning bit
 (37 4)  (529 452)  (529 452)  LC_2 Logic Functioning bit
 (39 4)  (531 452)  (531 452)  LC_2 Logic Functioning bit
 (41 4)  (533 452)  (533 452)  LC_2 Logic Functioning bit
 (43 4)  (535 452)  (535 452)  LC_2 Logic Functioning bit
 (6 5)  (498 453)  (498 453)  routing T_10_28.sp4_v_b_3 <X> T_10_28.sp4_h_r_3
 (17 5)  (509 453)  (509 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 453)  (513 453)  routing T_10_28.bnr_op_3 <X> T_10_28.lc_trk_g1_3
 (27 5)  (519 453)  (519 453)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 453)  (520 453)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 453)  (521 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 453)  (522 453)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 453)  (524 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 453)  (527 453)  routing T_10_28.lc_trk_g0_2 <X> T_10_28.input_2_2
 (36 5)  (528 453)  (528 453)  LC_2 Logic Functioning bit
 (37 5)  (529 453)  (529 453)  LC_2 Logic Functioning bit
 (39 5)  (531 453)  (531 453)  LC_2 Logic Functioning bit
 (15 6)  (507 454)  (507 454)  routing T_10_28.sp4_v_b_21 <X> T_10_28.lc_trk_g1_5
 (16 6)  (508 454)  (508 454)  routing T_10_28.sp4_v_b_21 <X> T_10_28.lc_trk_g1_5
 (17 6)  (509 454)  (509 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (517 454)  (517 454)  routing T_10_28.sp4_h_r_14 <X> T_10_28.lc_trk_g1_6
 (26 6)  (518 454)  (518 454)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 454)  (521 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 454)  (525 454)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 454)  (526 454)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 454)  (528 454)  LC_3 Logic Functioning bit
 (38 6)  (530 454)  (530 454)  LC_3 Logic Functioning bit
 (41 6)  (533 454)  (533 454)  LC_3 Logic Functioning bit
 (43 6)  (535 454)  (535 454)  LC_3 Logic Functioning bit
 (22 7)  (514 455)  (514 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 455)  (515 455)  routing T_10_28.sp4_h_r_14 <X> T_10_28.lc_trk_g1_6
 (24 7)  (516 455)  (516 455)  routing T_10_28.sp4_h_r_14 <X> T_10_28.lc_trk_g1_6
 (26 7)  (518 455)  (518 455)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 455)  (519 455)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 455)  (521 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 455)  (528 455)  LC_3 Logic Functioning bit
 (38 7)  (530 455)  (530 455)  LC_3 Logic Functioning bit
 (40 7)  (532 455)  (532 455)  LC_3 Logic Functioning bit
 (42 7)  (534 455)  (534 455)  LC_3 Logic Functioning bit
 (5 8)  (497 456)  (497 456)  routing T_10_28.sp4_v_b_0 <X> T_10_28.sp4_h_r_6
 (15 8)  (507 456)  (507 456)  routing T_10_28.sp4_h_r_33 <X> T_10_28.lc_trk_g2_1
 (16 8)  (508 456)  (508 456)  routing T_10_28.sp4_h_r_33 <X> T_10_28.lc_trk_g2_1
 (17 8)  (509 456)  (509 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (510 456)  (510 456)  routing T_10_28.sp4_h_r_33 <X> T_10_28.lc_trk_g2_1
 (22 8)  (514 456)  (514 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (517 456)  (517 456)  routing T_10_28.sp4_h_r_42 <X> T_10_28.lc_trk_g2_2
 (27 8)  (519 456)  (519 456)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 456)  (520 456)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 456)  (521 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 456)  (524 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 456)  (525 456)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 456)  (528 456)  LC_4 Logic Functioning bit
 (38 8)  (530 456)  (530 456)  LC_4 Logic Functioning bit
 (43 8)  (535 456)  (535 456)  LC_4 Logic Functioning bit
 (50 8)  (542 456)  (542 456)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (496 457)  (496 457)  routing T_10_28.sp4_v_b_0 <X> T_10_28.sp4_h_r_6
 (6 9)  (498 457)  (498 457)  routing T_10_28.sp4_v_b_0 <X> T_10_28.sp4_h_r_6
 (22 9)  (514 457)  (514 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 457)  (515 457)  routing T_10_28.sp4_h_r_42 <X> T_10_28.lc_trk_g2_2
 (24 9)  (516 457)  (516 457)  routing T_10_28.sp4_h_r_42 <X> T_10_28.lc_trk_g2_2
 (25 9)  (517 457)  (517 457)  routing T_10_28.sp4_h_r_42 <X> T_10_28.lc_trk_g2_2
 (26 9)  (518 457)  (518 457)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 457)  (520 457)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 457)  (521 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 457)  (522 457)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 457)  (523 457)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 457)  (528 457)  LC_4 Logic Functioning bit
 (38 9)  (530 457)  (530 457)  LC_4 Logic Functioning bit
 (40 9)  (532 457)  (532 457)  LC_4 Logic Functioning bit
 (42 9)  (534 457)  (534 457)  LC_4 Logic Functioning bit
 (43 9)  (535 457)  (535 457)  LC_4 Logic Functioning bit
 (12 10)  (504 458)  (504 458)  routing T_10_28.sp4_v_t_39 <X> T_10_28.sp4_h_l_45
 (14 10)  (506 458)  (506 458)  routing T_10_28.rgt_op_4 <X> T_10_28.lc_trk_g2_4
 (21 10)  (513 458)  (513 458)  routing T_10_28.sp4_h_r_39 <X> T_10_28.lc_trk_g2_7
 (22 10)  (514 458)  (514 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (515 458)  (515 458)  routing T_10_28.sp4_h_r_39 <X> T_10_28.lc_trk_g2_7
 (24 10)  (516 458)  (516 458)  routing T_10_28.sp4_h_r_39 <X> T_10_28.lc_trk_g2_7
 (25 10)  (517 458)  (517 458)  routing T_10_28.wire_logic_cluster/lc_6/out <X> T_10_28.lc_trk_g2_6
 (28 10)  (520 458)  (520 458)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 458)  (521 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 458)  (522 458)  routing T_10_28.lc_trk_g2_4 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 458)  (526 458)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 458)  (528 458)  LC_5 Logic Functioning bit
 (37 10)  (529 458)  (529 458)  LC_5 Logic Functioning bit
 (38 10)  (530 458)  (530 458)  LC_5 Logic Functioning bit
 (39 10)  (531 458)  (531 458)  LC_5 Logic Functioning bit
 (41 10)  (533 458)  (533 458)  LC_5 Logic Functioning bit
 (43 10)  (535 458)  (535 458)  LC_5 Logic Functioning bit
 (11 11)  (503 459)  (503 459)  routing T_10_28.sp4_v_t_39 <X> T_10_28.sp4_h_l_45
 (13 11)  (505 459)  (505 459)  routing T_10_28.sp4_v_t_39 <X> T_10_28.sp4_h_l_45
 (15 11)  (507 459)  (507 459)  routing T_10_28.rgt_op_4 <X> T_10_28.lc_trk_g2_4
 (17 11)  (509 459)  (509 459)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (514 459)  (514 459)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (523 459)  (523 459)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 459)  (528 459)  LC_5 Logic Functioning bit
 (37 11)  (529 459)  (529 459)  LC_5 Logic Functioning bit
 (38 11)  (530 459)  (530 459)  LC_5 Logic Functioning bit
 (39 11)  (531 459)  (531 459)  LC_5 Logic Functioning bit
 (41 11)  (533 459)  (533 459)  LC_5 Logic Functioning bit
 (43 11)  (535 459)  (535 459)  LC_5 Logic Functioning bit
 (5 12)  (497 460)  (497 460)  routing T_10_28.sp4_v_t_44 <X> T_10_28.sp4_h_r_9
 (10 12)  (502 460)  (502 460)  routing T_10_28.sp4_v_t_40 <X> T_10_28.sp4_h_r_10
 (16 12)  (508 460)  (508 460)  routing T_10_28.sp4_v_b_33 <X> T_10_28.lc_trk_g3_1
 (17 12)  (509 460)  (509 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 460)  (510 460)  routing T_10_28.sp4_v_b_33 <X> T_10_28.lc_trk_g3_1
 (25 12)  (517 460)  (517 460)  routing T_10_28.wire_logic_cluster/lc_2/out <X> T_10_28.lc_trk_g3_2
 (26 12)  (518 460)  (518 460)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 460)  (521 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 460)  (523 460)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 460)  (524 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 460)  (525 460)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 460)  (528 460)  LC_6 Logic Functioning bit
 (38 12)  (530 460)  (530 460)  LC_6 Logic Functioning bit
 (39 12)  (531 460)  (531 460)  LC_6 Logic Functioning bit
 (41 12)  (533 460)  (533 460)  LC_6 Logic Functioning bit
 (43 12)  (535 460)  (535 460)  LC_6 Logic Functioning bit
 (45 12)  (537 460)  (537 460)  LC_6 Logic Functioning bit
 (50 12)  (542 460)  (542 460)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (543 460)  (543 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (510 461)  (510 461)  routing T_10_28.sp4_v_b_33 <X> T_10_28.lc_trk_g3_1
 (22 13)  (514 461)  (514 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 461)  (518 461)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 461)  (520 461)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 461)  (521 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 461)  (522 461)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 461)  (523 461)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 461)  (529 461)  LC_6 Logic Functioning bit
 (39 13)  (531 461)  (531 461)  LC_6 Logic Functioning bit
 (42 13)  (534 461)  (534 461)  LC_6 Logic Functioning bit
 (15 14)  (507 462)  (507 462)  routing T_10_28.sp4_h_l_16 <X> T_10_28.lc_trk_g3_5
 (16 14)  (508 462)  (508 462)  routing T_10_28.sp4_h_l_16 <X> T_10_28.lc_trk_g3_5
 (17 14)  (509 462)  (509 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (510 463)  (510 463)  routing T_10_28.sp4_h_l_16 <X> T_10_28.lc_trk_g3_5
 (22 15)  (514 463)  (514 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 463)  (517 463)  routing T_10_28.sp4_r_v_b_46 <X> T_10_28.lc_trk_g3_6


LogicTile_11_28

 (6 0)  (552 448)  (552 448)  routing T_11_28.sp4_v_t_44 <X> T_11_28.sp4_v_b_0
 (10 0)  (556 448)  (556 448)  routing T_11_28.sp4_v_t_45 <X> T_11_28.sp4_h_r_1
 (15 0)  (561 448)  (561 448)  routing T_11_28.sp4_h_r_9 <X> T_11_28.lc_trk_g0_1
 (16 0)  (562 448)  (562 448)  routing T_11_28.sp4_h_r_9 <X> T_11_28.lc_trk_g0_1
 (17 0)  (563 448)  (563 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (564 448)  (564 448)  routing T_11_28.sp4_h_r_9 <X> T_11_28.lc_trk_g0_1
 (22 0)  (568 448)  (568 448)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 448)  (570 448)  routing T_11_28.bot_op_3 <X> T_11_28.lc_trk_g0_3
 (26 0)  (572 448)  (572 448)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 448)  (574 448)  routing T_11_28.lc_trk_g2_1 <X> T_11_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 448)  (575 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 448)  (580 448)  routing T_11_28.lc_trk_g1_0 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 448)  (582 448)  LC_0 Logic Functioning bit
 (37 0)  (583 448)  (583 448)  LC_0 Logic Functioning bit
 (38 0)  (584 448)  (584 448)  LC_0 Logic Functioning bit
 (39 0)  (585 448)  (585 448)  LC_0 Logic Functioning bit
 (41 0)  (587 448)  (587 448)  LC_0 Logic Functioning bit
 (43 0)  (589 448)  (589 448)  LC_0 Logic Functioning bit
 (45 0)  (591 448)  (591 448)  LC_0 Logic Functioning bit
 (51 0)  (597 448)  (597 448)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (551 449)  (551 449)  routing T_11_28.sp4_v_t_44 <X> T_11_28.sp4_v_b_0
 (26 1)  (572 449)  (572 449)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 449)  (574 449)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 449)  (575 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (38 1)  (584 449)  (584 449)  LC_0 Logic Functioning bit
 (0 2)  (546 450)  (546 450)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (551 450)  (551 450)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_h_l_37
 (26 2)  (572 450)  (572 450)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 450)  (573 450)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 450)  (577 450)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 450)  (579 450)  routing T_11_28.lc_trk_g2_4 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (37 2)  (583 450)  (583 450)  LC_1 Logic Functioning bit
 (38 2)  (584 450)  (584 450)  LC_1 Logic Functioning bit
 (39 2)  (585 450)  (585 450)  LC_1 Logic Functioning bit
 (0 3)  (546 451)  (546 451)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (4 3)  (550 451)  (550 451)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_h_l_37
 (26 3)  (572 451)  (572 451)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 451)  (573 451)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 451)  (574 451)  routing T_11_28.lc_trk_g3_6 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 451)  (575 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (40 3)  (586 451)  (586 451)  LC_1 Logic Functioning bit
 (41 3)  (587 451)  (587 451)  LC_1 Logic Functioning bit
 (42 3)  (588 451)  (588 451)  LC_1 Logic Functioning bit
 (43 3)  (589 451)  (589 451)  LC_1 Logic Functioning bit
 (53 3)  (599 451)  (599 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (560 452)  (560 452)  routing T_11_28.wire_logic_cluster/lc_0/out <X> T_11_28.lc_trk_g1_0
 (15 4)  (561 452)  (561 452)  routing T_11_28.sp4_h_r_1 <X> T_11_28.lc_trk_g1_1
 (16 4)  (562 452)  (562 452)  routing T_11_28.sp4_h_r_1 <X> T_11_28.lc_trk_g1_1
 (17 4)  (563 452)  (563 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (29 4)  (575 452)  (575 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 452)  (577 452)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 452)  (578 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 452)  (580 452)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 452)  (582 452)  LC_2 Logic Functioning bit
 (38 4)  (584 452)  (584 452)  LC_2 Logic Functioning bit
 (17 5)  (563 453)  (563 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (564 453)  (564 453)  routing T_11_28.sp4_h_r_1 <X> T_11_28.lc_trk_g1_1
 (36 5)  (582 453)  (582 453)  LC_2 Logic Functioning bit
 (38 5)  (584 453)  (584 453)  LC_2 Logic Functioning bit
 (4 6)  (550 454)  (550 454)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_v_t_38
 (6 6)  (552 454)  (552 454)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_v_t_38
 (14 6)  (560 454)  (560 454)  routing T_11_28.wire_logic_cluster/lc_4/out <X> T_11_28.lc_trk_g1_4
 (15 6)  (561 454)  (561 454)  routing T_11_28.sp4_v_b_21 <X> T_11_28.lc_trk_g1_5
 (16 6)  (562 454)  (562 454)  routing T_11_28.sp4_v_b_21 <X> T_11_28.lc_trk_g1_5
 (17 6)  (563 454)  (563 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (567 454)  (567 454)  routing T_11_28.sp4_v_b_7 <X> T_11_28.lc_trk_g1_7
 (22 6)  (568 454)  (568 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (569 454)  (569 454)  routing T_11_28.sp4_v_b_7 <X> T_11_28.lc_trk_g1_7
 (28 6)  (574 454)  (574 454)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 454)  (575 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 454)  (577 454)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 454)  (578 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 454)  (580 454)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 454)  (582 454)  LC_3 Logic Functioning bit
 (41 6)  (587 454)  (587 454)  LC_3 Logic Functioning bit
 (43 6)  (589 454)  (589 454)  LC_3 Logic Functioning bit
 (50 6)  (596 454)  (596 454)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (551 455)  (551 455)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_v_t_38
 (17 7)  (563 455)  (563 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 455)  (572 455)  routing T_11_28.lc_trk_g0_3 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 455)  (575 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (41 7)  (587 455)  (587 455)  LC_3 Logic Functioning bit
 (43 7)  (589 455)  (589 455)  LC_3 Logic Functioning bit
 (12 8)  (558 456)  (558 456)  routing T_11_28.sp4_v_b_2 <X> T_11_28.sp4_h_r_8
 (14 8)  (560 456)  (560 456)  routing T_11_28.sp4_v_t_21 <X> T_11_28.lc_trk_g2_0
 (17 8)  (563 456)  (563 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (29 8)  (575 456)  (575 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 456)  (577 456)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 456)  (578 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 456)  (580 456)  routing T_11_28.lc_trk_g1_4 <X> T_11_28.wire_logic_cluster/lc_4/in_3
 (39 8)  (585 456)  (585 456)  LC_4 Logic Functioning bit
 (41 8)  (587 456)  (587 456)  LC_4 Logic Functioning bit
 (45 8)  (591 456)  (591 456)  LC_4 Logic Functioning bit
 (48 8)  (594 456)  (594 456)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (596 456)  (596 456)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (550 457)  (550 457)  routing T_11_28.sp4_v_t_36 <X> T_11_28.sp4_h_r_6
 (11 9)  (557 457)  (557 457)  routing T_11_28.sp4_v_b_2 <X> T_11_28.sp4_h_r_8
 (13 9)  (559 457)  (559 457)  routing T_11_28.sp4_v_b_2 <X> T_11_28.sp4_h_r_8
 (14 9)  (560 457)  (560 457)  routing T_11_28.sp4_v_t_21 <X> T_11_28.lc_trk_g2_0
 (16 9)  (562 457)  (562 457)  routing T_11_28.sp4_v_t_21 <X> T_11_28.lc_trk_g2_0
 (17 9)  (563 457)  (563 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (574 457)  (574 457)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 457)  (575 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (38 9)  (584 457)  (584 457)  LC_4 Logic Functioning bit
 (39 9)  (585 457)  (585 457)  LC_4 Logic Functioning bit
 (51 9)  (597 457)  (597 457)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (9 10)  (555 458)  (555 458)  routing T_11_28.sp4_h_r_4 <X> T_11_28.sp4_h_l_42
 (10 10)  (556 458)  (556 458)  routing T_11_28.sp4_h_r_4 <X> T_11_28.sp4_h_l_42
 (21 10)  (567 458)  (567 458)  routing T_11_28.sp4_v_t_26 <X> T_11_28.lc_trk_g2_7
 (22 10)  (568 458)  (568 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 458)  (569 458)  routing T_11_28.sp4_v_t_26 <X> T_11_28.lc_trk_g2_7
 (26 10)  (572 458)  (572 458)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 458)  (573 458)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 458)  (574 458)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 458)  (575 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 458)  (576 458)  routing T_11_28.lc_trk_g3_5 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 458)  (577 458)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 458)  (578 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 458)  (580 458)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 458)  (582 458)  LC_5 Logic Functioning bit
 (38 10)  (584 458)  (584 458)  LC_5 Logic Functioning bit
 (45 10)  (591 458)  (591 458)  LC_5 Logic Functioning bit
 (14 11)  (560 459)  (560 459)  routing T_11_28.sp12_v_b_20 <X> T_11_28.lc_trk_g2_4
 (16 11)  (562 459)  (562 459)  routing T_11_28.sp12_v_b_20 <X> T_11_28.lc_trk_g2_4
 (17 11)  (563 459)  (563 459)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (567 459)  (567 459)  routing T_11_28.sp4_v_t_26 <X> T_11_28.lc_trk_g2_7
 (22 11)  (568 459)  (568 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (569 459)  (569 459)  routing T_11_28.sp12_v_t_21 <X> T_11_28.lc_trk_g2_6
 (25 11)  (571 459)  (571 459)  routing T_11_28.sp12_v_t_21 <X> T_11_28.lc_trk_g2_6
 (26 11)  (572 459)  (572 459)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 459)  (574 459)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 459)  (575 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 459)  (577 459)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 459)  (582 459)  LC_5 Logic Functioning bit
 (37 11)  (583 459)  (583 459)  LC_5 Logic Functioning bit
 (38 11)  (584 459)  (584 459)  LC_5 Logic Functioning bit
 (39 11)  (585 459)  (585 459)  LC_5 Logic Functioning bit
 (41 11)  (587 459)  (587 459)  LC_5 Logic Functioning bit
 (43 11)  (589 459)  (589 459)  LC_5 Logic Functioning bit
 (52 11)  (598 459)  (598 459)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 14)  (563 462)  (563 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 462)  (564 462)  routing T_11_28.wire_logic_cluster/lc_5/out <X> T_11_28.lc_trk_g3_5
 (25 14)  (571 462)  (571 462)  routing T_11_28.rgt_op_6 <X> T_11_28.lc_trk_g3_6
 (22 15)  (568 463)  (568 463)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 463)  (570 463)  routing T_11_28.rgt_op_6 <X> T_11_28.lc_trk_g3_6


LogicTile_12_28

 (10 0)  (610 448)  (610 448)  routing T_12_28.sp4_v_t_45 <X> T_12_28.sp4_h_r_1
 (21 0)  (621 448)  (621 448)  routing T_12_28.lft_op_3 <X> T_12_28.lc_trk_g0_3
 (22 0)  (622 448)  (622 448)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 448)  (624 448)  routing T_12_28.lft_op_3 <X> T_12_28.lc_trk_g0_3
 (26 0)  (626 448)  (626 448)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 448)  (627 448)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 448)  (629 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 448)  (630 448)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 448)  (631 448)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 448)  (632 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 448)  (633 448)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 448)  (634 448)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (39 0)  (639 448)  (639 448)  LC_0 Logic Functioning bit
 (42 0)  (642 448)  (642 448)  LC_0 Logic Functioning bit
 (43 0)  (643 448)  (643 448)  LC_0 Logic Functioning bit
 (47 0)  (647 448)  (647 448)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (622 449)  (622 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 449)  (625 449)  routing T_12_28.sp4_r_v_b_33 <X> T_12_28.lc_trk_g0_2
 (26 1)  (626 449)  (626 449)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 449)  (628 449)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 449)  (629 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 449)  (630 449)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 449)  (631 449)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 449)  (632 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 449)  (634 449)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.input_2_0
 (35 1)  (635 449)  (635 449)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.input_2_0
 (36 1)  (636 449)  (636 449)  LC_0 Logic Functioning bit
 (37 1)  (637 449)  (637 449)  LC_0 Logic Functioning bit
 (40 1)  (640 449)  (640 449)  LC_0 Logic Functioning bit
 (41 1)  (641 449)  (641 449)  LC_0 Logic Functioning bit
 (48 1)  (648 449)  (648 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 450)  (600 450)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (2 2)  (602 450)  (602 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (632 450)  (632 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 450)  (634 450)  routing T_12_28.lc_trk_g1_1 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 450)  (637 450)  LC_1 Logic Functioning bit
 (39 2)  (639 450)  (639 450)  LC_1 Logic Functioning bit
 (41 2)  (641 450)  (641 450)  LC_1 Logic Functioning bit
 (43 2)  (643 450)  (643 450)  LC_1 Logic Functioning bit
 (0 3)  (600 451)  (600 451)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (26 3)  (626 451)  (626 451)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 451)  (627 451)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 451)  (628 451)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 451)  (629 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 451)  (636 451)  LC_1 Logic Functioning bit
 (38 3)  (638 451)  (638 451)  LC_1 Logic Functioning bit
 (40 3)  (640 451)  (640 451)  LC_1 Logic Functioning bit
 (42 3)  (642 451)  (642 451)  LC_1 Logic Functioning bit
 (51 3)  (651 451)  (651 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (612 452)  (612 452)  routing T_12_28.sp4_v_t_40 <X> T_12_28.sp4_h_r_5
 (15 4)  (615 452)  (615 452)  routing T_12_28.sp4_h_r_1 <X> T_12_28.lc_trk_g1_1
 (16 4)  (616 452)  (616 452)  routing T_12_28.sp4_h_r_1 <X> T_12_28.lc_trk_g1_1
 (17 4)  (617 452)  (617 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 452)  (621 452)  routing T_12_28.wire_logic_cluster/lc_3/out <X> T_12_28.lc_trk_g1_3
 (22 4)  (622 452)  (622 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 452)  (627 452)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 452)  (629 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 452)  (630 452)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 452)  (632 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (45 4)  (645 452)  (645 452)  LC_2 Logic Functioning bit
 (46 4)  (646 452)  (646 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (618 453)  (618 453)  routing T_12_28.sp4_h_r_1 <X> T_12_28.lc_trk_g1_1
 (27 5)  (627 453)  (627 453)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 453)  (628 453)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 453)  (629 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 453)  (631 453)  routing T_12_28.lc_trk_g0_3 <X> T_12_28.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 453)  (640 453)  LC_2 Logic Functioning bit
 (41 5)  (641 453)  (641 453)  LC_2 Logic Functioning bit
 (42 5)  (642 453)  (642 453)  LC_2 Logic Functioning bit
 (43 5)  (643 453)  (643 453)  LC_2 Logic Functioning bit
 (14 6)  (614 454)  (614 454)  routing T_12_28.sp4_h_l_9 <X> T_12_28.lc_trk_g1_4
 (22 6)  (622 454)  (622 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 454)  (623 454)  routing T_12_28.sp4_v_b_23 <X> T_12_28.lc_trk_g1_7
 (24 6)  (624 454)  (624 454)  routing T_12_28.sp4_v_b_23 <X> T_12_28.lc_trk_g1_7
 (25 6)  (625 454)  (625 454)  routing T_12_28.wire_logic_cluster/lc_6/out <X> T_12_28.lc_trk_g1_6
 (29 6)  (629 454)  (629 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 454)  (632 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 454)  (634 454)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 454)  (636 454)  LC_3 Logic Functioning bit
 (37 6)  (637 454)  (637 454)  LC_3 Logic Functioning bit
 (38 6)  (638 454)  (638 454)  LC_3 Logic Functioning bit
 (39 6)  (639 454)  (639 454)  LC_3 Logic Functioning bit
 (42 6)  (642 454)  (642 454)  LC_3 Logic Functioning bit
 (45 6)  (645 454)  (645 454)  LC_3 Logic Functioning bit
 (52 6)  (652 454)  (652 454)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (614 455)  (614 455)  routing T_12_28.sp4_h_l_9 <X> T_12_28.lc_trk_g1_4
 (15 7)  (615 455)  (615 455)  routing T_12_28.sp4_h_l_9 <X> T_12_28.lc_trk_g1_4
 (16 7)  (616 455)  (616 455)  routing T_12_28.sp4_h_l_9 <X> T_12_28.lc_trk_g1_4
 (17 7)  (617 455)  (617 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 455)  (622 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (628 455)  (628 455)  routing T_12_28.lc_trk_g2_1 <X> T_12_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 455)  (629 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 455)  (630 455)  routing T_12_28.lc_trk_g0_2 <X> T_12_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 455)  (631 455)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 455)  (632 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 455)  (633 455)  routing T_12_28.lc_trk_g2_3 <X> T_12_28.input_2_3
 (35 7)  (635 455)  (635 455)  routing T_12_28.lc_trk_g2_3 <X> T_12_28.input_2_3
 (37 7)  (637 455)  (637 455)  LC_3 Logic Functioning bit
 (38 7)  (638 455)  (638 455)  LC_3 Logic Functioning bit
 (39 7)  (639 455)  (639 455)  LC_3 Logic Functioning bit
 (47 7)  (647 455)  (647 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (651 455)  (651 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (609 456)  (609 456)  routing T_12_28.sp4_v_t_42 <X> T_12_28.sp4_h_r_7
 (15 8)  (615 456)  (615 456)  routing T_12_28.tnr_op_1 <X> T_12_28.lc_trk_g2_1
 (17 8)  (617 456)  (617 456)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (622 456)  (622 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 456)  (623 456)  routing T_12_28.sp4_v_t_30 <X> T_12_28.lc_trk_g2_3
 (24 8)  (624 456)  (624 456)  routing T_12_28.sp4_v_t_30 <X> T_12_28.lc_trk_g2_3
 (32 8)  (632 456)  (632 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 456)  (633 456)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 456)  (634 456)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 456)  (637 456)  LC_4 Logic Functioning bit
 (39 8)  (639 456)  (639 456)  LC_4 Logic Functioning bit
 (41 8)  (641 456)  (641 456)  LC_4 Logic Functioning bit
 (43 8)  (643 456)  (643 456)  LC_4 Logic Functioning bit
 (47 8)  (647 456)  (647 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (615 457)  (615 457)  routing T_12_28.sp4_v_t_29 <X> T_12_28.lc_trk_g2_0
 (16 9)  (616 457)  (616 457)  routing T_12_28.sp4_v_t_29 <X> T_12_28.lc_trk_g2_0
 (17 9)  (617 457)  (617 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (622 457)  (622 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 457)  (623 457)  routing T_12_28.sp4_v_b_42 <X> T_12_28.lc_trk_g2_2
 (24 9)  (624 457)  (624 457)  routing T_12_28.sp4_v_b_42 <X> T_12_28.lc_trk_g2_2
 (27 9)  (627 457)  (627 457)  routing T_12_28.lc_trk_g1_1 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 457)  (629 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 457)  (631 457)  routing T_12_28.lc_trk_g3_2 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 457)  (636 457)  LC_4 Logic Functioning bit
 (38 9)  (638 457)  (638 457)  LC_4 Logic Functioning bit
 (40 9)  (640 457)  (640 457)  LC_4 Logic Functioning bit
 (42 9)  (642 457)  (642 457)  LC_4 Logic Functioning bit
 (21 10)  (621 458)  (621 458)  routing T_12_28.wire_logic_cluster/lc_7/out <X> T_12_28.lc_trk_g2_7
 (22 10)  (622 458)  (622 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (628 458)  (628 458)  routing T_12_28.lc_trk_g2_0 <X> T_12_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 458)  (629 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 458)  (631 458)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 458)  (632 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 458)  (634 458)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 458)  (641 458)  LC_5 Logic Functioning bit
 (43 10)  (643 458)  (643 458)  LC_5 Logic Functioning bit
 (47 10)  (647 458)  (647 458)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (622 459)  (622 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 459)  (623 459)  routing T_12_28.sp12_v_b_14 <X> T_12_28.lc_trk_g2_6
 (31 11)  (631 459)  (631 459)  routing T_12_28.lc_trk_g1_7 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (41 11)  (641 459)  (641 459)  LC_5 Logic Functioning bit
 (43 11)  (643 459)  (643 459)  LC_5 Logic Functioning bit
 (5 12)  (605 460)  (605 460)  routing T_12_28.sp4_v_t_44 <X> T_12_28.sp4_h_r_9
 (8 12)  (608 460)  (608 460)  routing T_12_28.sp4_v_b_4 <X> T_12_28.sp4_h_r_10
 (9 12)  (609 460)  (609 460)  routing T_12_28.sp4_v_b_4 <X> T_12_28.sp4_h_r_10
 (10 12)  (610 460)  (610 460)  routing T_12_28.sp4_v_b_4 <X> T_12_28.sp4_h_r_10
 (16 12)  (616 460)  (616 460)  routing T_12_28.sp4_v_b_33 <X> T_12_28.lc_trk_g3_1
 (17 12)  (617 460)  (617 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 460)  (618 460)  routing T_12_28.sp4_v_b_33 <X> T_12_28.lc_trk_g3_1
 (27 12)  (627 460)  (627 460)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 460)  (629 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 460)  (630 460)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 460)  (632 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 460)  (633 460)  routing T_12_28.lc_trk_g2_1 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 460)  (636 460)  LC_6 Logic Functioning bit
 (38 12)  (638 460)  (638 460)  LC_6 Logic Functioning bit
 (41 12)  (641 460)  (641 460)  LC_6 Logic Functioning bit
 (45 12)  (645 460)  (645 460)  LC_6 Logic Functioning bit
 (52 12)  (652 460)  (652 460)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (618 461)  (618 461)  routing T_12_28.sp4_v_b_33 <X> T_12_28.lc_trk_g3_1
 (22 13)  (622 461)  (622 461)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (623 461)  (623 461)  routing T_12_28.sp12_v_b_18 <X> T_12_28.lc_trk_g3_2
 (25 13)  (625 461)  (625 461)  routing T_12_28.sp12_v_b_18 <X> T_12_28.lc_trk_g3_2
 (26 13)  (626 461)  (626 461)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 461)  (628 461)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 461)  (629 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 461)  (630 461)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 461)  (632 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 461)  (635 461)  routing T_12_28.lc_trk_g0_2 <X> T_12_28.input_2_6
 (36 13)  (636 461)  (636 461)  LC_6 Logic Functioning bit
 (38 13)  (638 461)  (638 461)  LC_6 Logic Functioning bit
 (40 13)  (640 461)  (640 461)  LC_6 Logic Functioning bit
 (41 13)  (641 461)  (641 461)  LC_6 Logic Functioning bit
 (43 13)  (643 461)  (643 461)  LC_6 Logic Functioning bit
 (26 14)  (626 462)  (626 462)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 462)  (629 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 462)  (632 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 462)  (633 462)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 462)  (636 462)  LC_7 Logic Functioning bit
 (38 14)  (638 462)  (638 462)  LC_7 Logic Functioning bit
 (41 14)  (641 462)  (641 462)  LC_7 Logic Functioning bit
 (43 14)  (643 462)  (643 462)  LC_7 Logic Functioning bit
 (45 14)  (645 462)  (645 462)  LC_7 Logic Functioning bit
 (51 14)  (651 462)  (651 462)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (604 463)  (604 463)  routing T_12_28.sp4_v_b_4 <X> T_12_28.sp4_h_l_44
 (22 15)  (622 463)  (622 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 463)  (623 463)  routing T_12_28.sp4_h_r_30 <X> T_12_28.lc_trk_g3_6
 (24 15)  (624 463)  (624 463)  routing T_12_28.sp4_h_r_30 <X> T_12_28.lc_trk_g3_6
 (25 15)  (625 463)  (625 463)  routing T_12_28.sp4_h_r_30 <X> T_12_28.lc_trk_g3_6
 (26 15)  (626 463)  (626 463)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 463)  (628 463)  routing T_12_28.lc_trk_g2_7 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 463)  (629 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 463)  (630 463)  routing T_12_28.lc_trk_g0_2 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 463)  (631 463)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 463)  (632 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 463)  (633 463)  routing T_12_28.lc_trk_g2_1 <X> T_12_28.input_2_7
 (37 15)  (637 463)  (637 463)  LC_7 Logic Functioning bit
 (38 15)  (638 463)  (638 463)  LC_7 Logic Functioning bit
 (40 15)  (640 463)  (640 463)  LC_7 Logic Functioning bit
 (42 15)  (642 463)  (642 463)  LC_7 Logic Functioning bit
 (52 15)  (652 463)  (652 463)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (653 463)  (653 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_28

 (6 0)  (660 448)  (660 448)  routing T_13_28.sp4_v_t_44 <X> T_13_28.sp4_v_b_0
 (11 0)  (665 448)  (665 448)  routing T_13_28.sp4_v_t_46 <X> T_13_28.sp4_v_b_2
 (12 0)  (666 448)  (666 448)  routing T_13_28.sp4_v_t_39 <X> T_13_28.sp4_h_r_2
 (22 0)  (676 448)  (676 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (681 448)  (681 448)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 448)  (682 448)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 448)  (683 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 448)  (685 448)  routing T_13_28.lc_trk_g2_5 <X> T_13_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 448)  (686 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 448)  (687 448)  routing T_13_28.lc_trk_g2_5 <X> T_13_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 448)  (689 448)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.input_2_0
 (38 0)  (692 448)  (692 448)  LC_0 Logic Functioning bit
 (39 0)  (693 448)  (693 448)  LC_0 Logic Functioning bit
 (42 0)  (696 448)  (696 448)  LC_0 Logic Functioning bit
 (43 0)  (697 448)  (697 448)  LC_0 Logic Functioning bit
 (45 0)  (699 448)  (699 448)  LC_0 Logic Functioning bit
 (5 1)  (659 449)  (659 449)  routing T_13_28.sp4_v_t_44 <X> T_13_28.sp4_v_b_0
 (12 1)  (666 449)  (666 449)  routing T_13_28.sp4_v_t_46 <X> T_13_28.sp4_v_b_2
 (17 1)  (671 449)  (671 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (683 449)  (683 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 449)  (686 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 449)  (687 449)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.input_2_0
 (34 1)  (688 449)  (688 449)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.input_2_0
 (35 1)  (689 449)  (689 449)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.input_2_0
 (36 1)  (690 449)  (690 449)  LC_0 Logic Functioning bit
 (37 1)  (691 449)  (691 449)  LC_0 Logic Functioning bit
 (40 1)  (694 449)  (694 449)  LC_0 Logic Functioning bit
 (41 1)  (695 449)  (695 449)  LC_0 Logic Functioning bit
 (0 2)  (654 450)  (654 450)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (2 2)  (656 450)  (656 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (686 450)  (686 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 450)  (687 450)  routing T_13_28.lc_trk_g2_0 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 450)  (691 450)  LC_1 Logic Functioning bit
 (39 2)  (693 450)  (693 450)  LC_1 Logic Functioning bit
 (0 3)  (654 451)  (654 451)  routing T_13_28.glb_netwk_3 <X> T_13_28.wire_logic_cluster/lc_7/clk
 (26 3)  (680 451)  (680 451)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 451)  (683 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 451)  (690 451)  LC_1 Logic Functioning bit
 (38 3)  (692 451)  (692 451)  LC_1 Logic Functioning bit
 (0 4)  (654 452)  (654 452)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.wire_logic_cluster/lc_7/cen
 (1 4)  (655 452)  (655 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (681 452)  (681 452)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 452)  (682 452)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 452)  (683 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 452)  (684 452)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 452)  (686 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 452)  (690 452)  LC_2 Logic Functioning bit
 (38 4)  (692 452)  (692 452)  LC_2 Logic Functioning bit
 (40 4)  (694 452)  (694 452)  LC_2 Logic Functioning bit
 (41 4)  (695 452)  (695 452)  LC_2 Logic Functioning bit
 (42 4)  (696 452)  (696 452)  LC_2 Logic Functioning bit
 (43 4)  (697 452)  (697 452)  LC_2 Logic Functioning bit
 (0 5)  (654 453)  (654 453)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.wire_logic_cluster/lc_7/cen
 (1 5)  (655 453)  (655 453)  routing T_13_28.lc_trk_g3_3 <X> T_13_28.wire_logic_cluster/lc_7/cen
 (13 5)  (667 453)  (667 453)  routing T_13_28.sp4_v_t_37 <X> T_13_28.sp4_h_r_5
 (30 5)  (684 453)  (684 453)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 453)  (685 453)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 453)  (690 453)  LC_2 Logic Functioning bit
 (38 5)  (692 453)  (692 453)  LC_2 Logic Functioning bit
 (40 5)  (694 453)  (694 453)  LC_2 Logic Functioning bit
 (41 5)  (695 453)  (695 453)  LC_2 Logic Functioning bit
 (42 5)  (696 453)  (696 453)  LC_2 Logic Functioning bit
 (43 5)  (697 453)  (697 453)  LC_2 Logic Functioning bit
 (3 6)  (657 454)  (657 454)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_v_t_23
 (22 7)  (676 455)  (676 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 455)  (677 455)  routing T_13_28.sp4_v_b_22 <X> T_13_28.lc_trk_g1_6
 (24 7)  (678 455)  (678 455)  routing T_13_28.sp4_v_b_22 <X> T_13_28.lc_trk_g1_6
 (5 8)  (659 456)  (659 456)  routing T_13_28.sp4_v_t_43 <X> T_13_28.sp4_h_r_6
 (14 8)  (668 456)  (668 456)  routing T_13_28.wire_logic_cluster/lc_0/out <X> T_13_28.lc_trk_g2_0
 (26 8)  (680 456)  (680 456)  routing T_13_28.lc_trk_g3_5 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (32 8)  (686 456)  (686 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 456)  (690 456)  LC_4 Logic Functioning bit
 (37 8)  (691 456)  (691 456)  LC_4 Logic Functioning bit
 (38 8)  (692 456)  (692 456)  LC_4 Logic Functioning bit
 (39 8)  (693 456)  (693 456)  LC_4 Logic Functioning bit
 (41 8)  (695 456)  (695 456)  LC_4 Logic Functioning bit
 (43 8)  (697 456)  (697 456)  LC_4 Logic Functioning bit
 (17 9)  (671 457)  (671 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (681 457)  (681 457)  routing T_13_28.lc_trk_g3_5 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 457)  (682 457)  routing T_13_28.lc_trk_g3_5 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 457)  (683 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 457)  (685 457)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 457)  (690 457)  LC_4 Logic Functioning bit
 (37 9)  (691 457)  (691 457)  LC_4 Logic Functioning bit
 (38 9)  (692 457)  (692 457)  LC_4 Logic Functioning bit
 (39 9)  (693 457)  (693 457)  LC_4 Logic Functioning bit
 (40 9)  (694 457)  (694 457)  LC_4 Logic Functioning bit
 (42 9)  (696 457)  (696 457)  LC_4 Logic Functioning bit
 (48 9)  (702 457)  (702 457)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (662 458)  (662 458)  routing T_13_28.sp4_v_t_42 <X> T_13_28.sp4_h_l_42
 (9 10)  (663 458)  (663 458)  routing T_13_28.sp4_v_t_42 <X> T_13_28.sp4_h_l_42
 (14 10)  (668 458)  (668 458)  routing T_13_28.sp4_h_r_36 <X> T_13_28.lc_trk_g2_4
 (15 10)  (669 458)  (669 458)  routing T_13_28.tnl_op_5 <X> T_13_28.lc_trk_g2_5
 (17 10)  (671 458)  (671 458)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (31 10)  (685 458)  (685 458)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 458)  (686 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 458)  (687 458)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 458)  (690 458)  LC_5 Logic Functioning bit
 (38 10)  (692 458)  (692 458)  LC_5 Logic Functioning bit
 (51 10)  (705 458)  (705 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (669 459)  (669 459)  routing T_13_28.sp4_h_r_36 <X> T_13_28.lc_trk_g2_4
 (16 11)  (670 459)  (670 459)  routing T_13_28.sp4_h_r_36 <X> T_13_28.lc_trk_g2_4
 (17 11)  (671 459)  (671 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (672 459)  (672 459)  routing T_13_28.tnl_op_5 <X> T_13_28.lc_trk_g2_5
 (26 11)  (680 459)  (680 459)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 459)  (683 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 459)  (691 459)  LC_5 Logic Functioning bit
 (39 11)  (693 459)  (693 459)  LC_5 Logic Functioning bit
 (22 12)  (676 460)  (676 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (681 460)  (681 460)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 460)  (683 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 460)  (684 460)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 460)  (686 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 460)  (690 460)  LC_6 Logic Functioning bit
 (37 12)  (691 460)  (691 460)  LC_6 Logic Functioning bit
 (38 12)  (692 460)  (692 460)  LC_6 Logic Functioning bit
 (39 12)  (693 460)  (693 460)  LC_6 Logic Functioning bit
 (41 12)  (695 460)  (695 460)  LC_6 Logic Functioning bit
 (43 12)  (697 460)  (697 460)  LC_6 Logic Functioning bit
 (46 12)  (700 460)  (700 460)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (668 461)  (668 461)  routing T_13_28.sp12_v_b_16 <X> T_13_28.lc_trk_g3_0
 (16 13)  (670 461)  (670 461)  routing T_13_28.sp12_v_b_16 <X> T_13_28.lc_trk_g3_0
 (17 13)  (671 461)  (671 461)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (675 461)  (675 461)  routing T_13_28.sp4_r_v_b_43 <X> T_13_28.lc_trk_g3_3
 (30 13)  (684 461)  (684 461)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 461)  (685 461)  routing T_13_28.lc_trk_g0_3 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 461)  (690 461)  LC_6 Logic Functioning bit
 (37 13)  (691 461)  (691 461)  LC_6 Logic Functioning bit
 (38 13)  (692 461)  (692 461)  LC_6 Logic Functioning bit
 (39 13)  (693 461)  (693 461)  LC_6 Logic Functioning bit
 (41 13)  (695 461)  (695 461)  LC_6 Logic Functioning bit
 (43 13)  (697 461)  (697 461)  LC_6 Logic Functioning bit
 (8 14)  (662 462)  (662 462)  routing T_13_28.sp4_v_t_47 <X> T_13_28.sp4_h_l_47
 (9 14)  (663 462)  (663 462)  routing T_13_28.sp4_v_t_47 <X> T_13_28.sp4_h_l_47
 (17 14)  (671 462)  (671 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (676 462)  (676 462)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 462)  (678 462)  routing T_13_28.tnl_op_7 <X> T_13_28.lc_trk_g3_7
 (25 14)  (679 462)  (679 462)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g3_6
 (18 15)  (672 463)  (672 463)  routing T_13_28.sp4_r_v_b_45 <X> T_13_28.lc_trk_g3_5
 (21 15)  (675 463)  (675 463)  routing T_13_28.tnl_op_7 <X> T_13_28.lc_trk_g3_7
 (22 15)  (676 463)  (676 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 463)  (677 463)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g3_6
 (24 15)  (678 463)  (678 463)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g3_6
 (25 15)  (679 463)  (679 463)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g3_6


LogicTile_14_28

 (21 0)  (729 448)  (729 448)  routing T_14_28.wire_logic_cluster/lc_3/out <X> T_14_28.lc_trk_g0_3
 (22 0)  (730 448)  (730 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 448)  (734 448)  routing T_14_28.lc_trk_g0_6 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 448)  (737 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 448)  (740 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 448)  (741 448)  routing T_14_28.lc_trk_g2_3 <X> T_14_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 448)  (744 448)  LC_0 Logic Functioning bit
 (38 0)  (746 448)  (746 448)  LC_0 Logic Functioning bit
 (41 0)  (749 448)  (749 448)  LC_0 Logic Functioning bit
 (43 0)  (751 448)  (751 448)  LC_0 Logic Functioning bit
 (22 1)  (730 449)  (730 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 449)  (731 449)  routing T_14_28.sp12_h_r_10 <X> T_14_28.lc_trk_g0_2
 (26 1)  (734 449)  (734 449)  routing T_14_28.lc_trk_g0_6 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 449)  (737 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 449)  (738 449)  routing T_14_28.lc_trk_g0_3 <X> T_14_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 449)  (739 449)  routing T_14_28.lc_trk_g2_3 <X> T_14_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 449)  (745 449)  LC_0 Logic Functioning bit
 (39 1)  (747 449)  (747 449)  LC_0 Logic Functioning bit
 (41 1)  (749 449)  (749 449)  LC_0 Logic Functioning bit
 (43 1)  (751 449)  (751 449)  LC_0 Logic Functioning bit
 (0 2)  (708 450)  (708 450)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (2 2)  (710 450)  (710 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (716 450)  (716 450)  routing T_14_28.sp4_v_t_36 <X> T_14_28.sp4_h_l_36
 (9 2)  (717 450)  (717 450)  routing T_14_28.sp4_v_t_36 <X> T_14_28.sp4_h_l_36
 (21 2)  (729 450)  (729 450)  routing T_14_28.sp4_h_l_2 <X> T_14_28.lc_trk_g0_7
 (22 2)  (730 450)  (730 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 450)  (731 450)  routing T_14_28.sp4_h_l_2 <X> T_14_28.lc_trk_g0_7
 (24 2)  (732 450)  (732 450)  routing T_14_28.sp4_h_l_2 <X> T_14_28.lc_trk_g0_7
 (32 2)  (740 450)  (740 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 450)  (741 450)  routing T_14_28.lc_trk_g2_2 <X> T_14_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 450)  (745 450)  LC_1 Logic Functioning bit
 (39 2)  (747 450)  (747 450)  LC_1 Logic Functioning bit
 (0 3)  (708 451)  (708 451)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (22 3)  (730 451)  (730 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 451)  (731 451)  routing T_14_28.sp4_h_r_6 <X> T_14_28.lc_trk_g0_6
 (24 3)  (732 451)  (732 451)  routing T_14_28.sp4_h_r_6 <X> T_14_28.lc_trk_g0_6
 (25 3)  (733 451)  (733 451)  routing T_14_28.sp4_h_r_6 <X> T_14_28.lc_trk_g0_6
 (26 3)  (734 451)  (734 451)  routing T_14_28.lc_trk_g2_3 <X> T_14_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 451)  (736 451)  routing T_14_28.lc_trk_g2_3 <X> T_14_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 451)  (737 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 451)  (739 451)  routing T_14_28.lc_trk_g2_2 <X> T_14_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 451)  (744 451)  LC_1 Logic Functioning bit
 (38 3)  (746 451)  (746 451)  LC_1 Logic Functioning bit
 (27 4)  (735 452)  (735 452)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 452)  (737 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 452)  (738 452)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 452)  (740 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 452)  (741 452)  routing T_14_28.lc_trk_g3_2 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 452)  (742 452)  routing T_14_28.lc_trk_g3_2 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 452)  (745 452)  LC_2 Logic Functioning bit
 (50 4)  (758 452)  (758 452)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (761 452)  (761 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (735 453)  (735 453)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 453)  (736 453)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 453)  (737 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 453)  (738 453)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 453)  (739 453)  routing T_14_28.lc_trk_g3_2 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 453)  (745 453)  LC_2 Logic Functioning bit
 (40 5)  (748 453)  (748 453)  LC_2 Logic Functioning bit
 (42 5)  (750 453)  (750 453)  LC_2 Logic Functioning bit
 (27 6)  (735 454)  (735 454)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 454)  (736 454)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 454)  (737 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 454)  (740 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 454)  (744 454)  LC_3 Logic Functioning bit
 (38 6)  (746 454)  (746 454)  LC_3 Logic Functioning bit
 (45 6)  (753 454)  (753 454)  LC_3 Logic Functioning bit
 (22 7)  (730 455)  (730 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 455)  (733 455)  routing T_14_28.sp4_r_v_b_30 <X> T_14_28.lc_trk_g1_6
 (26 7)  (734 455)  (734 455)  routing T_14_28.lc_trk_g0_3 <X> T_14_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 455)  (737 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 455)  (738 455)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 455)  (739 455)  routing T_14_28.lc_trk_g0_2 <X> T_14_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 455)  (744 455)  LC_3 Logic Functioning bit
 (37 7)  (745 455)  (745 455)  LC_3 Logic Functioning bit
 (38 7)  (746 455)  (746 455)  LC_3 Logic Functioning bit
 (39 7)  (747 455)  (747 455)  LC_3 Logic Functioning bit
 (40 7)  (748 455)  (748 455)  LC_3 Logic Functioning bit
 (42 7)  (750 455)  (750 455)  LC_3 Logic Functioning bit
 (48 7)  (756 455)  (756 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (713 456)  (713 456)  routing T_14_28.sp4_h_l_38 <X> T_14_28.sp4_h_r_6
 (15 8)  (723 456)  (723 456)  routing T_14_28.sp4_h_r_33 <X> T_14_28.lc_trk_g2_1
 (16 8)  (724 456)  (724 456)  routing T_14_28.sp4_h_r_33 <X> T_14_28.lc_trk_g2_1
 (17 8)  (725 456)  (725 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 456)  (726 456)  routing T_14_28.sp4_h_r_33 <X> T_14_28.lc_trk_g2_1
 (21 8)  (729 456)  (729 456)  routing T_14_28.sp4_v_t_14 <X> T_14_28.lc_trk_g2_3
 (22 8)  (730 456)  (730 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (731 456)  (731 456)  routing T_14_28.sp4_v_t_14 <X> T_14_28.lc_trk_g2_3
 (26 8)  (734 456)  (734 456)  routing T_14_28.lc_trk_g3_5 <X> T_14_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 456)  (737 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 456)  (740 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 456)  (741 456)  routing T_14_28.lc_trk_g2_1 <X> T_14_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 456)  (744 456)  LC_4 Logic Functioning bit
 (37 8)  (745 456)  (745 456)  LC_4 Logic Functioning bit
 (38 8)  (746 456)  (746 456)  LC_4 Logic Functioning bit
 (39 8)  (747 456)  (747 456)  LC_4 Logic Functioning bit
 (52 8)  (760 456)  (760 456)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (712 457)  (712 457)  routing T_14_28.sp4_h_l_38 <X> T_14_28.sp4_h_r_6
 (13 9)  (721 457)  (721 457)  routing T_14_28.sp4_v_t_38 <X> T_14_28.sp4_h_r_8
 (22 9)  (730 457)  (730 457)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 457)  (732 457)  routing T_14_28.tnr_op_2 <X> T_14_28.lc_trk_g2_2
 (27 9)  (735 457)  (735 457)  routing T_14_28.lc_trk_g3_5 <X> T_14_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 457)  (736 457)  routing T_14_28.lc_trk_g3_5 <X> T_14_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 457)  (737 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 457)  (738 457)  routing T_14_28.lc_trk_g0_3 <X> T_14_28.wire_logic_cluster/lc_4/in_1
 (40 9)  (748 457)  (748 457)  LC_4 Logic Functioning bit
 (41 9)  (749 457)  (749 457)  LC_4 Logic Functioning bit
 (42 9)  (750 457)  (750 457)  LC_4 Logic Functioning bit
 (43 9)  (751 457)  (751 457)  LC_4 Logic Functioning bit
 (52 9)  (760 457)  (760 457)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (720 458)  (720 458)  routing T_14_28.sp4_v_t_39 <X> T_14_28.sp4_h_l_45
 (14 10)  (722 458)  (722 458)  routing T_14_28.sp4_v_b_36 <X> T_14_28.lc_trk_g2_4
 (25 10)  (733 458)  (733 458)  routing T_14_28.sp4_v_b_38 <X> T_14_28.lc_trk_g2_6
 (31 10)  (739 458)  (739 458)  routing T_14_28.lc_trk_g3_7 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 458)  (740 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 458)  (741 458)  routing T_14_28.lc_trk_g3_7 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 458)  (742 458)  routing T_14_28.lc_trk_g3_7 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 458)  (746 458)  LC_5 Logic Functioning bit
 (39 10)  (747 458)  (747 458)  LC_5 Logic Functioning bit
 (42 10)  (750 458)  (750 458)  LC_5 Logic Functioning bit
 (43 10)  (751 458)  (751 458)  LC_5 Logic Functioning bit
 (50 10)  (758 458)  (758 458)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (719 459)  (719 459)  routing T_14_28.sp4_v_t_39 <X> T_14_28.sp4_h_l_45
 (13 11)  (721 459)  (721 459)  routing T_14_28.sp4_v_t_39 <X> T_14_28.sp4_h_l_45
 (14 11)  (722 459)  (722 459)  routing T_14_28.sp4_v_b_36 <X> T_14_28.lc_trk_g2_4
 (16 11)  (724 459)  (724 459)  routing T_14_28.sp4_v_b_36 <X> T_14_28.lc_trk_g2_4
 (17 11)  (725 459)  (725 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (730 459)  (730 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 459)  (731 459)  routing T_14_28.sp4_v_b_38 <X> T_14_28.lc_trk_g2_6
 (25 11)  (733 459)  (733 459)  routing T_14_28.sp4_v_b_38 <X> T_14_28.lc_trk_g2_6
 (31 11)  (739 459)  (739 459)  routing T_14_28.lc_trk_g3_7 <X> T_14_28.wire_logic_cluster/lc_5/in_3
 (38 11)  (746 459)  (746 459)  LC_5 Logic Functioning bit
 (39 11)  (747 459)  (747 459)  LC_5 Logic Functioning bit
 (42 11)  (750 459)  (750 459)  LC_5 Logic Functioning bit
 (43 11)  (751 459)  (751 459)  LC_5 Logic Functioning bit
 (15 12)  (723 460)  (723 460)  routing T_14_28.rgt_op_1 <X> T_14_28.lc_trk_g3_1
 (17 12)  (725 460)  (725 460)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 460)  (726 460)  routing T_14_28.rgt_op_1 <X> T_14_28.lc_trk_g3_1
 (22 12)  (730 460)  (730 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 460)  (731 460)  routing T_14_28.sp4_v_t_30 <X> T_14_28.lc_trk_g3_3
 (24 12)  (732 460)  (732 460)  routing T_14_28.sp4_v_t_30 <X> T_14_28.lc_trk_g3_3
 (25 12)  (733 460)  (733 460)  routing T_14_28.sp4_h_r_34 <X> T_14_28.lc_trk_g3_2
 (26 12)  (734 460)  (734 460)  routing T_14_28.lc_trk_g2_4 <X> T_14_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 460)  (735 460)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 460)  (736 460)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 460)  (737 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 460)  (738 460)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 460)  (739 460)  routing T_14_28.lc_trk_g0_7 <X> T_14_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 460)  (740 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (746 460)  (746 460)  LC_6 Logic Functioning bit
 (39 12)  (747 460)  (747 460)  LC_6 Logic Functioning bit
 (42 12)  (750 460)  (750 460)  LC_6 Logic Functioning bit
 (43 12)  (751 460)  (751 460)  LC_6 Logic Functioning bit
 (50 12)  (758 460)  (758 460)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (714 461)  (714 461)  routing T_14_28.sp4_h_l_44 <X> T_14_28.sp4_h_r_9
 (22 13)  (730 461)  (730 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 461)  (731 461)  routing T_14_28.sp4_h_r_34 <X> T_14_28.lc_trk_g3_2
 (24 13)  (732 461)  (732 461)  routing T_14_28.sp4_h_r_34 <X> T_14_28.lc_trk_g3_2
 (28 13)  (736 461)  (736 461)  routing T_14_28.lc_trk_g2_4 <X> T_14_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 461)  (737 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 461)  (739 461)  routing T_14_28.lc_trk_g0_7 <X> T_14_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 461)  (744 461)  LC_6 Logic Functioning bit
 (37 13)  (745 461)  (745 461)  LC_6 Logic Functioning bit
 (40 13)  (748 461)  (748 461)  LC_6 Logic Functioning bit
 (41 13)  (749 461)  (749 461)  LC_6 Logic Functioning bit
 (12 14)  (720 462)  (720 462)  routing T_14_28.sp4_v_t_46 <X> T_14_28.sp4_h_l_46
 (14 14)  (722 462)  (722 462)  routing T_14_28.sp4_h_r_36 <X> T_14_28.lc_trk_g3_4
 (15 14)  (723 462)  (723 462)  routing T_14_28.sp4_h_r_45 <X> T_14_28.lc_trk_g3_5
 (16 14)  (724 462)  (724 462)  routing T_14_28.sp4_h_r_45 <X> T_14_28.lc_trk_g3_5
 (17 14)  (725 462)  (725 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 462)  (726 462)  routing T_14_28.sp4_h_r_45 <X> T_14_28.lc_trk_g3_5
 (22 14)  (730 462)  (730 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 462)  (731 462)  routing T_14_28.sp4_h_r_31 <X> T_14_28.lc_trk_g3_7
 (24 14)  (732 462)  (732 462)  routing T_14_28.sp4_h_r_31 <X> T_14_28.lc_trk_g3_7
 (31 14)  (739 462)  (739 462)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 462)  (740 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 462)  (741 462)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 462)  (746 462)  LC_7 Logic Functioning bit
 (39 14)  (747 462)  (747 462)  LC_7 Logic Functioning bit
 (42 14)  (750 462)  (750 462)  LC_7 Logic Functioning bit
 (43 14)  (751 462)  (751 462)  LC_7 Logic Functioning bit
 (50 14)  (758 462)  (758 462)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (716 463)  (716 463)  routing T_14_28.sp4_h_l_47 <X> T_14_28.sp4_v_t_47
 (11 15)  (719 463)  (719 463)  routing T_14_28.sp4_v_t_46 <X> T_14_28.sp4_h_l_46
 (15 15)  (723 463)  (723 463)  routing T_14_28.sp4_h_r_36 <X> T_14_28.lc_trk_g3_4
 (16 15)  (724 463)  (724 463)  routing T_14_28.sp4_h_r_36 <X> T_14_28.lc_trk_g3_4
 (17 15)  (725 463)  (725 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (726 463)  (726 463)  routing T_14_28.sp4_h_r_45 <X> T_14_28.lc_trk_g3_5
 (21 15)  (729 463)  (729 463)  routing T_14_28.sp4_h_r_31 <X> T_14_28.lc_trk_g3_7
 (31 15)  (739 463)  (739 463)  routing T_14_28.lc_trk_g2_6 <X> T_14_28.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 463)  (746 463)  LC_7 Logic Functioning bit
 (39 15)  (747 463)  (747 463)  LC_7 Logic Functioning bit
 (42 15)  (750 463)  (750 463)  LC_7 Logic Functioning bit
 (43 15)  (751 463)  (751 463)  LC_7 Logic Functioning bit
 (53 15)  (761 463)  (761 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_28

 (25 0)  (787 448)  (787 448)  routing T_15_28.sp4_v_b_10 <X> T_15_28.lc_trk_g0_2
 (29 0)  (791 448)  (791 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 448)  (792 448)  routing T_15_28.lc_trk_g0_7 <X> T_15_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 448)  (793 448)  routing T_15_28.lc_trk_g2_5 <X> T_15_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 448)  (794 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 448)  (795 448)  routing T_15_28.lc_trk_g2_5 <X> T_15_28.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 448)  (800 448)  LC_0 Logic Functioning bit
 (39 0)  (801 448)  (801 448)  LC_0 Logic Functioning bit
 (42 0)  (804 448)  (804 448)  LC_0 Logic Functioning bit
 (43 0)  (805 448)  (805 448)  LC_0 Logic Functioning bit
 (45 0)  (807 448)  (807 448)  LC_0 Logic Functioning bit
 (22 1)  (784 449)  (784 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 449)  (785 449)  routing T_15_28.sp4_v_b_10 <X> T_15_28.lc_trk_g0_2
 (25 1)  (787 449)  (787 449)  routing T_15_28.sp4_v_b_10 <X> T_15_28.lc_trk_g0_2
 (27 1)  (789 449)  (789 449)  routing T_15_28.lc_trk_g3_1 <X> T_15_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 449)  (790 449)  routing T_15_28.lc_trk_g3_1 <X> T_15_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 449)  (791 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 449)  (792 449)  routing T_15_28.lc_trk_g0_7 <X> T_15_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 449)  (794 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 449)  (795 449)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.input_2_0
 (34 1)  (796 449)  (796 449)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.input_2_0
 (35 1)  (797 449)  (797 449)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.input_2_0
 (36 1)  (798 449)  (798 449)  LC_0 Logic Functioning bit
 (37 1)  (799 449)  (799 449)  LC_0 Logic Functioning bit
 (40 1)  (802 449)  (802 449)  LC_0 Logic Functioning bit
 (41 1)  (803 449)  (803 449)  LC_0 Logic Functioning bit
 (0 2)  (762 450)  (762 450)  routing T_15_28.glb_netwk_3 <X> T_15_28.wire_logic_cluster/lc_7/clk
 (2 2)  (764 450)  (764 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 450)  (776 450)  routing T_15_28.sp4_h_l_9 <X> T_15_28.lc_trk_g0_4
 (21 2)  (783 450)  (783 450)  routing T_15_28.sp12_h_l_4 <X> T_15_28.lc_trk_g0_7
 (22 2)  (784 450)  (784 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 450)  (786 450)  routing T_15_28.sp12_h_l_4 <X> T_15_28.lc_trk_g0_7
 (25 2)  (787 450)  (787 450)  routing T_15_28.wire_logic_cluster/lc_6/out <X> T_15_28.lc_trk_g0_6
 (27 2)  (789 450)  (789 450)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 450)  (791 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 450)  (792 450)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 450)  (793 450)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 450)  (794 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 450)  (795 450)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 450)  (798 450)  LC_1 Logic Functioning bit
 (38 2)  (800 450)  (800 450)  LC_1 Logic Functioning bit
 (41 2)  (803 450)  (803 450)  LC_1 Logic Functioning bit
 (43 2)  (805 450)  (805 450)  LC_1 Logic Functioning bit
 (0 3)  (762 451)  (762 451)  routing T_15_28.glb_netwk_3 <X> T_15_28.wire_logic_cluster/lc_7/clk
 (14 3)  (776 451)  (776 451)  routing T_15_28.sp4_h_l_9 <X> T_15_28.lc_trk_g0_4
 (15 3)  (777 451)  (777 451)  routing T_15_28.sp4_h_l_9 <X> T_15_28.lc_trk_g0_4
 (16 3)  (778 451)  (778 451)  routing T_15_28.sp4_h_l_9 <X> T_15_28.lc_trk_g0_4
 (17 3)  (779 451)  (779 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (783 451)  (783 451)  routing T_15_28.sp12_h_l_4 <X> T_15_28.lc_trk_g0_7
 (22 3)  (784 451)  (784 451)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (789 451)  (789 451)  routing T_15_28.lc_trk_g1_0 <X> T_15_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 451)  (791 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 451)  (792 451)  routing T_15_28.lc_trk_g1_7 <X> T_15_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 451)  (793 451)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 451)  (799 451)  LC_1 Logic Functioning bit
 (39 3)  (801 451)  (801 451)  LC_1 Logic Functioning bit
 (41 3)  (803 451)  (803 451)  LC_1 Logic Functioning bit
 (43 3)  (805 451)  (805 451)  LC_1 Logic Functioning bit
 (1 4)  (763 452)  (763 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 452)  (776 452)  routing T_15_28.wire_logic_cluster/lc_0/out <X> T_15_28.lc_trk_g1_0
 (16 4)  (778 452)  (778 452)  routing T_15_28.sp4_v_b_9 <X> T_15_28.lc_trk_g1_1
 (17 4)  (779 452)  (779 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 452)  (780 452)  routing T_15_28.sp4_v_b_9 <X> T_15_28.lc_trk_g1_1
 (1 5)  (763 453)  (763 453)  routing T_15_28.lc_trk_g0_2 <X> T_15_28.wire_logic_cluster/lc_7/cen
 (17 5)  (779 453)  (779 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (780 453)  (780 453)  routing T_15_28.sp4_v_b_9 <X> T_15_28.lc_trk_g1_1
 (4 6)  (766 454)  (766 454)  routing T_15_28.sp4_h_r_9 <X> T_15_28.sp4_v_t_38
 (6 6)  (768 454)  (768 454)  routing T_15_28.sp4_h_r_9 <X> T_15_28.sp4_v_t_38
 (14 6)  (776 454)  (776 454)  routing T_15_28.wire_logic_cluster/lc_4/out <X> T_15_28.lc_trk_g1_4
 (15 6)  (777 454)  (777 454)  routing T_15_28.sp4_h_r_21 <X> T_15_28.lc_trk_g1_5
 (16 6)  (778 454)  (778 454)  routing T_15_28.sp4_h_r_21 <X> T_15_28.lc_trk_g1_5
 (17 6)  (779 454)  (779 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 454)  (780 454)  routing T_15_28.sp4_h_r_21 <X> T_15_28.lc_trk_g1_5
 (21 6)  (783 454)  (783 454)  routing T_15_28.sp4_v_b_15 <X> T_15_28.lc_trk_g1_7
 (22 6)  (784 454)  (784 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 454)  (785 454)  routing T_15_28.sp4_v_b_15 <X> T_15_28.lc_trk_g1_7
 (26 6)  (788 454)  (788 454)  routing T_15_28.lc_trk_g1_4 <X> T_15_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 454)  (791 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 454)  (792 454)  routing T_15_28.lc_trk_g0_4 <X> T_15_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 454)  (793 454)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 454)  (794 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 454)  (795 454)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 454)  (798 454)  LC_3 Logic Functioning bit
 (38 6)  (800 454)  (800 454)  LC_3 Logic Functioning bit
 (41 6)  (803 454)  (803 454)  LC_3 Logic Functioning bit
 (43 6)  (805 454)  (805 454)  LC_3 Logic Functioning bit
 (5 7)  (767 455)  (767 455)  routing T_15_28.sp4_h_r_9 <X> T_15_28.sp4_v_t_38
 (17 7)  (779 455)  (779 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 455)  (780 455)  routing T_15_28.sp4_h_r_21 <X> T_15_28.lc_trk_g1_5
 (21 7)  (783 455)  (783 455)  routing T_15_28.sp4_v_b_15 <X> T_15_28.lc_trk_g1_7
 (27 7)  (789 455)  (789 455)  routing T_15_28.lc_trk_g1_4 <X> T_15_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 455)  (791 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 455)  (793 455)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 455)  (799 455)  LC_3 Logic Functioning bit
 (39 7)  (801 455)  (801 455)  LC_3 Logic Functioning bit
 (41 7)  (803 455)  (803 455)  LC_3 Logic Functioning bit
 (43 7)  (805 455)  (805 455)  LC_3 Logic Functioning bit
 (53 7)  (815 455)  (815 455)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (783 456)  (783 456)  routing T_15_28.sp4_v_t_22 <X> T_15_28.lc_trk_g2_3
 (22 8)  (784 456)  (784 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 456)  (785 456)  routing T_15_28.sp4_v_t_22 <X> T_15_28.lc_trk_g2_3
 (26 8)  (788 456)  (788 456)  routing T_15_28.lc_trk_g3_5 <X> T_15_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 456)  (789 456)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 456)  (790 456)  routing T_15_28.lc_trk_g3_0 <X> T_15_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 456)  (791 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 456)  (793 456)  routing T_15_28.lc_trk_g3_4 <X> T_15_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 456)  (794 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 456)  (795 456)  routing T_15_28.lc_trk_g3_4 <X> T_15_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 456)  (796 456)  routing T_15_28.lc_trk_g3_4 <X> T_15_28.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 456)  (800 456)  LC_4 Logic Functioning bit
 (39 8)  (801 456)  (801 456)  LC_4 Logic Functioning bit
 (42 8)  (804 456)  (804 456)  LC_4 Logic Functioning bit
 (43 8)  (805 456)  (805 456)  LC_4 Logic Functioning bit
 (45 8)  (807 456)  (807 456)  LC_4 Logic Functioning bit
 (6 9)  (768 457)  (768 457)  routing T_15_28.sp4_h_l_43 <X> T_15_28.sp4_h_r_6
 (21 9)  (783 457)  (783 457)  routing T_15_28.sp4_v_t_22 <X> T_15_28.lc_trk_g2_3
 (27 9)  (789 457)  (789 457)  routing T_15_28.lc_trk_g3_5 <X> T_15_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 457)  (790 457)  routing T_15_28.lc_trk_g3_5 <X> T_15_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 457)  (791 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 457)  (794 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 457)  (796 457)  routing T_15_28.lc_trk_g1_1 <X> T_15_28.input_2_4
 (36 9)  (798 457)  (798 457)  LC_4 Logic Functioning bit
 (37 9)  (799 457)  (799 457)  LC_4 Logic Functioning bit
 (40 9)  (802 457)  (802 457)  LC_4 Logic Functioning bit
 (41 9)  (803 457)  (803 457)  LC_4 Logic Functioning bit
 (4 10)  (766 458)  (766 458)  routing T_15_28.sp4_v_b_10 <X> T_15_28.sp4_v_t_43
 (6 10)  (768 458)  (768 458)  routing T_15_28.sp4_v_b_10 <X> T_15_28.sp4_v_t_43
 (16 10)  (778 458)  (778 458)  routing T_15_28.sp4_v_b_37 <X> T_15_28.lc_trk_g2_5
 (17 10)  (779 458)  (779 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 458)  (780 458)  routing T_15_28.sp4_v_b_37 <X> T_15_28.lc_trk_g2_5
 (18 11)  (780 459)  (780 459)  routing T_15_28.sp4_v_b_37 <X> T_15_28.lc_trk_g2_5
 (22 11)  (784 459)  (784 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (776 460)  (776 460)  routing T_15_28.sp4_h_r_40 <X> T_15_28.lc_trk_g3_0
 (15 12)  (777 460)  (777 460)  routing T_15_28.sp4_h_r_25 <X> T_15_28.lc_trk_g3_1
 (16 12)  (778 460)  (778 460)  routing T_15_28.sp4_h_r_25 <X> T_15_28.lc_trk_g3_1
 (17 12)  (779 460)  (779 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (783 460)  (783 460)  routing T_15_28.rgt_op_3 <X> T_15_28.lc_trk_g3_3
 (22 12)  (784 460)  (784 460)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 460)  (786 460)  routing T_15_28.rgt_op_3 <X> T_15_28.lc_trk_g3_3
 (28 12)  (790 460)  (790 460)  routing T_15_28.lc_trk_g2_3 <X> T_15_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 460)  (791 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 460)  (793 460)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 460)  (794 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 460)  (795 460)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 460)  (796 460)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 460)  (797 460)  routing T_15_28.lc_trk_g1_5 <X> T_15_28.input_2_6
 (36 12)  (798 460)  (798 460)  LC_6 Logic Functioning bit
 (37 12)  (799 460)  (799 460)  LC_6 Logic Functioning bit
 (40 12)  (802 460)  (802 460)  LC_6 Logic Functioning bit
 (41 12)  (803 460)  (803 460)  LC_6 Logic Functioning bit
 (45 12)  (807 460)  (807 460)  LC_6 Logic Functioning bit
 (14 13)  (776 461)  (776 461)  routing T_15_28.sp4_h_r_40 <X> T_15_28.lc_trk_g3_0
 (15 13)  (777 461)  (777 461)  routing T_15_28.sp4_h_r_40 <X> T_15_28.lc_trk_g3_0
 (16 13)  (778 461)  (778 461)  routing T_15_28.sp4_h_r_40 <X> T_15_28.lc_trk_g3_0
 (17 13)  (779 461)  (779 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (780 461)  (780 461)  routing T_15_28.sp4_h_r_25 <X> T_15_28.lc_trk_g3_1
 (26 13)  (788 461)  (788 461)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 461)  (789 461)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 461)  (790 461)  routing T_15_28.lc_trk_g3_3 <X> T_15_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 461)  (791 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 461)  (792 461)  routing T_15_28.lc_trk_g2_3 <X> T_15_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 461)  (793 461)  routing T_15_28.lc_trk_g3_6 <X> T_15_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 461)  (794 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 461)  (796 461)  routing T_15_28.lc_trk_g1_5 <X> T_15_28.input_2_6
 (38 13)  (800 461)  (800 461)  LC_6 Logic Functioning bit
 (39 13)  (801 461)  (801 461)  LC_6 Logic Functioning bit
 (42 13)  (804 461)  (804 461)  LC_6 Logic Functioning bit
 (43 13)  (805 461)  (805 461)  LC_6 Logic Functioning bit
 (17 14)  (779 462)  (779 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (29 14)  (791 462)  (791 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 462)  (792 462)  routing T_15_28.lc_trk_g0_6 <X> T_15_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 462)  (793 462)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 462)  (794 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 462)  (795 462)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 462)  (803 462)  LC_7 Logic Functioning bit
 (43 14)  (805 462)  (805 462)  LC_7 Logic Functioning bit
 (9 15)  (771 463)  (771 463)  routing T_15_28.sp4_v_b_10 <X> T_15_28.sp4_v_t_47
 (17 15)  (779 463)  (779 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (780 463)  (780 463)  routing T_15_28.sp4_r_v_b_45 <X> T_15_28.lc_trk_g3_5
 (22 15)  (784 463)  (784 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 463)  (785 463)  routing T_15_28.sp4_h_r_30 <X> T_15_28.lc_trk_g3_6
 (24 15)  (786 463)  (786 463)  routing T_15_28.sp4_h_r_30 <X> T_15_28.lc_trk_g3_6
 (25 15)  (787 463)  (787 463)  routing T_15_28.sp4_h_r_30 <X> T_15_28.lc_trk_g3_6
 (30 15)  (792 463)  (792 463)  routing T_15_28.lc_trk_g0_6 <X> T_15_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 463)  (793 463)  routing T_15_28.lc_trk_g2_6 <X> T_15_28.wire_logic_cluster/lc_7/in_3
 (41 15)  (803 463)  (803 463)  LC_7 Logic Functioning bit
 (43 15)  (805 463)  (805 463)  LC_7 Logic Functioning bit
 (52 15)  (814 463)  (814 463)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_28

 (27 0)  (843 448)  (843 448)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 448)  (844 448)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 448)  (845 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 448)  (847 448)  routing T_16_28.lc_trk_g3_4 <X> T_16_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 448)  (848 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 448)  (849 448)  routing T_16_28.lc_trk_g3_4 <X> T_16_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 448)  (850 448)  routing T_16_28.lc_trk_g3_4 <X> T_16_28.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 448)  (853 448)  LC_0 Logic Functioning bit
 (8 1)  (824 449)  (824 449)  routing T_16_28.sp4_h_l_36 <X> T_16_28.sp4_v_b_1
 (9 1)  (825 449)  (825 449)  routing T_16_28.sp4_h_l_36 <X> T_16_28.sp4_v_b_1
 (22 1)  (838 449)  (838 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (839 449)  (839 449)  routing T_16_28.sp12_h_r_10 <X> T_16_28.lc_trk_g0_2
 (26 1)  (842 449)  (842 449)  routing T_16_28.lc_trk_g3_3 <X> T_16_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 449)  (843 449)  routing T_16_28.lc_trk_g3_3 <X> T_16_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 449)  (844 449)  routing T_16_28.lc_trk_g3_3 <X> T_16_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 449)  (845 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 449)  (846 449)  routing T_16_28.lc_trk_g3_2 <X> T_16_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 449)  (848 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 449)  (851 449)  routing T_16_28.lc_trk_g0_2 <X> T_16_28.input_2_0
 (37 1)  (853 449)  (853 449)  LC_0 Logic Functioning bit
 (40 1)  (856 449)  (856 449)  LC_0 Logic Functioning bit
 (42 1)  (858 449)  (858 449)  LC_0 Logic Functioning bit
 (21 4)  (837 452)  (837 452)  routing T_16_28.sp4_h_r_19 <X> T_16_28.lc_trk_g1_3
 (22 4)  (838 452)  (838 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 452)  (839 452)  routing T_16_28.sp4_h_r_19 <X> T_16_28.lc_trk_g1_3
 (24 4)  (840 452)  (840 452)  routing T_16_28.sp4_h_r_19 <X> T_16_28.lc_trk_g1_3
 (21 5)  (837 453)  (837 453)  routing T_16_28.sp4_h_r_19 <X> T_16_28.lc_trk_g1_3
 (27 6)  (843 454)  (843 454)  routing T_16_28.lc_trk_g1_3 <X> T_16_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 454)  (845 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 454)  (848 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 454)  (849 454)  routing T_16_28.lc_trk_g2_0 <X> T_16_28.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 454)  (853 454)  LC_3 Logic Functioning bit
 (39 6)  (855 454)  (855 454)  LC_3 Logic Functioning bit
 (41 6)  (857 454)  (857 454)  LC_3 Logic Functioning bit
 (43 6)  (859 454)  (859 454)  LC_3 Logic Functioning bit
 (19 7)  (835 455)  (835 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (30 7)  (846 455)  (846 455)  routing T_16_28.lc_trk_g1_3 <X> T_16_28.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 455)  (853 455)  LC_3 Logic Functioning bit
 (39 7)  (855 455)  (855 455)  LC_3 Logic Functioning bit
 (41 7)  (857 455)  (857 455)  LC_3 Logic Functioning bit
 (43 7)  (859 455)  (859 455)  LC_3 Logic Functioning bit
 (2 8)  (818 456)  (818 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (830 456)  (830 456)  routing T_16_28.sp4_h_r_40 <X> T_16_28.lc_trk_g2_0
 (14 9)  (830 457)  (830 457)  routing T_16_28.sp4_h_r_40 <X> T_16_28.lc_trk_g2_0
 (15 9)  (831 457)  (831 457)  routing T_16_28.sp4_h_r_40 <X> T_16_28.lc_trk_g2_0
 (16 9)  (832 457)  (832 457)  routing T_16_28.sp4_h_r_40 <X> T_16_28.lc_trk_g2_0
 (17 9)  (833 457)  (833 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 12)  (838 460)  (838 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 460)  (839 460)  routing T_16_28.sp4_v_t_30 <X> T_16_28.lc_trk_g3_3
 (24 12)  (840 460)  (840 460)  routing T_16_28.sp4_v_t_30 <X> T_16_28.lc_trk_g3_3
 (22 13)  (838 461)  (838 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 461)  (839 461)  routing T_16_28.sp4_v_b_42 <X> T_16_28.lc_trk_g3_2
 (24 13)  (840 461)  (840 461)  routing T_16_28.sp4_v_b_42 <X> T_16_28.lc_trk_g3_2
 (14 14)  (830 462)  (830 462)  routing T_16_28.sp4_v_b_36 <X> T_16_28.lc_trk_g3_4
 (14 15)  (830 463)  (830 463)  routing T_16_28.sp4_v_b_36 <X> T_16_28.lc_trk_g3_4
 (16 15)  (832 463)  (832 463)  routing T_16_28.sp4_v_b_36 <X> T_16_28.lc_trk_g3_4
 (17 15)  (833 463)  (833 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_17_28

 (8 2)  (882 450)  (882 450)  routing T_17_28.sp4_v_t_42 <X> T_17_28.sp4_h_l_36
 (9 2)  (883 450)  (883 450)  routing T_17_28.sp4_v_t_42 <X> T_17_28.sp4_h_l_36
 (10 2)  (884 450)  (884 450)  routing T_17_28.sp4_v_t_42 <X> T_17_28.sp4_h_l_36


LogicTile_1_27

 (15 0)  (33 432)  (33 432)  routing T_1_27.bot_op_1 <X> T_1_27.lc_trk_g0_1
 (17 0)  (35 432)  (35 432)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (43 432)  (43 432)  routing T_1_27.sp4_h_r_10 <X> T_1_27.lc_trk_g0_2
 (27 0)  (45 432)  (45 432)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 432)  (46 432)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 432)  (47 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 432)  (48 432)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 432)  (50 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 432)  (52 432)  routing T_1_27.lc_trk_g1_0 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 432)  (53 432)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.input_2_0
 (36 0)  (54 432)  (54 432)  LC_0 Logic Functioning bit
 (37 0)  (55 432)  (55 432)  LC_0 Logic Functioning bit
 (39 0)  (57 432)  (57 432)  LC_0 Logic Functioning bit
 (41 0)  (59 432)  (59 432)  LC_0 Logic Functioning bit
 (43 0)  (61 432)  (61 432)  LC_0 Logic Functioning bit
 (22 1)  (40 433)  (40 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (41 433)  (41 433)  routing T_1_27.sp4_h_r_10 <X> T_1_27.lc_trk_g0_2
 (24 1)  (42 433)  (42 433)  routing T_1_27.sp4_h_r_10 <X> T_1_27.lc_trk_g0_2
 (26 1)  (44 433)  (44 433)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 433)  (45 433)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 433)  (47 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 433)  (48 433)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 433)  (50 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (51 433)  (51 433)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.input_2_0
 (34 1)  (52 433)  (52 433)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.input_2_0
 (35 1)  (53 433)  (53 433)  routing T_1_27.lc_trk_g3_7 <X> T_1_27.input_2_0
 (36 1)  (54 433)  (54 433)  LC_0 Logic Functioning bit
 (37 1)  (55 433)  (55 433)  LC_0 Logic Functioning bit
 (39 1)  (57 433)  (57 433)  LC_0 Logic Functioning bit
 (0 2)  (18 434)  (18 434)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (20 434)  (20 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (31 434)  (31 434)  routing T_1_27.sp4_v_b_2 <X> T_1_27.sp4_v_t_39
 (15 2)  (33 434)  (33 434)  routing T_1_27.sp4_v_b_21 <X> T_1_27.lc_trk_g0_5
 (16 2)  (34 434)  (34 434)  routing T_1_27.sp4_v_b_21 <X> T_1_27.lc_trk_g0_5
 (17 2)  (35 434)  (35 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (44 434)  (44 434)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 434)  (46 434)  routing T_1_27.lc_trk_g2_2 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 434)  (47 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 434)  (50 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 434)  (54 434)  LC_1 Logic Functioning bit
 (37 2)  (55 434)  (55 434)  LC_1 Logic Functioning bit
 (43 2)  (61 434)  (61 434)  LC_1 Logic Functioning bit
 (50 2)  (68 434)  (68 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 435)  (18 435)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (26 3)  (44 435)  (44 435)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 435)  (45 435)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 435)  (46 435)  routing T_1_27.lc_trk_g3_6 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 435)  (47 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 435)  (48 435)  routing T_1_27.lc_trk_g2_2 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 435)  (49 435)  routing T_1_27.lc_trk_g0_2 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 435)  (54 435)  LC_1 Logic Functioning bit
 (37 3)  (55 435)  (55 435)  LC_1 Logic Functioning bit
 (38 3)  (56 435)  (56 435)  LC_1 Logic Functioning bit
 (41 3)  (59 435)  (59 435)  LC_1 Logic Functioning bit
 (42 3)  (60 435)  (60 435)  LC_1 Logic Functioning bit
 (0 4)  (18 436)  (18 436)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/cen
 (1 4)  (19 436)  (19 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (39 436)  (39 436)  routing T_1_27.sp4_h_r_11 <X> T_1_27.lc_trk_g1_3
 (22 4)  (40 436)  (40 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (41 436)  (41 436)  routing T_1_27.sp4_h_r_11 <X> T_1_27.lc_trk_g1_3
 (24 4)  (42 436)  (42 436)  routing T_1_27.sp4_h_r_11 <X> T_1_27.lc_trk_g1_3
 (26 4)  (44 436)  (44 436)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 436)  (45 436)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 436)  (47 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 436)  (48 436)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 436)  (49 436)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 436)  (50 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 436)  (51 436)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 436)  (52 436)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 436)  (55 436)  LC_2 Logic Functioning bit
 (41 4)  (59 436)  (59 436)  LC_2 Logic Functioning bit
 (42 4)  (60 436)  (60 436)  LC_2 Logic Functioning bit
 (43 4)  (61 436)  (61 436)  LC_2 Logic Functioning bit
 (50 4)  (68 436)  (68 436)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (18 437)  (18 437)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/cen
 (1 5)  (19 437)  (19 437)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_7/cen
 (17 5)  (35 437)  (35 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (28 5)  (46 437)  (46 437)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 437)  (47 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (54 437)  (54 437)  LC_2 Logic Functioning bit
 (43 5)  (61 437)  (61 437)  LC_2 Logic Functioning bit
 (14 6)  (32 438)  (32 438)  routing T_1_27.sp4_h_l_9 <X> T_1_27.lc_trk_g1_4
 (17 6)  (35 438)  (35 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (45 438)  (45 438)  routing T_1_27.lc_trk_g1_5 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 438)  (47 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 438)  (48 438)  routing T_1_27.lc_trk_g1_5 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 438)  (49 438)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 438)  (50 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 438)  (51 438)  routing T_1_27.lc_trk_g2_4 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 438)  (53 438)  routing T_1_27.lc_trk_g2_5 <X> T_1_27.input_2_3
 (36 6)  (54 438)  (54 438)  LC_3 Logic Functioning bit
 (38 6)  (56 438)  (56 438)  LC_3 Logic Functioning bit
 (39 6)  (57 438)  (57 438)  LC_3 Logic Functioning bit
 (43 6)  (61 438)  (61 438)  LC_3 Logic Functioning bit
 (14 7)  (32 439)  (32 439)  routing T_1_27.sp4_h_l_9 <X> T_1_27.lc_trk_g1_4
 (15 7)  (33 439)  (33 439)  routing T_1_27.sp4_h_l_9 <X> T_1_27.lc_trk_g1_4
 (16 7)  (34 439)  (34 439)  routing T_1_27.sp4_h_l_9 <X> T_1_27.lc_trk_g1_4
 (17 7)  (35 439)  (35 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (44 439)  (44 439)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 439)  (46 439)  routing T_1_27.lc_trk_g2_3 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 439)  (47 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (50 439)  (50 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (51 439)  (51 439)  routing T_1_27.lc_trk_g2_5 <X> T_1_27.input_2_3
 (36 7)  (54 439)  (54 439)  LC_3 Logic Functioning bit
 (38 7)  (56 439)  (56 439)  LC_3 Logic Functioning bit
 (39 7)  (57 439)  (57 439)  LC_3 Logic Functioning bit
 (42 7)  (60 439)  (60 439)  LC_3 Logic Functioning bit
 (11 8)  (29 440)  (29 440)  routing T_1_27.sp4_h_r_3 <X> T_1_27.sp4_v_b_8
 (14 8)  (32 440)  (32 440)  routing T_1_27.sp4_v_t_21 <X> T_1_27.lc_trk_g2_0
 (21 8)  (39 440)  (39 440)  routing T_1_27.sp4_h_r_35 <X> T_1_27.lc_trk_g2_3
 (22 8)  (40 440)  (40 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (41 440)  (41 440)  routing T_1_27.sp4_h_r_35 <X> T_1_27.lc_trk_g2_3
 (24 8)  (42 440)  (42 440)  routing T_1_27.sp4_h_r_35 <X> T_1_27.lc_trk_g2_3
 (26 8)  (44 440)  (44 440)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 440)  (47 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 440)  (49 440)  routing T_1_27.lc_trk_g0_5 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 440)  (50 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 440)  (54 440)  LC_4 Logic Functioning bit
 (37 8)  (55 440)  (55 440)  LC_4 Logic Functioning bit
 (43 8)  (61 440)  (61 440)  LC_4 Logic Functioning bit
 (50 8)  (68 440)  (68 440)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (32 441)  (32 441)  routing T_1_27.sp4_v_t_21 <X> T_1_27.lc_trk_g2_0
 (16 9)  (34 441)  (34 441)  routing T_1_27.sp4_v_t_21 <X> T_1_27.lc_trk_g2_0
 (17 9)  (35 441)  (35 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (40 441)  (40 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (41 441)  (41 441)  routing T_1_27.sp12_v_t_9 <X> T_1_27.lc_trk_g2_2
 (27 9)  (45 441)  (45 441)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 441)  (46 441)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 441)  (47 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (54 441)  (54 441)  LC_4 Logic Functioning bit
 (37 9)  (55 441)  (55 441)  LC_4 Logic Functioning bit
 (38 9)  (56 441)  (56 441)  LC_4 Logic Functioning bit
 (41 9)  (59 441)  (59 441)  LC_4 Logic Functioning bit
 (42 9)  (60 441)  (60 441)  LC_4 Logic Functioning bit
 (11 10)  (29 442)  (29 442)  routing T_1_27.sp4_h_r_2 <X> T_1_27.sp4_v_t_45
 (13 10)  (31 442)  (31 442)  routing T_1_27.sp4_h_r_2 <X> T_1_27.sp4_v_t_45
 (14 10)  (32 442)  (32 442)  routing T_1_27.sp4_v_b_36 <X> T_1_27.lc_trk_g2_4
 (16 10)  (34 442)  (34 442)  routing T_1_27.sp12_v_t_10 <X> T_1_27.lc_trk_g2_5
 (17 10)  (35 442)  (35 442)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (27 10)  (45 442)  (45 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 442)  (46 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 442)  (47 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 442)  (48 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 442)  (50 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 442)  (51 442)  routing T_1_27.lc_trk_g2_0 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (42 10)  (60 442)  (60 442)  LC_5 Logic Functioning bit
 (43 10)  (61 442)  (61 442)  LC_5 Logic Functioning bit
 (45 10)  (63 442)  (63 442)  LC_5 Logic Functioning bit
 (50 10)  (68 442)  (68 442)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (69 442)  (69 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (26 443)  (26 443)  routing T_1_27.sp4_h_r_7 <X> T_1_27.sp4_v_t_42
 (9 11)  (27 443)  (27 443)  routing T_1_27.sp4_h_r_7 <X> T_1_27.sp4_v_t_42
 (12 11)  (30 443)  (30 443)  routing T_1_27.sp4_h_r_2 <X> T_1_27.sp4_v_t_45
 (14 11)  (32 443)  (32 443)  routing T_1_27.sp4_v_b_36 <X> T_1_27.lc_trk_g2_4
 (16 11)  (34 443)  (34 443)  routing T_1_27.sp4_v_b_36 <X> T_1_27.lc_trk_g2_4
 (17 11)  (35 443)  (35 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (44 443)  (44 443)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 443)  (45 443)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 443)  (46 443)  routing T_1_27.lc_trk_g3_2 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 443)  (47 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (55 443)  (55 443)  LC_5 Logic Functioning bit
 (39 11)  (57 443)  (57 443)  LC_5 Logic Functioning bit
 (42 11)  (60 443)  (60 443)  LC_5 Logic Functioning bit
 (43 11)  (61 443)  (61 443)  LC_5 Logic Functioning bit
 (22 12)  (40 444)  (40 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (41 444)  (41 444)  routing T_1_27.sp4_h_r_27 <X> T_1_27.lc_trk_g3_3
 (24 12)  (42 444)  (42 444)  routing T_1_27.sp4_h_r_27 <X> T_1_27.lc_trk_g3_3
 (25 12)  (43 444)  (43 444)  routing T_1_27.wire_logic_cluster/lc_2/out <X> T_1_27.lc_trk_g3_2
 (21 13)  (39 445)  (39 445)  routing T_1_27.sp4_h_r_27 <X> T_1_27.lc_trk_g3_3
 (22 13)  (40 445)  (40 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (16 14)  (34 446)  (34 446)  routing T_1_27.sp12_v_t_10 <X> T_1_27.lc_trk_g3_5
 (17 14)  (35 446)  (35 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (40 446)  (40 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (41 446)  (41 446)  routing T_1_27.sp4_h_r_31 <X> T_1_27.lc_trk_g3_7
 (24 14)  (42 446)  (42 446)  routing T_1_27.sp4_h_r_31 <X> T_1_27.lc_trk_g3_7
 (15 15)  (33 447)  (33 447)  routing T_1_27.tnr_op_4 <X> T_1_27.lc_trk_g3_4
 (17 15)  (35 447)  (35 447)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (39 447)  (39 447)  routing T_1_27.sp4_h_r_31 <X> T_1_27.lc_trk_g3_7
 (22 15)  (40 447)  (40 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_2_27

 (15 0)  (87 432)  (87 432)  routing T_2_27.sp4_h_l_4 <X> T_2_27.lc_trk_g0_1
 (16 0)  (88 432)  (88 432)  routing T_2_27.sp4_h_l_4 <X> T_2_27.lc_trk_g0_1
 (17 0)  (89 432)  (89 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 432)  (90 432)  routing T_2_27.sp4_h_l_4 <X> T_2_27.lc_trk_g0_1
 (21 0)  (93 432)  (93 432)  routing T_2_27.sp4_h_r_19 <X> T_2_27.lc_trk_g0_3
 (22 0)  (94 432)  (94 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (95 432)  (95 432)  routing T_2_27.sp4_h_r_19 <X> T_2_27.lc_trk_g0_3
 (24 0)  (96 432)  (96 432)  routing T_2_27.sp4_h_r_19 <X> T_2_27.lc_trk_g0_3
 (25 0)  (97 432)  (97 432)  routing T_2_27.sp4_h_l_7 <X> T_2_27.lc_trk_g0_2
 (29 0)  (101 432)  (101 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 432)  (104 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 432)  (106 432)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 432)  (108 432)  LC_0 Logic Functioning bit
 (37 0)  (109 432)  (109 432)  LC_0 Logic Functioning bit
 (38 0)  (110 432)  (110 432)  LC_0 Logic Functioning bit
 (39 0)  (111 432)  (111 432)  LC_0 Logic Functioning bit
 (41 0)  (113 432)  (113 432)  LC_0 Logic Functioning bit
 (43 0)  (115 432)  (115 432)  LC_0 Logic Functioning bit
 (45 0)  (117 432)  (117 432)  LC_0 Logic Functioning bit
 (4 1)  (76 433)  (76 433)  routing T_2_27.sp4_v_t_42 <X> T_2_27.sp4_h_r_0
 (9 1)  (81 433)  (81 433)  routing T_2_27.sp4_v_t_36 <X> T_2_27.sp4_v_b_1
 (18 1)  (90 433)  (90 433)  routing T_2_27.sp4_h_l_4 <X> T_2_27.lc_trk_g0_1
 (21 1)  (93 433)  (93 433)  routing T_2_27.sp4_h_r_19 <X> T_2_27.lc_trk_g0_3
 (22 1)  (94 433)  (94 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (95 433)  (95 433)  routing T_2_27.sp4_h_l_7 <X> T_2_27.lc_trk_g0_2
 (24 1)  (96 433)  (96 433)  routing T_2_27.sp4_h_l_7 <X> T_2_27.lc_trk_g0_2
 (25 1)  (97 433)  (97 433)  routing T_2_27.sp4_h_l_7 <X> T_2_27.lc_trk_g0_2
 (27 1)  (99 433)  (99 433)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 433)  (101 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 433)  (108 433)  LC_0 Logic Functioning bit
 (38 1)  (110 433)  (110 433)  LC_0 Logic Functioning bit
 (51 1)  (123 433)  (123 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (72 434)  (72 434)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (2 2)  (74 434)  (74 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (101 434)  (101 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 434)  (104 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 434)  (106 434)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 434)  (108 434)  LC_1 Logic Functioning bit
 (38 2)  (110 434)  (110 434)  LC_1 Logic Functioning bit
 (41 2)  (113 434)  (113 434)  LC_1 Logic Functioning bit
 (43 2)  (115 434)  (115 434)  LC_1 Logic Functioning bit
 (45 2)  (117 434)  (117 434)  LC_1 Logic Functioning bit
 (46 2)  (118 434)  (118 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (72 435)  (72 435)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (29 3)  (101 435)  (101 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 435)  (102 435)  routing T_2_27.lc_trk_g0_2 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (37 3)  (109 435)  (109 435)  LC_1 Logic Functioning bit
 (39 3)  (111 435)  (111 435)  LC_1 Logic Functioning bit
 (41 3)  (113 435)  (113 435)  LC_1 Logic Functioning bit
 (43 3)  (115 435)  (115 435)  LC_1 Logic Functioning bit
 (14 4)  (86 436)  (86 436)  routing T_2_27.wire_logic_cluster/lc_0/out <X> T_2_27.lc_trk_g1_0
 (17 4)  (89 436)  (89 436)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (90 436)  (90 436)  routing T_2_27.bnr_op_1 <X> T_2_27.lc_trk_g1_1
 (21 4)  (93 436)  (93 436)  routing T_2_27.wire_logic_cluster/lc_3/out <X> T_2_27.lc_trk_g1_3
 (22 4)  (94 436)  (94 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 436)  (97 436)  routing T_2_27.sp4_h_r_10 <X> T_2_27.lc_trk_g1_2
 (27 4)  (99 436)  (99 436)  routing T_2_27.lc_trk_g1_2 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 436)  (101 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 436)  (104 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 436)  (105 436)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 436)  (106 436)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 436)  (108 436)  LC_2 Logic Functioning bit
 (37 4)  (109 436)  (109 436)  LC_2 Logic Functioning bit
 (38 4)  (110 436)  (110 436)  LC_2 Logic Functioning bit
 (39 4)  (111 436)  (111 436)  LC_2 Logic Functioning bit
 (41 4)  (113 436)  (113 436)  LC_2 Logic Functioning bit
 (43 4)  (115 436)  (115 436)  LC_2 Logic Functioning bit
 (45 4)  (117 436)  (117 436)  LC_2 Logic Functioning bit
 (17 5)  (89 437)  (89 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (90 437)  (90 437)  routing T_2_27.bnr_op_1 <X> T_2_27.lc_trk_g1_1
 (22 5)  (94 437)  (94 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (95 437)  (95 437)  routing T_2_27.sp4_h_r_10 <X> T_2_27.lc_trk_g1_2
 (24 5)  (96 437)  (96 437)  routing T_2_27.sp4_h_r_10 <X> T_2_27.lc_trk_g1_2
 (27 5)  (99 437)  (99 437)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 437)  (101 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 437)  (102 437)  routing T_2_27.lc_trk_g1_2 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 437)  (103 437)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 437)  (108 437)  LC_2 Logic Functioning bit
 (38 5)  (110 437)  (110 437)  LC_2 Logic Functioning bit
 (46 5)  (118 437)  (118 437)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (6 6)  (78 438)  (78 438)  routing T_2_27.sp4_v_b_0 <X> T_2_27.sp4_v_t_38
 (14 6)  (86 438)  (86 438)  routing T_2_27.wire_logic_cluster/lc_4/out <X> T_2_27.lc_trk_g1_4
 (21 6)  (93 438)  (93 438)  routing T_2_27.wire_logic_cluster/lc_7/out <X> T_2_27.lc_trk_g1_7
 (22 6)  (94 438)  (94 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (98 438)  (98 438)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 438)  (99 438)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 438)  (101 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 438)  (104 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 438)  (106 438)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 438)  (108 438)  LC_3 Logic Functioning bit
 (38 6)  (110 438)  (110 438)  LC_3 Logic Functioning bit
 (41 6)  (113 438)  (113 438)  LC_3 Logic Functioning bit
 (43 6)  (115 438)  (115 438)  LC_3 Logic Functioning bit
 (45 6)  (117 438)  (117 438)  LC_3 Logic Functioning bit
 (5 7)  (77 439)  (77 439)  routing T_2_27.sp4_v_b_0 <X> T_2_27.sp4_v_t_38
 (10 7)  (82 439)  (82 439)  routing T_2_27.sp4_h_l_46 <X> T_2_27.sp4_v_t_41
 (17 7)  (89 439)  (89 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 439)  (94 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 439)  (95 439)  routing T_2_27.sp4_h_r_6 <X> T_2_27.lc_trk_g1_6
 (24 7)  (96 439)  (96 439)  routing T_2_27.sp4_h_r_6 <X> T_2_27.lc_trk_g1_6
 (25 7)  (97 439)  (97 439)  routing T_2_27.sp4_h_r_6 <X> T_2_27.lc_trk_g1_6
 (26 7)  (98 439)  (98 439)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 439)  (99 439)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 439)  (101 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 439)  (102 439)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (37 7)  (109 439)  (109 439)  LC_3 Logic Functioning bit
 (39 7)  (111 439)  (111 439)  LC_3 Logic Functioning bit
 (41 7)  (113 439)  (113 439)  LC_3 Logic Functioning bit
 (43 7)  (115 439)  (115 439)  LC_3 Logic Functioning bit
 (51 7)  (123 439)  (123 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (87 440)  (87 440)  routing T_2_27.sp4_v_t_28 <X> T_2_27.lc_trk_g2_1
 (16 8)  (88 440)  (88 440)  routing T_2_27.sp4_v_t_28 <X> T_2_27.lc_trk_g2_1
 (17 8)  (89 440)  (89 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (100 440)  (100 440)  routing T_2_27.lc_trk_g2_1 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 440)  (101 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 440)  (103 440)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 440)  (104 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 440)  (106 440)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 440)  (108 440)  LC_4 Logic Functioning bit
 (37 8)  (109 440)  (109 440)  LC_4 Logic Functioning bit
 (38 8)  (110 440)  (110 440)  LC_4 Logic Functioning bit
 (39 8)  (111 440)  (111 440)  LC_4 Logic Functioning bit
 (41 8)  (113 440)  (113 440)  LC_4 Logic Functioning bit
 (43 8)  (115 440)  (115 440)  LC_4 Logic Functioning bit
 (45 8)  (117 440)  (117 440)  LC_4 Logic Functioning bit
 (51 8)  (123 440)  (123 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (99 441)  (99 441)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 441)  (101 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 441)  (108 441)  LC_4 Logic Functioning bit
 (38 9)  (110 441)  (110 441)  LC_4 Logic Functioning bit
 (11 10)  (83 442)  (83 442)  routing T_2_27.sp4_v_b_0 <X> T_2_27.sp4_v_t_45
 (13 10)  (85 442)  (85 442)  routing T_2_27.sp4_v_b_0 <X> T_2_27.sp4_v_t_45
 (27 10)  (99 442)  (99 442)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 442)  (100 442)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 442)  (101 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 442)  (102 442)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 442)  (104 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 442)  (106 442)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 442)  (108 442)  LC_5 Logic Functioning bit
 (38 10)  (110 442)  (110 442)  LC_5 Logic Functioning bit
 (41 10)  (113 442)  (113 442)  LC_5 Logic Functioning bit
 (43 10)  (115 442)  (115 442)  LC_5 Logic Functioning bit
 (45 10)  (117 442)  (117 442)  LC_5 Logic Functioning bit
 (28 11)  (100 443)  (100 443)  routing T_2_27.lc_trk_g2_1 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 443)  (101 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 443)  (109 443)  LC_5 Logic Functioning bit
 (39 11)  (111 443)  (111 443)  LC_5 Logic Functioning bit
 (41 11)  (113 443)  (113 443)  LC_5 Logic Functioning bit
 (43 11)  (115 443)  (115 443)  LC_5 Logic Functioning bit
 (11 12)  (83 444)  (83 444)  routing T_2_27.sp4_h_r_6 <X> T_2_27.sp4_v_b_11
 (25 12)  (97 444)  (97 444)  routing T_2_27.wire_logic_cluster/lc_2/out <X> T_2_27.lc_trk_g3_2
 (29 12)  (101 444)  (101 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 444)  (103 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 444)  (104 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 444)  (105 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 444)  (106 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 444)  (108 444)  LC_6 Logic Functioning bit
 (37 12)  (109 444)  (109 444)  LC_6 Logic Functioning bit
 (38 12)  (110 444)  (110 444)  LC_6 Logic Functioning bit
 (39 12)  (111 444)  (111 444)  LC_6 Logic Functioning bit
 (41 12)  (113 444)  (113 444)  LC_6 Logic Functioning bit
 (43 12)  (115 444)  (115 444)  LC_6 Logic Functioning bit
 (45 12)  (117 444)  (117 444)  LC_6 Logic Functioning bit
 (8 13)  (80 445)  (80 445)  routing T_2_27.sp4_h_r_10 <X> T_2_27.sp4_v_b_10
 (13 13)  (85 445)  (85 445)  routing T_2_27.sp4_v_t_43 <X> T_2_27.sp4_h_r_11
 (22 13)  (94 445)  (94 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (99 445)  (99 445)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 445)  (101 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 445)  (102 445)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 445)  (103 445)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 445)  (108 445)  LC_6 Logic Functioning bit
 (38 13)  (110 445)  (110 445)  LC_6 Logic Functioning bit
 (11 14)  (83 446)  (83 446)  routing T_2_27.sp4_v_b_8 <X> T_2_27.sp4_v_t_46
 (12 14)  (84 446)  (84 446)  routing T_2_27.sp4_h_r_8 <X> T_2_27.sp4_h_l_46
 (14 14)  (86 446)  (86 446)  routing T_2_27.sp4_h_r_44 <X> T_2_27.lc_trk_g3_4
 (17 14)  (89 446)  (89 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 446)  (90 446)  routing T_2_27.wire_logic_cluster/lc_5/out <X> T_2_27.lc_trk_g3_5
 (25 14)  (97 446)  (97 446)  routing T_2_27.wire_logic_cluster/lc_6/out <X> T_2_27.lc_trk_g3_6
 (26 14)  (98 446)  (98 446)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 446)  (99 446)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 446)  (101 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 446)  (102 446)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 446)  (104 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 446)  (106 446)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 446)  (108 446)  LC_7 Logic Functioning bit
 (38 14)  (110 446)  (110 446)  LC_7 Logic Functioning bit
 (41 14)  (113 446)  (113 446)  LC_7 Logic Functioning bit
 (43 14)  (115 446)  (115 446)  LC_7 Logic Functioning bit
 (45 14)  (117 446)  (117 446)  LC_7 Logic Functioning bit
 (8 15)  (80 447)  (80 447)  routing T_2_27.sp4_h_r_4 <X> T_2_27.sp4_v_t_47
 (9 15)  (81 447)  (81 447)  routing T_2_27.sp4_h_r_4 <X> T_2_27.sp4_v_t_47
 (10 15)  (82 447)  (82 447)  routing T_2_27.sp4_h_r_4 <X> T_2_27.sp4_v_t_47
 (12 15)  (84 447)  (84 447)  routing T_2_27.sp4_v_b_8 <X> T_2_27.sp4_v_t_46
 (13 15)  (85 447)  (85 447)  routing T_2_27.sp4_h_r_8 <X> T_2_27.sp4_h_l_46
 (14 15)  (86 447)  (86 447)  routing T_2_27.sp4_h_r_44 <X> T_2_27.lc_trk_g3_4
 (15 15)  (87 447)  (87 447)  routing T_2_27.sp4_h_r_44 <X> T_2_27.lc_trk_g3_4
 (16 15)  (88 447)  (88 447)  routing T_2_27.sp4_h_r_44 <X> T_2_27.lc_trk_g3_4
 (17 15)  (89 447)  (89 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (94 447)  (94 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (99 447)  (99 447)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 447)  (100 447)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 447)  (101 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 447)  (102 447)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (37 15)  (109 447)  (109 447)  LC_7 Logic Functioning bit
 (39 15)  (111 447)  (111 447)  LC_7 Logic Functioning bit
 (41 15)  (113 447)  (113 447)  LC_7 Logic Functioning bit
 (43 15)  (115 447)  (115 447)  LC_7 Logic Functioning bit


LogicTile_3_27

 (8 0)  (134 432)  (134 432)  routing T_3_27.sp4_v_b_1 <X> T_3_27.sp4_h_r_1
 (9 0)  (135 432)  (135 432)  routing T_3_27.sp4_v_b_1 <X> T_3_27.sp4_h_r_1
 (13 0)  (139 432)  (139 432)  routing T_3_27.sp4_v_t_39 <X> T_3_27.sp4_v_b_2
 (14 0)  (140 432)  (140 432)  routing T_3_27.sp4_h_l_5 <X> T_3_27.lc_trk_g0_0
 (15 0)  (141 432)  (141 432)  routing T_3_27.bot_op_1 <X> T_3_27.lc_trk_g0_1
 (17 0)  (143 432)  (143 432)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (155 432)  (155 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 432)  (157 432)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 432)  (158 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 432)  (160 432)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 432)  (162 432)  LC_0 Logic Functioning bit
 (38 0)  (164 432)  (164 432)  LC_0 Logic Functioning bit
 (45 0)  (171 432)  (171 432)  LC_0 Logic Functioning bit
 (53 0)  (179 432)  (179 432)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (140 433)  (140 433)  routing T_3_27.sp4_h_l_5 <X> T_3_27.lc_trk_g0_0
 (15 1)  (141 433)  (141 433)  routing T_3_27.sp4_h_l_5 <X> T_3_27.lc_trk_g0_0
 (16 1)  (142 433)  (142 433)  routing T_3_27.sp4_h_l_5 <X> T_3_27.lc_trk_g0_0
 (17 1)  (143 433)  (143 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (148 433)  (148 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (149 433)  (149 433)  routing T_3_27.sp4_v_b_18 <X> T_3_27.lc_trk_g0_2
 (24 1)  (150 433)  (150 433)  routing T_3_27.sp4_v_b_18 <X> T_3_27.lc_trk_g0_2
 (27 1)  (153 433)  (153 433)  routing T_3_27.lc_trk_g1_1 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 433)  (155 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 433)  (157 433)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 433)  (162 433)  LC_0 Logic Functioning bit
 (37 1)  (163 433)  (163 433)  LC_0 Logic Functioning bit
 (38 1)  (164 433)  (164 433)  LC_0 Logic Functioning bit
 (39 1)  (165 433)  (165 433)  LC_0 Logic Functioning bit
 (40 1)  (166 433)  (166 433)  LC_0 Logic Functioning bit
 (42 1)  (168 433)  (168 433)  LC_0 Logic Functioning bit
 (52 1)  (178 433)  (178 433)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (126 434)  (126 434)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (128 434)  (128 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (151 434)  (151 434)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g0_6
 (27 2)  (153 434)  (153 434)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 434)  (154 434)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 434)  (155 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 434)  (158 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 434)  (159 434)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 434)  (160 434)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 434)  (162 434)  LC_1 Logic Functioning bit
 (37 2)  (163 434)  (163 434)  LC_1 Logic Functioning bit
 (38 2)  (164 434)  (164 434)  LC_1 Logic Functioning bit
 (39 2)  (165 434)  (165 434)  LC_1 Logic Functioning bit
 (41 2)  (167 434)  (167 434)  LC_1 Logic Functioning bit
 (43 2)  (169 434)  (169 434)  LC_1 Logic Functioning bit
 (45 2)  (171 434)  (171 434)  LC_1 Logic Functioning bit
 (0 3)  (126 435)  (126 435)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (14 3)  (140 435)  (140 435)  routing T_3_27.sp12_h_r_20 <X> T_3_27.lc_trk_g0_4
 (16 3)  (142 435)  (142 435)  routing T_3_27.sp12_h_r_20 <X> T_3_27.lc_trk_g0_4
 (17 3)  (143 435)  (143 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (148 435)  (148 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 435)  (149 435)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g0_6
 (24 3)  (150 435)  (150 435)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g0_6
 (25 3)  (151 435)  (151 435)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g0_6
 (29 3)  (155 435)  (155 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 435)  (156 435)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (162 435)  (162 435)  LC_1 Logic Functioning bit
 (38 3)  (164 435)  (164 435)  LC_1 Logic Functioning bit
 (47 3)  (173 435)  (173 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_b_0 <X> T_3_27.sp12_h_r_0
 (17 4)  (143 436)  (143 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (147 436)  (147 436)  routing T_3_27.wire_logic_cluster/lc_3/out <X> T_3_27.lc_trk_g1_3
 (22 4)  (148 436)  (148 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (155 436)  (155 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 436)  (158 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 436)  (159 436)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 436)  (160 436)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 436)  (162 436)  LC_2 Logic Functioning bit
 (37 4)  (163 436)  (163 436)  LC_2 Logic Functioning bit
 (38 4)  (164 436)  (164 436)  LC_2 Logic Functioning bit
 (39 4)  (165 436)  (165 436)  LC_2 Logic Functioning bit
 (41 4)  (167 436)  (167 436)  LC_2 Logic Functioning bit
 (43 4)  (169 436)  (169 436)  LC_2 Logic Functioning bit
 (45 4)  (171 436)  (171 436)  LC_2 Logic Functioning bit
 (3 5)  (129 437)  (129 437)  routing T_3_27.sp12_v_b_0 <X> T_3_27.sp12_h_r_0
 (26 5)  (152 437)  (152 437)  routing T_3_27.lc_trk_g0_2 <X> T_3_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 437)  (155 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 437)  (157 437)  routing T_3_27.lc_trk_g3_2 <X> T_3_27.wire_logic_cluster/lc_2/in_3
 (37 5)  (163 437)  (163 437)  LC_2 Logic Functioning bit
 (39 5)  (165 437)  (165 437)  LC_2 Logic Functioning bit
 (5 6)  (131 438)  (131 438)  routing T_3_27.sp4_v_t_38 <X> T_3_27.sp4_h_l_38
 (14 6)  (140 438)  (140 438)  routing T_3_27.wire_logic_cluster/lc_4/out <X> T_3_27.lc_trk_g1_4
 (17 6)  (143 438)  (143 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 438)  (144 438)  routing T_3_27.wire_logic_cluster/lc_5/out <X> T_3_27.lc_trk_g1_5
 (21 6)  (147 438)  (147 438)  routing T_3_27.wire_logic_cluster/lc_7/out <X> T_3_27.lc_trk_g1_7
 (22 6)  (148 438)  (148 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (151 438)  (151 438)  routing T_3_27.sp4_h_r_14 <X> T_3_27.lc_trk_g1_6
 (29 6)  (155 438)  (155 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 438)  (156 438)  routing T_3_27.lc_trk_g0_4 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 438)  (158 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 438)  (160 438)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 438)  (162 438)  LC_3 Logic Functioning bit
 (37 6)  (163 438)  (163 438)  LC_3 Logic Functioning bit
 (38 6)  (164 438)  (164 438)  LC_3 Logic Functioning bit
 (39 6)  (165 438)  (165 438)  LC_3 Logic Functioning bit
 (41 6)  (167 438)  (167 438)  LC_3 Logic Functioning bit
 (43 6)  (169 438)  (169 438)  LC_3 Logic Functioning bit
 (45 6)  (171 438)  (171 438)  LC_3 Logic Functioning bit
 (6 7)  (132 439)  (132 439)  routing T_3_27.sp4_v_t_38 <X> T_3_27.sp4_h_l_38
 (17 7)  (143 439)  (143 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (148 439)  (148 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (149 439)  (149 439)  routing T_3_27.sp4_h_r_14 <X> T_3_27.lc_trk_g1_6
 (24 7)  (150 439)  (150 439)  routing T_3_27.sp4_h_r_14 <X> T_3_27.lc_trk_g1_6
 (29 7)  (155 439)  (155 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 439)  (157 439)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 439)  (162 439)  LC_3 Logic Functioning bit
 (38 7)  (164 439)  (164 439)  LC_3 Logic Functioning bit
 (51 7)  (177 439)  (177 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (155 440)  (155 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 440)  (157 440)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 440)  (158 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 440)  (160 440)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 440)  (162 440)  LC_4 Logic Functioning bit
 (37 8)  (163 440)  (163 440)  LC_4 Logic Functioning bit
 (38 8)  (164 440)  (164 440)  LC_4 Logic Functioning bit
 (39 8)  (165 440)  (165 440)  LC_4 Logic Functioning bit
 (41 8)  (167 440)  (167 440)  LC_4 Logic Functioning bit
 (43 8)  (169 440)  (169 440)  LC_4 Logic Functioning bit
 (45 8)  (171 440)  (171 440)  LC_4 Logic Functioning bit
 (53 8)  (179 440)  (179 440)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (140 441)  (140 441)  routing T_3_27.sp4_h_r_24 <X> T_3_27.lc_trk_g2_0
 (15 9)  (141 441)  (141 441)  routing T_3_27.sp4_h_r_24 <X> T_3_27.lc_trk_g2_0
 (16 9)  (142 441)  (142 441)  routing T_3_27.sp4_h_r_24 <X> T_3_27.lc_trk_g2_0
 (17 9)  (143 441)  (143 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (152 441)  (152 441)  routing T_3_27.lc_trk_g0_2 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 441)  (155 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (163 441)  (163 441)  LC_4 Logic Functioning bit
 (39 9)  (165 441)  (165 441)  LC_4 Logic Functioning bit
 (8 10)  (134 442)  (134 442)  routing T_3_27.sp4_h_r_7 <X> T_3_27.sp4_h_l_42
 (29 10)  (155 442)  (155 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 442)  (157 442)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 442)  (158 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 442)  (160 442)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 442)  (162 442)  LC_5 Logic Functioning bit
 (37 10)  (163 442)  (163 442)  LC_5 Logic Functioning bit
 (38 10)  (164 442)  (164 442)  LC_5 Logic Functioning bit
 (39 10)  (165 442)  (165 442)  LC_5 Logic Functioning bit
 (41 10)  (167 442)  (167 442)  LC_5 Logic Functioning bit
 (43 10)  (169 442)  (169 442)  LC_5 Logic Functioning bit
 (45 10)  (171 442)  (171 442)  LC_5 Logic Functioning bit
 (46 10)  (172 442)  (172 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (29 11)  (155 443)  (155 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 443)  (162 443)  LC_5 Logic Functioning bit
 (38 11)  (164 443)  (164 443)  LC_5 Logic Functioning bit
 (3 12)  (129 444)  (129 444)  routing T_3_27.sp12_v_t_22 <X> T_3_27.sp12_h_r_1
 (17 12)  (143 444)  (143 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 444)  (144 444)  routing T_3_27.wire_logic_cluster/lc_1/out <X> T_3_27.lc_trk_g3_1
 (22 12)  (148 444)  (148 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (149 444)  (149 444)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g3_3
 (24 12)  (150 444)  (150 444)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g3_3
 (25 12)  (151 444)  (151 444)  routing T_3_27.wire_logic_cluster/lc_2/out <X> T_3_27.lc_trk_g3_2
 (26 12)  (152 444)  (152 444)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (155 444)  (155 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 444)  (157 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 444)  (158 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 444)  (159 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 444)  (160 444)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 444)  (162 444)  LC_6 Logic Functioning bit
 (37 12)  (163 444)  (163 444)  LC_6 Logic Functioning bit
 (38 12)  (164 444)  (164 444)  LC_6 Logic Functioning bit
 (39 12)  (165 444)  (165 444)  LC_6 Logic Functioning bit
 (41 12)  (167 444)  (167 444)  LC_6 Logic Functioning bit
 (43 12)  (169 444)  (169 444)  LC_6 Logic Functioning bit
 (45 12)  (171 444)  (171 444)  LC_6 Logic Functioning bit
 (52 12)  (178 444)  (178 444)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (147 445)  (147 445)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g3_3
 (22 13)  (148 445)  (148 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (152 445)  (152 445)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 445)  (155 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 445)  (157 445)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (163 445)  (163 445)  LC_6 Logic Functioning bit
 (39 13)  (165 445)  (165 445)  LC_6 Logic Functioning bit
 (5 14)  (131 446)  (131 446)  routing T_3_27.sp4_v_t_44 <X> T_3_27.sp4_h_l_44
 (12 14)  (138 446)  (138 446)  routing T_3_27.sp4_v_t_40 <X> T_3_27.sp4_h_l_46
 (25 14)  (151 446)  (151 446)  routing T_3_27.wire_logic_cluster/lc_6/out <X> T_3_27.lc_trk_g3_6
 (28 14)  (154 446)  (154 446)  routing T_3_27.lc_trk_g2_0 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 446)  (155 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 446)  (157 446)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 446)  (158 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 446)  (160 446)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 446)  (162 446)  LC_7 Logic Functioning bit
 (37 14)  (163 446)  (163 446)  LC_7 Logic Functioning bit
 (38 14)  (164 446)  (164 446)  LC_7 Logic Functioning bit
 (39 14)  (165 446)  (165 446)  LC_7 Logic Functioning bit
 (41 14)  (167 446)  (167 446)  LC_7 Logic Functioning bit
 (43 14)  (169 446)  (169 446)  LC_7 Logic Functioning bit
 (45 14)  (171 446)  (171 446)  LC_7 Logic Functioning bit
 (6 15)  (132 447)  (132 447)  routing T_3_27.sp4_v_t_44 <X> T_3_27.sp4_h_l_44
 (8 15)  (134 447)  (134 447)  routing T_3_27.sp4_h_r_4 <X> T_3_27.sp4_v_t_47
 (9 15)  (135 447)  (135 447)  routing T_3_27.sp4_h_r_4 <X> T_3_27.sp4_v_t_47
 (10 15)  (136 447)  (136 447)  routing T_3_27.sp4_h_r_4 <X> T_3_27.sp4_v_t_47
 (11 15)  (137 447)  (137 447)  routing T_3_27.sp4_v_t_40 <X> T_3_27.sp4_h_l_46
 (13 15)  (139 447)  (139 447)  routing T_3_27.sp4_v_t_40 <X> T_3_27.sp4_h_l_46
 (22 15)  (148 447)  (148 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (155 447)  (155 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 447)  (157 447)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 447)  (162 447)  LC_7 Logic Functioning bit
 (38 15)  (164 447)  (164 447)  LC_7 Logic Functioning bit
 (51 15)  (177 447)  (177 447)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_v_b_0
 (4 0)  (184 432)  (184 432)  routing T_4_27.sp4_v_t_37 <X> T_4_27.sp4_v_b_0
 (11 0)  (191 432)  (191 432)  routing T_4_27.sp4_v_t_43 <X> T_4_27.sp4_v_b_2
 (13 0)  (193 432)  (193 432)  routing T_4_27.sp4_v_t_43 <X> T_4_27.sp4_v_b_2
 (28 0)  (208 432)  (208 432)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 432)  (209 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 432)  (210 432)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 432)  (212 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 432)  (214 432)  routing T_4_27.lc_trk_g1_0 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 432)  (216 432)  LC_0 Logic Functioning bit
 (37 0)  (217 432)  (217 432)  LC_0 Logic Functioning bit
 (38 0)  (218 432)  (218 432)  LC_0 Logic Functioning bit
 (39 0)  (219 432)  (219 432)  LC_0 Logic Functioning bit
 (41 0)  (221 432)  (221 432)  LC_0 Logic Functioning bit
 (43 0)  (223 432)  (223 432)  LC_0 Logic Functioning bit
 (45 0)  (225 432)  (225 432)  LC_0 Logic Functioning bit
 (27 1)  (207 433)  (207 433)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 433)  (208 433)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 433)  (209 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (216 433)  (216 433)  LC_0 Logic Functioning bit
 (38 1)  (218 433)  (218 433)  LC_0 Logic Functioning bit
 (47 1)  (227 433)  (227 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (180 434)  (180 434)  routing T_4_27.glb_netwk_3 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (2 2)  (182 434)  (182 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (191 434)  (191 434)  routing T_4_27.sp4_v_b_6 <X> T_4_27.sp4_v_t_39
 (13 2)  (193 434)  (193 434)  routing T_4_27.sp4_v_b_6 <X> T_4_27.sp4_v_t_39
 (25 2)  (205 434)  (205 434)  routing T_4_27.wire_logic_cluster/lc_6/out <X> T_4_27.lc_trk_g0_6
 (26 2)  (206 434)  (206 434)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 434)  (207 434)  routing T_4_27.lc_trk_g1_1 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 434)  (209 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 434)  (212 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 434)  (213 434)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 434)  (214 434)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 434)  (216 434)  LC_1 Logic Functioning bit
 (38 2)  (218 434)  (218 434)  LC_1 Logic Functioning bit
 (41 2)  (221 434)  (221 434)  LC_1 Logic Functioning bit
 (43 2)  (223 434)  (223 434)  LC_1 Logic Functioning bit
 (45 2)  (225 434)  (225 434)  LC_1 Logic Functioning bit
 (0 3)  (180 435)  (180 435)  routing T_4_27.glb_netwk_3 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (22 3)  (202 435)  (202 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (207 435)  (207 435)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 435)  (208 435)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 435)  (209 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (217 435)  (217 435)  LC_1 Logic Functioning bit
 (39 3)  (219 435)  (219 435)  LC_1 Logic Functioning bit
 (41 3)  (221 435)  (221 435)  LC_1 Logic Functioning bit
 (43 3)  (223 435)  (223 435)  LC_1 Logic Functioning bit
 (48 3)  (228 435)  (228 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (194 436)  (194 436)  routing T_4_27.wire_logic_cluster/lc_0/out <X> T_4_27.lc_trk_g1_0
 (17 4)  (197 436)  (197 436)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (198 436)  (198 436)  routing T_4_27.wire_logic_cluster/lc_1/out <X> T_4_27.lc_trk_g1_1
 (21 4)  (201 436)  (201 436)  routing T_4_27.wire_logic_cluster/lc_3/out <X> T_4_27.lc_trk_g1_3
 (22 4)  (202 436)  (202 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (207 436)  (207 436)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 436)  (208 436)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 436)  (209 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 436)  (210 436)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 436)  (212 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 436)  (213 436)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 436)  (214 436)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 436)  (216 436)  LC_2 Logic Functioning bit
 (37 4)  (217 436)  (217 436)  LC_2 Logic Functioning bit
 (38 4)  (218 436)  (218 436)  LC_2 Logic Functioning bit
 (39 4)  (219 436)  (219 436)  LC_2 Logic Functioning bit
 (41 4)  (221 436)  (221 436)  LC_2 Logic Functioning bit
 (43 4)  (223 436)  (223 436)  LC_2 Logic Functioning bit
 (45 4)  (225 436)  (225 436)  LC_2 Logic Functioning bit
 (17 5)  (197 437)  (197 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (207 437)  (207 437)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 437)  (208 437)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 437)  (209 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 437)  (210 437)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 437)  (211 437)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 437)  (216 437)  LC_2 Logic Functioning bit
 (38 5)  (218 437)  (218 437)  LC_2 Logic Functioning bit
 (51 5)  (231 437)  (231 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (194 438)  (194 438)  routing T_4_27.wire_logic_cluster/lc_4/out <X> T_4_27.lc_trk_g1_4
 (21 6)  (201 438)  (201 438)  routing T_4_27.wire_logic_cluster/lc_7/out <X> T_4_27.lc_trk_g1_7
 (22 6)  (202 438)  (202 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (207 438)  (207 438)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 438)  (209 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 438)  (212 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 438)  (213 438)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 438)  (214 438)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 438)  (216 438)  LC_3 Logic Functioning bit
 (38 6)  (218 438)  (218 438)  LC_3 Logic Functioning bit
 (41 6)  (221 438)  (221 438)  LC_3 Logic Functioning bit
 (43 6)  (223 438)  (223 438)  LC_3 Logic Functioning bit
 (45 6)  (225 438)  (225 438)  LC_3 Logic Functioning bit
 (17 7)  (197 439)  (197 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (206 439)  (206 439)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 439)  (208 439)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 439)  (209 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 439)  (210 439)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (37 7)  (217 439)  (217 439)  LC_3 Logic Functioning bit
 (39 7)  (219 439)  (219 439)  LC_3 Logic Functioning bit
 (41 7)  (221 439)  (221 439)  LC_3 Logic Functioning bit
 (43 7)  (223 439)  (223 439)  LC_3 Logic Functioning bit
 (5 8)  (185 440)  (185 440)  routing T_4_27.sp4_v_t_43 <X> T_4_27.sp4_h_r_6
 (15 8)  (195 440)  (195 440)  routing T_4_27.sp4_h_r_25 <X> T_4_27.lc_trk_g2_1
 (16 8)  (196 440)  (196 440)  routing T_4_27.sp4_h_r_25 <X> T_4_27.lc_trk_g2_1
 (17 8)  (197 440)  (197 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (201 440)  (201 440)  routing T_4_27.sp4_h_r_35 <X> T_4_27.lc_trk_g2_3
 (22 8)  (202 440)  (202 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (203 440)  (203 440)  routing T_4_27.sp4_h_r_35 <X> T_4_27.lc_trk_g2_3
 (24 8)  (204 440)  (204 440)  routing T_4_27.sp4_h_r_35 <X> T_4_27.lc_trk_g2_3
 (27 8)  (207 440)  (207 440)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 440)  (208 440)  routing T_4_27.lc_trk_g3_0 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 440)  (209 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 440)  (211 440)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 440)  (212 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 440)  (214 440)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 440)  (216 440)  LC_4 Logic Functioning bit
 (37 8)  (217 440)  (217 440)  LC_4 Logic Functioning bit
 (38 8)  (218 440)  (218 440)  LC_4 Logic Functioning bit
 (39 8)  (219 440)  (219 440)  LC_4 Logic Functioning bit
 (41 8)  (221 440)  (221 440)  LC_4 Logic Functioning bit
 (43 8)  (223 440)  (223 440)  LC_4 Logic Functioning bit
 (45 8)  (225 440)  (225 440)  LC_4 Logic Functioning bit
 (18 9)  (198 441)  (198 441)  routing T_4_27.sp4_h_r_25 <X> T_4_27.lc_trk_g2_1
 (27 9)  (207 441)  (207 441)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 441)  (208 441)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 441)  (209 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 441)  (216 441)  LC_4 Logic Functioning bit
 (38 9)  (218 441)  (218 441)  LC_4 Logic Functioning bit
 (4 10)  (184 442)  (184 442)  routing T_4_27.sp4_v_b_6 <X> T_4_27.sp4_v_t_43
 (16 10)  (196 442)  (196 442)  routing T_4_27.sp4_v_t_16 <X> T_4_27.lc_trk_g2_5
 (17 10)  (197 442)  (197 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (198 442)  (198 442)  routing T_4_27.sp4_v_t_16 <X> T_4_27.lc_trk_g2_5
 (22 10)  (202 442)  (202 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (207 442)  (207 442)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 442)  (208 442)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 442)  (209 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 442)  (210 442)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 442)  (212 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 442)  (213 442)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 442)  (214 442)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 442)  (216 442)  LC_5 Logic Functioning bit
 (38 10)  (218 442)  (218 442)  LC_5 Logic Functioning bit
 (41 10)  (221 442)  (221 442)  LC_5 Logic Functioning bit
 (43 10)  (223 442)  (223 442)  LC_5 Logic Functioning bit
 (45 10)  (225 442)  (225 442)  LC_5 Logic Functioning bit
 (21 11)  (201 443)  (201 443)  routing T_4_27.sp4_r_v_b_39 <X> T_4_27.lc_trk_g2_7
 (28 11)  (208 443)  (208 443)  routing T_4_27.lc_trk_g2_1 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 443)  (209 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (217 443)  (217 443)  LC_5 Logic Functioning bit
 (39 11)  (219 443)  (219 443)  LC_5 Logic Functioning bit
 (41 11)  (221 443)  (221 443)  LC_5 Logic Functioning bit
 (43 11)  (223 443)  (223 443)  LC_5 Logic Functioning bit
 (17 12)  (197 444)  (197 444)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (198 444)  (198 444)  routing T_4_27.bnl_op_1 <X> T_4_27.lc_trk_g3_1
 (25 12)  (205 444)  (205 444)  routing T_4_27.wire_logic_cluster/lc_2/out <X> T_4_27.lc_trk_g3_2
 (28 12)  (208 444)  (208 444)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 444)  (209 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 444)  (210 444)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (35 12)  (215 444)  (215 444)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.input_2_6
 (36 12)  (216 444)  (216 444)  LC_6 Logic Functioning bit
 (37 12)  (217 444)  (217 444)  LC_6 Logic Functioning bit
 (38 12)  (218 444)  (218 444)  LC_6 Logic Functioning bit
 (41 12)  (221 444)  (221 444)  LC_6 Logic Functioning bit
 (42 12)  (222 444)  (222 444)  LC_6 Logic Functioning bit
 (43 12)  (223 444)  (223 444)  LC_6 Logic Functioning bit
 (45 12)  (225 444)  (225 444)  LC_6 Logic Functioning bit
 (14 13)  (194 445)  (194 445)  routing T_4_27.sp4_h_r_24 <X> T_4_27.lc_trk_g3_0
 (15 13)  (195 445)  (195 445)  routing T_4_27.sp4_h_r_24 <X> T_4_27.lc_trk_g3_0
 (16 13)  (196 445)  (196 445)  routing T_4_27.sp4_h_r_24 <X> T_4_27.lc_trk_g3_0
 (17 13)  (197 445)  (197 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (198 445)  (198 445)  routing T_4_27.bnl_op_1 <X> T_4_27.lc_trk_g3_1
 (22 13)  (202 445)  (202 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (207 445)  (207 445)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 445)  (208 445)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 445)  (209 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 445)  (210 445)  routing T_4_27.lc_trk_g2_7 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 445)  (212 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (215 445)  (215 445)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.input_2_6
 (36 13)  (216 445)  (216 445)  LC_6 Logic Functioning bit
 (43 13)  (223 445)  (223 445)  LC_6 Logic Functioning bit
 (14 14)  (194 446)  (194 446)  routing T_4_27.sp4_v_t_17 <X> T_4_27.lc_trk_g3_4
 (17 14)  (197 446)  (197 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (198 446)  (198 446)  routing T_4_27.wire_logic_cluster/lc_5/out <X> T_4_27.lc_trk_g3_5
 (25 14)  (205 446)  (205 446)  routing T_4_27.sp4_v_b_38 <X> T_4_27.lc_trk_g3_6
 (27 14)  (207 446)  (207 446)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 446)  (209 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 446)  (210 446)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 446)  (212 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 446)  (213 446)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 446)  (214 446)  routing T_4_27.lc_trk_g3_1 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 446)  (216 446)  LC_7 Logic Functioning bit
 (38 14)  (218 446)  (218 446)  LC_7 Logic Functioning bit
 (41 14)  (221 446)  (221 446)  LC_7 Logic Functioning bit
 (43 14)  (223 446)  (223 446)  LC_7 Logic Functioning bit
 (45 14)  (225 446)  (225 446)  LC_7 Logic Functioning bit
 (4 15)  (184 447)  (184 447)  routing T_4_27.sp4_v_b_4 <X> T_4_27.sp4_h_l_44
 (16 15)  (196 447)  (196 447)  routing T_4_27.sp4_v_t_17 <X> T_4_27.lc_trk_g3_4
 (17 15)  (197 447)  (197 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (202 447)  (202 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (203 447)  (203 447)  routing T_4_27.sp4_v_b_38 <X> T_4_27.lc_trk_g3_6
 (25 15)  (205 447)  (205 447)  routing T_4_27.sp4_v_b_38 <X> T_4_27.lc_trk_g3_6
 (26 15)  (206 447)  (206 447)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 447)  (208 447)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 447)  (209 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 447)  (210 447)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (37 15)  (217 447)  (217 447)  LC_7 Logic Functioning bit
 (39 15)  (219 447)  (219 447)  LC_7 Logic Functioning bit
 (41 15)  (221 447)  (221 447)  LC_7 Logic Functioning bit
 (43 15)  (223 447)  (223 447)  LC_7 Logic Functioning bit
 (52 15)  (232 447)  (232 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_5_27

 (21 0)  (255 432)  (255 432)  routing T_5_27.lft_op_3 <X> T_5_27.lc_trk_g0_3
 (22 0)  (256 432)  (256 432)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (258 432)  (258 432)  routing T_5_27.lft_op_3 <X> T_5_27.lc_trk_g0_3
 (29 0)  (263 432)  (263 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 432)  (265 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 432)  (266 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 432)  (267 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 432)  (268 432)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 432)  (269 432)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.input_2_0
 (36 0)  (270 432)  (270 432)  LC_0 Logic Functioning bit
 (37 0)  (271 432)  (271 432)  LC_0 Logic Functioning bit
 (38 0)  (272 432)  (272 432)  LC_0 Logic Functioning bit
 (41 0)  (275 432)  (275 432)  LC_0 Logic Functioning bit
 (43 0)  (277 432)  (277 432)  LC_0 Logic Functioning bit
 (10 1)  (244 433)  (244 433)  routing T_5_27.sp4_h_r_8 <X> T_5_27.sp4_v_b_1
 (22 1)  (256 433)  (256 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 433)  (257 433)  routing T_5_27.sp4_v_b_18 <X> T_5_27.lc_trk_g0_2
 (24 1)  (258 433)  (258 433)  routing T_5_27.sp4_v_b_18 <X> T_5_27.lc_trk_g0_2
 (26 1)  (260 433)  (260 433)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 433)  (263 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 433)  (264 433)  routing T_5_27.lc_trk_g0_3 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 433)  (265 433)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 433)  (266 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (268 433)  (268 433)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.input_2_0
 (35 1)  (269 433)  (269 433)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.input_2_0
 (36 1)  (270 433)  (270 433)  LC_0 Logic Functioning bit
 (40 1)  (274 433)  (274 433)  LC_0 Logic Functioning bit
 (42 1)  (276 433)  (276 433)  LC_0 Logic Functioning bit
 (0 2)  (234 434)  (234 434)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (237 434)  (237 434)  routing T_5_27.sp12_v_t_23 <X> T_5_27.sp12_h_l_23
 (5 2)  (239 434)  (239 434)  routing T_5_27.sp4_v_t_37 <X> T_5_27.sp4_h_l_37
 (15 2)  (249 434)  (249 434)  routing T_5_27.bot_op_5 <X> T_5_27.lc_trk_g0_5
 (17 2)  (251 434)  (251 434)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (256 434)  (256 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (257 434)  (257 434)  routing T_5_27.sp4_v_b_23 <X> T_5_27.lc_trk_g0_7
 (24 2)  (258 434)  (258 434)  routing T_5_27.sp4_v_b_23 <X> T_5_27.lc_trk_g0_7
 (25 2)  (259 434)  (259 434)  routing T_5_27.wire_logic_cluster/lc_6/out <X> T_5_27.lc_trk_g0_6
 (26 2)  (260 434)  (260 434)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 434)  (261 434)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 434)  (262 434)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 434)  (267 434)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 434)  (268 434)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 434)  (270 434)  LC_1 Logic Functioning bit
 (37 2)  (271 434)  (271 434)  LC_1 Logic Functioning bit
 (43 2)  (277 434)  (277 434)  LC_1 Logic Functioning bit
 (50 2)  (284 434)  (284 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (6 3)  (240 435)  (240 435)  routing T_5_27.sp4_v_t_37 <X> T_5_27.sp4_h_l_37
 (14 3)  (248 435)  (248 435)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g0_4
 (15 3)  (249 435)  (249 435)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g0_4
 (16 3)  (250 435)  (250 435)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g0_4
 (17 3)  (251 435)  (251 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (256 435)  (256 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (260 435)  (260 435)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 435)  (261 435)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 435)  (262 435)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 435)  (263 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 435)  (264 435)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 435)  (270 435)  LC_1 Logic Functioning bit
 (37 3)  (271 435)  (271 435)  LC_1 Logic Functioning bit
 (38 3)  (272 435)  (272 435)  LC_1 Logic Functioning bit
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (42 3)  (276 435)  (276 435)  LC_1 Logic Functioning bit
 (8 5)  (242 437)  (242 437)  routing T_5_27.sp4_v_t_36 <X> T_5_27.sp4_v_b_4
 (10 5)  (244 437)  (244 437)  routing T_5_27.sp4_v_t_36 <X> T_5_27.sp4_v_b_4
 (22 5)  (256 437)  (256 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (257 437)  (257 437)  routing T_5_27.sp4_h_r_2 <X> T_5_27.lc_trk_g1_2
 (24 5)  (258 437)  (258 437)  routing T_5_27.sp4_h_r_2 <X> T_5_27.lc_trk_g1_2
 (25 5)  (259 437)  (259 437)  routing T_5_27.sp4_h_r_2 <X> T_5_27.lc_trk_g1_2
 (5 6)  (239 438)  (239 438)  routing T_5_27.sp4_v_t_44 <X> T_5_27.sp4_h_l_38
 (8 6)  (242 438)  (242 438)  routing T_5_27.sp4_v_t_47 <X> T_5_27.sp4_h_l_41
 (9 6)  (243 438)  (243 438)  routing T_5_27.sp4_v_t_47 <X> T_5_27.sp4_h_l_41
 (10 6)  (244 438)  (244 438)  routing T_5_27.sp4_v_t_47 <X> T_5_27.sp4_h_l_41
 (11 6)  (245 438)  (245 438)  routing T_5_27.sp4_v_b_9 <X> T_5_27.sp4_v_t_40
 (13 6)  (247 438)  (247 438)  routing T_5_27.sp4_v_b_9 <X> T_5_27.sp4_v_t_40
 (14 6)  (248 438)  (248 438)  routing T_5_27.wire_logic_cluster/lc_4/out <X> T_5_27.lc_trk_g1_4
 (17 6)  (251 438)  (251 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 438)  (252 438)  routing T_5_27.wire_logic_cluster/lc_5/out <X> T_5_27.lc_trk_g1_5
 (22 6)  (256 438)  (256 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 438)  (258 438)  routing T_5_27.bot_op_7 <X> T_5_27.lc_trk_g1_7
 (25 6)  (259 438)  (259 438)  routing T_5_27.lft_op_6 <X> T_5_27.lc_trk_g1_6
 (26 6)  (260 438)  (260 438)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 438)  (262 438)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 438)  (263 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 438)  (264 438)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (269 438)  (269 438)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (36 6)  (270 438)  (270 438)  LC_3 Logic Functioning bit
 (38 6)  (272 438)  (272 438)  LC_3 Logic Functioning bit
 (39 6)  (273 438)  (273 438)  LC_3 Logic Functioning bit
 (43 6)  (277 438)  (277 438)  LC_3 Logic Functioning bit
 (4 7)  (238 439)  (238 439)  routing T_5_27.sp4_v_t_44 <X> T_5_27.sp4_h_l_38
 (6 7)  (240 439)  (240 439)  routing T_5_27.sp4_v_t_44 <X> T_5_27.sp4_h_l_38
 (9 7)  (243 439)  (243 439)  routing T_5_27.sp4_v_b_8 <X> T_5_27.sp4_v_t_41
 (10 7)  (244 439)  (244 439)  routing T_5_27.sp4_v_b_8 <X> T_5_27.sp4_v_t_41
 (17 7)  (251 439)  (251 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 439)  (256 439)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (258 439)  (258 439)  routing T_5_27.lft_op_6 <X> T_5_27.lc_trk_g1_6
 (26 7)  (260 439)  (260 439)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 439)  (261 439)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 439)  (263 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 439)  (264 439)  routing T_5_27.lc_trk_g2_6 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 439)  (265 439)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 439)  (266 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (267 439)  (267 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (34 7)  (268 439)  (268 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (35 7)  (269 439)  (269 439)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.input_2_3
 (37 7)  (271 439)  (271 439)  LC_3 Logic Functioning bit
 (38 7)  (272 439)  (272 439)  LC_3 Logic Functioning bit
 (39 7)  (273 439)  (273 439)  LC_3 Logic Functioning bit
 (43 7)  (277 439)  (277 439)  LC_3 Logic Functioning bit
 (48 7)  (282 439)  (282 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (260 440)  (260 440)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 440)  (263 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 440)  (264 440)  routing T_5_27.lc_trk_g0_5 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 440)  (265 440)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (269 440)  (269 440)  routing T_5_27.lc_trk_g0_4 <X> T_5_27.input_2_4
 (42 8)  (276 440)  (276 440)  LC_4 Logic Functioning bit
 (27 9)  (261 441)  (261 441)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 441)  (262 441)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 441)  (263 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 441)  (265 441)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 441)  (266 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (271 441)  (271 441)  LC_4 Logic Functioning bit
 (39 9)  (273 441)  (273 441)  LC_4 Logic Functioning bit
 (40 9)  (274 441)  (274 441)  LC_4 Logic Functioning bit
 (42 9)  (276 441)  (276 441)  LC_4 Logic Functioning bit
 (43 9)  (277 441)  (277 441)  LC_4 Logic Functioning bit
 (5 10)  (239 442)  (239 442)  routing T_5_27.sp4_v_t_43 <X> T_5_27.sp4_h_l_43
 (25 10)  (259 442)  (259 442)  routing T_5_27.bnl_op_6 <X> T_5_27.lc_trk_g2_6
 (31 10)  (265 442)  (265 442)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 442)  (266 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 442)  (268 442)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 442)  (270 442)  LC_5 Logic Functioning bit
 (37 10)  (271 442)  (271 442)  LC_5 Logic Functioning bit
 (39 10)  (273 442)  (273 442)  LC_5 Logic Functioning bit
 (42 10)  (276 442)  (276 442)  LC_5 Logic Functioning bit
 (43 10)  (277 442)  (277 442)  LC_5 Logic Functioning bit
 (45 10)  (279 442)  (279 442)  LC_5 Logic Functioning bit
 (50 10)  (284 442)  (284 442)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (240 443)  (240 443)  routing T_5_27.sp4_v_t_43 <X> T_5_27.sp4_h_l_43
 (22 11)  (256 443)  (256 443)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (259 443)  (259 443)  routing T_5_27.bnl_op_6 <X> T_5_27.lc_trk_g2_6
 (26 11)  (260 443)  (260 443)  routing T_5_27.lc_trk_g1_2 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 443)  (261 443)  routing T_5_27.lc_trk_g1_2 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 443)  (263 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 443)  (270 443)  LC_5 Logic Functioning bit
 (37 11)  (271 443)  (271 443)  LC_5 Logic Functioning bit
 (38 11)  (272 443)  (272 443)  LC_5 Logic Functioning bit
 (42 11)  (276 443)  (276 443)  LC_5 Logic Functioning bit
 (43 11)  (277 443)  (277 443)  LC_5 Logic Functioning bit
 (53 11)  (287 443)  (287 443)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (249 444)  (249 444)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g3_1
 (16 12)  (250 444)  (250 444)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g3_1
 (17 12)  (251 444)  (251 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (255 444)  (255 444)  routing T_5_27.rgt_op_3 <X> T_5_27.lc_trk_g3_3
 (22 12)  (256 444)  (256 444)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (258 444)  (258 444)  routing T_5_27.rgt_op_3 <X> T_5_27.lc_trk_g3_3
 (26 12)  (260 444)  (260 444)  routing T_5_27.lc_trk_g0_6 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 444)  (261 444)  routing T_5_27.lc_trk_g1_2 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 444)  (263 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 444)  (265 444)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 444)  (266 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 444)  (268 444)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 444)  (270 444)  LC_6 Logic Functioning bit
 (37 12)  (271 444)  (271 444)  LC_6 Logic Functioning bit
 (38 12)  (272 444)  (272 444)  LC_6 Logic Functioning bit
 (39 12)  (273 444)  (273 444)  LC_6 Logic Functioning bit
 (45 12)  (279 444)  (279 444)  LC_6 Logic Functioning bit
 (51 12)  (285 444)  (285 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (243 445)  (243 445)  routing T_5_27.sp4_v_t_39 <X> T_5_27.sp4_v_b_10
 (10 13)  (244 445)  (244 445)  routing T_5_27.sp4_v_t_39 <X> T_5_27.sp4_v_b_10
 (18 13)  (252 445)  (252 445)  routing T_5_27.sp4_h_r_25 <X> T_5_27.lc_trk_g3_1
 (26 13)  (260 445)  (260 445)  routing T_5_27.lc_trk_g0_6 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 445)  (263 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 445)  (264 445)  routing T_5_27.lc_trk_g1_2 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 445)  (270 445)  LC_6 Logic Functioning bit
 (37 13)  (271 445)  (271 445)  LC_6 Logic Functioning bit
 (38 13)  (272 445)  (272 445)  LC_6 Logic Functioning bit
 (39 13)  (273 445)  (273 445)  LC_6 Logic Functioning bit
 (40 13)  (274 445)  (274 445)  LC_6 Logic Functioning bit
 (42 13)  (276 445)  (276 445)  LC_6 Logic Functioning bit
 (17 14)  (251 446)  (251 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (13 15)  (247 447)  (247 447)  routing T_5_27.sp4_v_b_6 <X> T_5_27.sp4_h_l_46
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_6_27

 (21 0)  (309 432)  (309 432)  routing T_6_27.wire_logic_cluster/lc_3/out <X> T_6_27.lc_trk_g0_3
 (22 0)  (310 432)  (310 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 432)  (314 432)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 432)  (315 432)  routing T_6_27.lc_trk_g1_0 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 432)  (317 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 432)  (320 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 432)  (321 432)  routing T_6_27.lc_trk_g2_1 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 432)  (324 432)  LC_0 Logic Functioning bit
 (38 0)  (326 432)  (326 432)  LC_0 Logic Functioning bit
 (45 0)  (333 432)  (333 432)  LC_0 Logic Functioning bit
 (47 0)  (335 432)  (335 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (300 433)  (300 433)  routing T_6_27.sp4_h_r_2 <X> T_6_27.sp4_v_b_2
 (27 1)  (315 433)  (315 433)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 433)  (316 433)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 433)  (317 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 433)  (324 433)  LC_0 Logic Functioning bit
 (37 1)  (325 433)  (325 433)  LC_0 Logic Functioning bit
 (38 1)  (326 433)  (326 433)  LC_0 Logic Functioning bit
 (39 1)  (327 433)  (327 433)  LC_0 Logic Functioning bit
 (41 1)  (329 433)  (329 433)  LC_0 Logic Functioning bit
 (43 1)  (331 433)  (331 433)  LC_0 Logic Functioning bit
 (0 2)  (288 434)  (288 434)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (2 2)  (290 434)  (290 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (296 434)  (296 434)  routing T_6_27.sp4_v_t_42 <X> T_6_27.sp4_h_l_36
 (9 2)  (297 434)  (297 434)  routing T_6_27.sp4_v_t_42 <X> T_6_27.sp4_h_l_36
 (10 2)  (298 434)  (298 434)  routing T_6_27.sp4_v_t_42 <X> T_6_27.sp4_h_l_36
 (25 2)  (313 434)  (313 434)  routing T_6_27.sp12_h_l_5 <X> T_6_27.lc_trk_g0_6
 (0 3)  (288 435)  (288 435)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (22 3)  (310 435)  (310 435)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (312 435)  (312 435)  routing T_6_27.sp12_h_l_5 <X> T_6_27.lc_trk_g0_6
 (25 3)  (313 435)  (313 435)  routing T_6_27.sp12_h_l_5 <X> T_6_27.lc_trk_g0_6
 (14 4)  (302 436)  (302 436)  routing T_6_27.wire_logic_cluster/lc_0/out <X> T_6_27.lc_trk_g1_0
 (21 4)  (309 436)  (309 436)  routing T_6_27.sp4_h_r_19 <X> T_6_27.lc_trk_g1_3
 (22 4)  (310 436)  (310 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (311 436)  (311 436)  routing T_6_27.sp4_h_r_19 <X> T_6_27.lc_trk_g1_3
 (24 4)  (312 436)  (312 436)  routing T_6_27.sp4_h_r_19 <X> T_6_27.lc_trk_g1_3
 (26 4)  (314 436)  (314 436)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 436)  (315 436)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 436)  (316 436)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 436)  (317 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 436)  (319 436)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 436)  (322 436)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 436)  (324 436)  LC_2 Logic Functioning bit
 (37 4)  (325 436)  (325 436)  LC_2 Logic Functioning bit
 (38 4)  (326 436)  (326 436)  LC_2 Logic Functioning bit
 (39 4)  (327 436)  (327 436)  LC_2 Logic Functioning bit
 (45 4)  (333 436)  (333 436)  LC_2 Logic Functioning bit
 (17 5)  (305 437)  (305 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (309 437)  (309 437)  routing T_6_27.sp4_h_r_19 <X> T_6_27.lc_trk_g1_3
 (26 5)  (314 437)  (314 437)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 437)  (317 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 437)  (318 437)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 437)  (324 437)  LC_2 Logic Functioning bit
 (37 5)  (325 437)  (325 437)  LC_2 Logic Functioning bit
 (38 5)  (326 437)  (326 437)  LC_2 Logic Functioning bit
 (39 5)  (327 437)  (327 437)  LC_2 Logic Functioning bit
 (41 5)  (329 437)  (329 437)  LC_2 Logic Functioning bit
 (43 5)  (331 437)  (331 437)  LC_2 Logic Functioning bit
 (51 5)  (339 437)  (339 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (293 438)  (293 438)  routing T_6_27.sp4_v_t_38 <X> T_6_27.sp4_h_l_38
 (12 6)  (300 438)  (300 438)  routing T_6_27.sp4_v_t_46 <X> T_6_27.sp4_h_l_40
 (14 6)  (302 438)  (302 438)  routing T_6_27.lft_op_4 <X> T_6_27.lc_trk_g1_4
 (21 6)  (309 438)  (309 438)  routing T_6_27.wire_logic_cluster/lc_7/out <X> T_6_27.lc_trk_g1_7
 (22 6)  (310 438)  (310 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (315 438)  (315 438)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 438)  (316 438)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 438)  (317 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 438)  (318 438)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 438)  (319 438)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 438)  (320 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 438)  (321 438)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 438)  (324 438)  LC_3 Logic Functioning bit
 (38 6)  (326 438)  (326 438)  LC_3 Logic Functioning bit
 (41 6)  (329 438)  (329 438)  LC_3 Logic Functioning bit
 (43 6)  (331 438)  (331 438)  LC_3 Logic Functioning bit
 (45 6)  (333 438)  (333 438)  LC_3 Logic Functioning bit
 (6 7)  (294 439)  (294 439)  routing T_6_27.sp4_v_t_38 <X> T_6_27.sp4_h_l_38
 (11 7)  (299 439)  (299 439)  routing T_6_27.sp4_v_t_46 <X> T_6_27.sp4_h_l_40
 (13 7)  (301 439)  (301 439)  routing T_6_27.sp4_v_t_46 <X> T_6_27.sp4_h_l_40
 (15 7)  (303 439)  (303 439)  routing T_6_27.lft_op_4 <X> T_6_27.lc_trk_g1_4
 (17 7)  (305 439)  (305 439)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (314 439)  (314 439)  routing T_6_27.lc_trk_g0_3 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 439)  (317 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 439)  (318 439)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 439)  (319 439)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 439)  (324 439)  LC_3 Logic Functioning bit
 (38 7)  (326 439)  (326 439)  LC_3 Logic Functioning bit
 (40 7)  (328 439)  (328 439)  LC_3 Logic Functioning bit
 (42 7)  (330 439)  (330 439)  LC_3 Logic Functioning bit
 (6 8)  (294 440)  (294 440)  routing T_6_27.sp4_v_t_38 <X> T_6_27.sp4_v_b_6
 (15 8)  (303 440)  (303 440)  routing T_6_27.rgt_op_1 <X> T_6_27.lc_trk_g2_1
 (17 8)  (305 440)  (305 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 440)  (306 440)  routing T_6_27.rgt_op_1 <X> T_6_27.lc_trk_g2_1
 (5 9)  (293 441)  (293 441)  routing T_6_27.sp4_v_t_38 <X> T_6_27.sp4_v_b_6
 (5 10)  (293 442)  (293 442)  routing T_6_27.sp4_v_t_43 <X> T_6_27.sp4_h_l_43
 (17 10)  (305 442)  (305 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 442)  (306 442)  routing T_6_27.wire_logic_cluster/lc_5/out <X> T_6_27.lc_trk_g2_5
 (22 10)  (310 442)  (310 442)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (312 442)  (312 442)  routing T_6_27.tnr_op_7 <X> T_6_27.lc_trk_g2_7
 (26 10)  (314 442)  (314 442)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 442)  (315 442)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 442)  (317 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 442)  (319 442)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 442)  (320 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 442)  (321 442)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 442)  (322 442)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 442)  (324 442)  LC_5 Logic Functioning bit
 (38 10)  (326 442)  (326 442)  LC_5 Logic Functioning bit
 (41 10)  (329 442)  (329 442)  LC_5 Logic Functioning bit
 (43 10)  (331 442)  (331 442)  LC_5 Logic Functioning bit
 (45 10)  (333 442)  (333 442)  LC_5 Logic Functioning bit
 (51 10)  (339 442)  (339 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (340 442)  (340 442)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (294 443)  (294 443)  routing T_6_27.sp4_v_t_43 <X> T_6_27.sp4_h_l_43
 (22 11)  (310 443)  (310 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (311 443)  (311 443)  routing T_6_27.sp4_h_r_30 <X> T_6_27.lc_trk_g2_6
 (24 11)  (312 443)  (312 443)  routing T_6_27.sp4_h_r_30 <X> T_6_27.lc_trk_g2_6
 (25 11)  (313 443)  (313 443)  routing T_6_27.sp4_h_r_30 <X> T_6_27.lc_trk_g2_6
 (28 11)  (316 443)  (316 443)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 443)  (317 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 443)  (318 443)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (324 443)  (324 443)  LC_5 Logic Functioning bit
 (38 11)  (326 443)  (326 443)  LC_5 Logic Functioning bit
 (40 11)  (328 443)  (328 443)  LC_5 Logic Functioning bit
 (42 11)  (330 443)  (330 443)  LC_5 Logic Functioning bit
 (25 12)  (313 444)  (313 444)  routing T_6_27.wire_logic_cluster/lc_2/out <X> T_6_27.lc_trk_g3_2
 (26 12)  (314 444)  (314 444)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (31 12)  (319 444)  (319 444)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 444)  (320 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 444)  (321 444)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 444)  (322 444)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 444)  (323 444)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.input_2_6
 (36 12)  (324 444)  (324 444)  LC_6 Logic Functioning bit
 (38 12)  (326 444)  (326 444)  LC_6 Logic Functioning bit
 (39 12)  (327 444)  (327 444)  LC_6 Logic Functioning bit
 (43 12)  (331 444)  (331 444)  LC_6 Logic Functioning bit
 (45 12)  (333 444)  (333 444)  LC_6 Logic Functioning bit
 (22 13)  (310 445)  (310 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 445)  (314 445)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 445)  (315 445)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 445)  (317 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 445)  (319 445)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 445)  (320 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (321 445)  (321 445)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.input_2_6
 (34 13)  (322 445)  (322 445)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.input_2_6
 (37 13)  (325 445)  (325 445)  LC_6 Logic Functioning bit
 (38 13)  (326 445)  (326 445)  LC_6 Logic Functioning bit
 (39 13)  (327 445)  (327 445)  LC_6 Logic Functioning bit
 (42 13)  (330 445)  (330 445)  LC_6 Logic Functioning bit
 (53 13)  (341 445)  (341 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (296 446)  (296 446)  routing T_6_27.sp4_v_t_41 <X> T_6_27.sp4_h_l_47
 (9 14)  (297 446)  (297 446)  routing T_6_27.sp4_v_t_41 <X> T_6_27.sp4_h_l_47
 (10 14)  (298 446)  (298 446)  routing T_6_27.sp4_v_t_41 <X> T_6_27.sp4_h_l_47
 (15 14)  (303 446)  (303 446)  routing T_6_27.sp4_h_r_45 <X> T_6_27.lc_trk_g3_5
 (16 14)  (304 446)  (304 446)  routing T_6_27.sp4_h_r_45 <X> T_6_27.lc_trk_g3_5
 (17 14)  (305 446)  (305 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 446)  (306 446)  routing T_6_27.sp4_h_r_45 <X> T_6_27.lc_trk_g3_5
 (19 14)  (307 446)  (307 446)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (310 446)  (310 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (311 446)  (311 446)  routing T_6_27.sp4_v_b_47 <X> T_6_27.lc_trk_g3_7
 (24 14)  (312 446)  (312 446)  routing T_6_27.sp4_v_b_47 <X> T_6_27.lc_trk_g3_7
 (25 14)  (313 446)  (313 446)  routing T_6_27.wire_logic_cluster/lc_6/out <X> T_6_27.lc_trk_g3_6
 (26 14)  (314 446)  (314 446)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 446)  (315 446)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 446)  (316 446)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 446)  (317 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 446)  (318 446)  routing T_6_27.lc_trk_g3_5 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 446)  (319 446)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 446)  (320 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 446)  (322 446)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 446)  (324 446)  LC_7 Logic Functioning bit
 (37 14)  (325 446)  (325 446)  LC_7 Logic Functioning bit
 (38 14)  (326 446)  (326 446)  LC_7 Logic Functioning bit
 (39 14)  (327 446)  (327 446)  LC_7 Logic Functioning bit
 (41 14)  (329 446)  (329 446)  LC_7 Logic Functioning bit
 (43 14)  (331 446)  (331 446)  LC_7 Logic Functioning bit
 (45 14)  (333 446)  (333 446)  LC_7 Logic Functioning bit
 (18 15)  (306 447)  (306 447)  routing T_6_27.sp4_h_r_45 <X> T_6_27.lc_trk_g3_5
 (22 15)  (310 447)  (310 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 447)  (314 447)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 447)  (316 447)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 447)  (317 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 447)  (319 447)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 447)  (325 447)  LC_7 Logic Functioning bit
 (39 15)  (327 447)  (327 447)  LC_7 Logic Functioning bit


LogicTile_7_27

 (25 0)  (367 432)  (367 432)  routing T_7_27.sp4_v_b_2 <X> T_7_27.lc_trk_g0_2
 (22 1)  (364 433)  (364 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (365 433)  (365 433)  routing T_7_27.sp4_v_b_2 <X> T_7_27.lc_trk_g0_2
 (0 2)  (342 434)  (342 434)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (344 434)  (344 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (357 434)  (357 434)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g0_5
 (16 2)  (358 434)  (358 434)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g0_5
 (17 2)  (359 434)  (359 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (368 434)  (368 434)  routing T_7_27.lc_trk_g0_5 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 434)  (369 434)  routing T_7_27.lc_trk_g1_1 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 434)  (371 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 434)  (374 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 434)  (375 434)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 434)  (376 434)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 434)  (378 434)  LC_1 Logic Functioning bit
 (38 2)  (380 434)  (380 434)  LC_1 Logic Functioning bit
 (45 2)  (387 434)  (387 434)  LC_1 Logic Functioning bit
 (0 3)  (342 435)  (342 435)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (18 3)  (360 435)  (360 435)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g0_5
 (29 3)  (371 435)  (371 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 435)  (378 435)  LC_1 Logic Functioning bit
 (37 3)  (379 435)  (379 435)  LC_1 Logic Functioning bit
 (38 3)  (380 435)  (380 435)  LC_1 Logic Functioning bit
 (39 3)  (381 435)  (381 435)  LC_1 Logic Functioning bit
 (41 3)  (383 435)  (383 435)  LC_1 Logic Functioning bit
 (43 3)  (385 435)  (385 435)  LC_1 Logic Functioning bit
 (17 4)  (359 436)  (359 436)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 436)  (360 436)  routing T_7_27.wire_logic_cluster/lc_1/out <X> T_7_27.lc_trk_g1_1
 (21 4)  (363 436)  (363 436)  routing T_7_27.wire_logic_cluster/lc_3/out <X> T_7_27.lc_trk_g1_3
 (22 4)  (364 436)  (364 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (368 436)  (368 436)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 436)  (369 436)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 436)  (370 436)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 436)  (371 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 436)  (373 436)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 436)  (374 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 436)  (375 436)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 436)  (376 436)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 436)  (378 436)  LC_2 Logic Functioning bit
 (38 4)  (380 436)  (380 436)  LC_2 Logic Functioning bit
 (45 4)  (387 436)  (387 436)  LC_2 Logic Functioning bit
 (52 4)  (394 436)  (394 436)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (369 437)  (369 437)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 437)  (371 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 437)  (372 437)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 437)  (373 437)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 437)  (378 437)  LC_2 Logic Functioning bit
 (37 5)  (379 437)  (379 437)  LC_2 Logic Functioning bit
 (38 5)  (380 437)  (380 437)  LC_2 Logic Functioning bit
 (39 5)  (381 437)  (381 437)  LC_2 Logic Functioning bit
 (41 5)  (383 437)  (383 437)  LC_2 Logic Functioning bit
 (43 5)  (385 437)  (385 437)  LC_2 Logic Functioning bit
 (8 6)  (350 438)  (350 438)  routing T_7_27.sp4_h_r_8 <X> T_7_27.sp4_h_l_41
 (10 6)  (352 438)  (352 438)  routing T_7_27.sp4_h_r_8 <X> T_7_27.sp4_h_l_41
 (13 6)  (355 438)  (355 438)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_v_t_40
 (14 6)  (356 438)  (356 438)  routing T_7_27.wire_logic_cluster/lc_4/out <X> T_7_27.lc_trk_g1_4
 (15 6)  (357 438)  (357 438)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g1_5
 (16 6)  (358 438)  (358 438)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g1_5
 (17 6)  (359 438)  (359 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (368 438)  (368 438)  routing T_7_27.lc_trk_g0_5 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 438)  (371 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 438)  (374 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 438)  (376 438)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 438)  (378 438)  LC_3 Logic Functioning bit
 (37 6)  (379 438)  (379 438)  LC_3 Logic Functioning bit
 (38 6)  (380 438)  (380 438)  LC_3 Logic Functioning bit
 (39 6)  (381 438)  (381 438)  LC_3 Logic Functioning bit
 (41 6)  (383 438)  (383 438)  LC_3 Logic Functioning bit
 (43 6)  (385 438)  (385 438)  LC_3 Logic Functioning bit
 (45 6)  (387 438)  (387 438)  LC_3 Logic Functioning bit
 (46 6)  (388 438)  (388 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (393 438)  (393 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (12 7)  (354 439)  (354 439)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_v_t_40
 (17 7)  (359 439)  (359 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (360 439)  (360 439)  routing T_7_27.sp4_h_r_5 <X> T_7_27.lc_trk_g1_5
 (29 7)  (371 439)  (371 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 439)  (372 439)  routing T_7_27.lc_trk_g0_2 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 439)  (373 439)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 439)  (378 439)  LC_3 Logic Functioning bit
 (38 7)  (380 439)  (380 439)  LC_3 Logic Functioning bit
 (48 7)  (390 439)  (390 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (369 440)  (369 440)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 440)  (371 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 440)  (372 440)  routing T_7_27.lc_trk_g1_4 <X> T_7_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 440)  (373 440)  routing T_7_27.lc_trk_g0_5 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 440)  (374 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 440)  (378 440)  LC_4 Logic Functioning bit
 (38 8)  (380 440)  (380 440)  LC_4 Logic Functioning bit
 (41 8)  (383 440)  (383 440)  LC_4 Logic Functioning bit
 (43 8)  (385 440)  (385 440)  LC_4 Logic Functioning bit
 (45 8)  (387 440)  (387 440)  LC_4 Logic Functioning bit
 (46 8)  (388 440)  (388 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (368 441)  (368 441)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 441)  (369 441)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 441)  (370 441)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 441)  (371 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (379 441)  (379 441)  LC_4 Logic Functioning bit
 (39 9)  (381 441)  (381 441)  LC_4 Logic Functioning bit
 (41 9)  (383 441)  (383 441)  LC_4 Logic Functioning bit
 (43 9)  (385 441)  (385 441)  LC_4 Logic Functioning bit
 (46 9)  (388 441)  (388 441)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (9 10)  (351 442)  (351 442)  routing T_7_27.sp4_v_b_7 <X> T_7_27.sp4_h_l_42
 (12 10)  (354 442)  (354 442)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_h_l_45
 (13 11)  (355 443)  (355 443)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_h_l_45
 (17 12)  (359 444)  (359 444)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (360 444)  (360 444)  routing T_7_27.bnl_op_1 <X> T_7_27.lc_trk_g3_1
 (21 12)  (363 444)  (363 444)  routing T_7_27.bnl_op_3 <X> T_7_27.lc_trk_g3_3
 (22 12)  (364 444)  (364 444)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (367 444)  (367 444)  routing T_7_27.wire_logic_cluster/lc_2/out <X> T_7_27.lc_trk_g3_2
 (4 13)  (346 445)  (346 445)  routing T_7_27.sp4_v_t_41 <X> T_7_27.sp4_h_r_9
 (10 13)  (352 445)  (352 445)  routing T_7_27.sp4_h_r_5 <X> T_7_27.sp4_v_b_10
 (12 13)  (354 445)  (354 445)  routing T_7_27.sp4_h_r_11 <X> T_7_27.sp4_v_b_11
 (18 13)  (360 445)  (360 445)  routing T_7_27.bnl_op_1 <X> T_7_27.lc_trk_g3_1
 (21 13)  (363 445)  (363 445)  routing T_7_27.bnl_op_3 <X> T_7_27.lc_trk_g3_3
 (22 13)  (364 445)  (364 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (11 14)  (353 446)  (353 446)  routing T_7_27.sp4_v_b_8 <X> T_7_27.sp4_v_t_46
 (25 14)  (367 446)  (367 446)  routing T_7_27.sp4_v_b_38 <X> T_7_27.lc_trk_g3_6
 (12 15)  (354 447)  (354 447)  routing T_7_27.sp4_v_b_8 <X> T_7_27.sp4_v_t_46
 (22 15)  (364 447)  (364 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 447)  (365 447)  routing T_7_27.sp4_v_b_38 <X> T_7_27.lc_trk_g3_6
 (25 15)  (367 447)  (367 447)  routing T_7_27.sp4_v_b_38 <X> T_7_27.lc_trk_g3_6


RAM_Tile_8_27

 (4 8)  (400 440)  (400 440)  routing T_8_27.sp4_h_l_43 <X> T_8_27.sp4_v_b_6
 (5 9)  (401 441)  (401 441)  routing T_8_27.sp4_h_l_43 <X> T_8_27.sp4_v_b_6


LogicTile_9_27

 (13 0)  (451 432)  (451 432)  routing T_9_27.sp4_h_l_39 <X> T_9_27.sp4_v_b_2
 (15 0)  (453 432)  (453 432)  routing T_9_27.bot_op_1 <X> T_9_27.lc_trk_g0_1
 (17 0)  (455 432)  (455 432)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (464 432)  (464 432)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 432)  (465 432)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 432)  (466 432)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 432)  (468 432)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 432)  (472 432)  routing T_9_27.lc_trk_g1_0 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 432)  (474 432)  LC_0 Logic Functioning bit
 (37 0)  (475 432)  (475 432)  LC_0 Logic Functioning bit
 (38 0)  (476 432)  (476 432)  LC_0 Logic Functioning bit
 (39 0)  (477 432)  (477 432)  LC_0 Logic Functioning bit
 (41 0)  (479 432)  (479 432)  LC_0 Logic Functioning bit
 (43 0)  (481 432)  (481 432)  LC_0 Logic Functioning bit
 (45 0)  (483 432)  (483 432)  LC_0 Logic Functioning bit
 (46 0)  (484 432)  (484 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (444 433)  (444 433)  routing T_9_27.sp4_h_l_37 <X> T_9_27.sp4_h_r_0
 (12 1)  (450 433)  (450 433)  routing T_9_27.sp4_h_l_39 <X> T_9_27.sp4_v_b_2
 (27 1)  (465 433)  (465 433)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 433)  (466 433)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 433)  (467 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 433)  (468 433)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 433)  (474 433)  LC_0 Logic Functioning bit
 (38 1)  (476 433)  (476 433)  LC_0 Logic Functioning bit
 (0 2)  (438 434)  (438 434)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (2 2)  (440 434)  (440 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (455 434)  (455 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 434)  (456 434)  routing T_9_27.wire_logic_cluster/lc_5/out <X> T_9_27.lc_trk_g0_5
 (22 2)  (460 434)  (460 434)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (461 434)  (461 434)  routing T_9_27.sp12_h_l_12 <X> T_9_27.lc_trk_g0_7
 (27 2)  (465 434)  (465 434)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 434)  (466 434)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 434)  (467 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 434)  (470 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 434)  (472 434)  routing T_9_27.lc_trk_g1_1 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 434)  (474 434)  LC_1 Logic Functioning bit
 (37 2)  (475 434)  (475 434)  LC_1 Logic Functioning bit
 (38 2)  (476 434)  (476 434)  LC_1 Logic Functioning bit
 (39 2)  (477 434)  (477 434)  LC_1 Logic Functioning bit
 (41 2)  (479 434)  (479 434)  LC_1 Logic Functioning bit
 (43 2)  (481 434)  (481 434)  LC_1 Logic Functioning bit
 (45 2)  (483 434)  (483 434)  LC_1 Logic Functioning bit
 (0 3)  (438 435)  (438 435)  routing T_9_27.glb_netwk_3 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (29 3)  (467 435)  (467 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 435)  (468 435)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (37 3)  (475 435)  (475 435)  LC_1 Logic Functioning bit
 (39 3)  (477 435)  (477 435)  LC_1 Logic Functioning bit
 (2 4)  (440 436)  (440 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (452 436)  (452 436)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g1_0
 (17 4)  (455 436)  (455 436)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (456 436)  (456 436)  routing T_9_27.wire_logic_cluster/lc_1/out <X> T_9_27.lc_trk_g1_1
 (21 4)  (459 436)  (459 436)  routing T_9_27.wire_logic_cluster/lc_3/out <X> T_9_27.lc_trk_g1_3
 (22 4)  (460 436)  (460 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 436)  (464 436)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 436)  (465 436)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 436)  (466 436)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 436)  (467 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 436)  (471 436)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 436)  (472 436)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 436)  (474 436)  LC_2 Logic Functioning bit
 (37 4)  (475 436)  (475 436)  LC_2 Logic Functioning bit
 (38 4)  (476 436)  (476 436)  LC_2 Logic Functioning bit
 (39 4)  (477 436)  (477 436)  LC_2 Logic Functioning bit
 (41 4)  (479 436)  (479 436)  LC_2 Logic Functioning bit
 (43 4)  (481 436)  (481 436)  LC_2 Logic Functioning bit
 (45 4)  (483 436)  (483 436)  LC_2 Logic Functioning bit
 (14 5)  (452 437)  (452 437)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g1_0
 (15 5)  (453 437)  (453 437)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g1_0
 (16 5)  (454 437)  (454 437)  routing T_9_27.sp4_h_l_5 <X> T_9_27.lc_trk_g1_0
 (17 5)  (455 437)  (455 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (465 437)  (465 437)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 437)  (466 437)  routing T_9_27.lc_trk_g3_5 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 437)  (467 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 437)  (469 437)  routing T_9_27.lc_trk_g3_2 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 437)  (474 437)  LC_2 Logic Functioning bit
 (38 5)  (476 437)  (476 437)  LC_2 Logic Functioning bit
 (51 5)  (489 437)  (489 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (491 437)  (491 437)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (10 6)  (448 438)  (448 438)  routing T_9_27.sp4_v_b_11 <X> T_9_27.sp4_h_l_41
 (21 6)  (459 438)  (459 438)  routing T_9_27.sp4_v_b_15 <X> T_9_27.lc_trk_g1_7
 (22 6)  (460 438)  (460 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 438)  (461 438)  routing T_9_27.sp4_v_b_15 <X> T_9_27.lc_trk_g1_7
 (25 6)  (463 438)  (463 438)  routing T_9_27.wire_logic_cluster/lc_6/out <X> T_9_27.lc_trk_g1_6
 (26 6)  (464 438)  (464 438)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 438)  (465 438)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 438)  (467 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 438)  (470 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 438)  (471 438)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 438)  (472 438)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 438)  (474 438)  LC_3 Logic Functioning bit
 (38 6)  (476 438)  (476 438)  LC_3 Logic Functioning bit
 (41 6)  (479 438)  (479 438)  LC_3 Logic Functioning bit
 (43 6)  (481 438)  (481 438)  LC_3 Logic Functioning bit
 (45 6)  (483 438)  (483 438)  LC_3 Logic Functioning bit
 (53 6)  (491 438)  (491 438)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (455 439)  (455 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (459 439)  (459 439)  routing T_9_27.sp4_v_b_15 <X> T_9_27.lc_trk_g1_7
 (22 7)  (460 439)  (460 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (465 439)  (465 439)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 439)  (467 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 439)  (468 439)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 439)  (469 439)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 439)  (475 439)  LC_3 Logic Functioning bit
 (39 7)  (477 439)  (477 439)  LC_3 Logic Functioning bit
 (41 7)  (479 439)  (479 439)  LC_3 Logic Functioning bit
 (43 7)  (481 439)  (481 439)  LC_3 Logic Functioning bit
 (5 10)  (443 442)  (443 442)  routing T_9_27.sp4_v_b_6 <X> T_9_27.sp4_h_l_43
 (15 10)  (453 442)  (453 442)  routing T_9_27.tnr_op_5 <X> T_9_27.lc_trk_g2_5
 (17 10)  (455 442)  (455 442)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (464 442)  (464 442)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 442)  (465 442)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 442)  (467 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 442)  (468 442)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 442)  (470 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 442)  (471 442)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 442)  (472 442)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 442)  (473 442)  routing T_9_27.lc_trk_g0_5 <X> T_9_27.input_2_5
 (36 10)  (474 442)  (474 442)  LC_5 Logic Functioning bit
 (37 10)  (475 442)  (475 442)  LC_5 Logic Functioning bit
 (39 10)  (477 442)  (477 442)  LC_5 Logic Functioning bit
 (43 10)  (481 442)  (481 442)  LC_5 Logic Functioning bit
 (45 10)  (483 442)  (483 442)  LC_5 Logic Functioning bit
 (11 11)  (449 443)  (449 443)  routing T_9_27.sp4_h_r_0 <X> T_9_27.sp4_h_l_45
 (13 11)  (451 443)  (451 443)  routing T_9_27.sp4_h_r_0 <X> T_9_27.sp4_h_l_45
 (28 11)  (466 443)  (466 443)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 443)  (467 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 443)  (468 443)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 443)  (470 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 443)  (474 443)  LC_5 Logic Functioning bit
 (37 11)  (475 443)  (475 443)  LC_5 Logic Functioning bit
 (42 11)  (480 443)  (480 443)  LC_5 Logic Functioning bit
 (43 11)  (481 443)  (481 443)  LC_5 Logic Functioning bit
 (15 12)  (453 444)  (453 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (16 12)  (454 444)  (454 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (17 12)  (455 444)  (455 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 444)  (456 444)  routing T_9_27.sp4_h_r_33 <X> T_9_27.lc_trk_g3_1
 (21 12)  (459 444)  (459 444)  routing T_9_27.sp4_h_r_35 <X> T_9_27.lc_trk_g3_3
 (22 12)  (460 444)  (460 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (461 444)  (461 444)  routing T_9_27.sp4_h_r_35 <X> T_9_27.lc_trk_g3_3
 (24 12)  (462 444)  (462 444)  routing T_9_27.sp4_h_r_35 <X> T_9_27.lc_trk_g3_3
 (25 12)  (463 444)  (463 444)  routing T_9_27.wire_logic_cluster/lc_2/out <X> T_9_27.lc_trk_g3_2
 (26 12)  (464 444)  (464 444)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 444)  (469 444)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 444)  (472 444)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 444)  (474 444)  LC_6 Logic Functioning bit
 (38 12)  (476 444)  (476 444)  LC_6 Logic Functioning bit
 (39 12)  (477 444)  (477 444)  LC_6 Logic Functioning bit
 (43 12)  (481 444)  (481 444)  LC_6 Logic Functioning bit
 (45 12)  (483 444)  (483 444)  LC_6 Logic Functioning bit
 (52 12)  (490 444)  (490 444)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (452 445)  (452 445)  routing T_9_27.sp12_v_b_16 <X> T_9_27.lc_trk_g3_0
 (16 13)  (454 445)  (454 445)  routing T_9_27.sp12_v_b_16 <X> T_9_27.lc_trk_g3_0
 (17 13)  (455 445)  (455 445)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (460 445)  (460 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 445)  (464 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 445)  (465 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 445)  (466 445)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 445)  (467 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 445)  (469 445)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 445)  (470 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (471 445)  (471 445)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.input_2_6
 (34 13)  (472 445)  (472 445)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.input_2_6
 (35 13)  (473 445)  (473 445)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.input_2_6
 (37 13)  (475 445)  (475 445)  LC_6 Logic Functioning bit
 (38 13)  (476 445)  (476 445)  LC_6 Logic Functioning bit
 (39 13)  (477 445)  (477 445)  LC_6 Logic Functioning bit
 (42 13)  (480 445)  (480 445)  LC_6 Logic Functioning bit
 (15 14)  (453 446)  (453 446)  routing T_9_27.sp4_h_l_24 <X> T_9_27.lc_trk_g3_5
 (16 14)  (454 446)  (454 446)  routing T_9_27.sp4_h_l_24 <X> T_9_27.lc_trk_g3_5
 (17 14)  (455 446)  (455 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 446)  (456 446)  routing T_9_27.sp4_h_l_24 <X> T_9_27.lc_trk_g3_5
 (21 14)  (459 446)  (459 446)  routing T_9_27.wire_logic_cluster/lc_7/out <X> T_9_27.lc_trk_g3_7
 (22 14)  (460 446)  (460 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (463 446)  (463 446)  routing T_9_27.sp4_v_b_38 <X> T_9_27.lc_trk_g3_6
 (26 14)  (464 446)  (464 446)  routing T_9_27.lc_trk_g0_7 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 446)  (465 446)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 446)  (466 446)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 446)  (467 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 446)  (469 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 446)  (470 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 446)  (471 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 446)  (472 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 446)  (474 446)  LC_7 Logic Functioning bit
 (37 14)  (475 446)  (475 446)  LC_7 Logic Functioning bit
 (38 14)  (476 446)  (476 446)  LC_7 Logic Functioning bit
 (39 14)  (477 446)  (477 446)  LC_7 Logic Functioning bit
 (41 14)  (479 446)  (479 446)  LC_7 Logic Functioning bit
 (43 14)  (481 446)  (481 446)  LC_7 Logic Functioning bit
 (45 14)  (483 446)  (483 446)  LC_7 Logic Functioning bit
 (22 15)  (460 447)  (460 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 447)  (461 447)  routing T_9_27.sp4_v_b_38 <X> T_9_27.lc_trk_g3_6
 (25 15)  (463 447)  (463 447)  routing T_9_27.sp4_v_b_38 <X> T_9_27.lc_trk_g3_6
 (26 15)  (464 447)  (464 447)  routing T_9_27.lc_trk_g0_7 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 447)  (468 447)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 447)  (469 447)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 447)  (475 447)  LC_7 Logic Functioning bit
 (39 15)  (477 447)  (477 447)  LC_7 Logic Functioning bit


LogicTile_10_27

 (17 0)  (509 432)  (509 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 432)  (523 432)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 432)  (525 432)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 432)  (526 432)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 432)  (528 432)  LC_0 Logic Functioning bit
 (37 0)  (529 432)  (529 432)  LC_0 Logic Functioning bit
 (38 0)  (530 432)  (530 432)  LC_0 Logic Functioning bit
 (39 0)  (531 432)  (531 432)  LC_0 Logic Functioning bit
 (18 1)  (510 433)  (510 433)  routing T_10_27.sp4_r_v_b_34 <X> T_10_27.lc_trk_g0_1
 (26 1)  (518 433)  (518 433)  routing T_10_27.lc_trk_g2_2 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 433)  (520 433)  routing T_10_27.lc_trk_g2_2 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 433)  (521 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (40 1)  (532 433)  (532 433)  LC_0 Logic Functioning bit
 (41 1)  (533 433)  (533 433)  LC_0 Logic Functioning bit
 (42 1)  (534 433)  (534 433)  LC_0 Logic Functioning bit
 (43 1)  (535 433)  (535 433)  LC_0 Logic Functioning bit
 (48 1)  (540 433)  (540 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 434)  (504 434)  routing T_10_27.sp4_h_r_11 <X> T_10_27.sp4_h_l_39
 (15 2)  (507 434)  (507 434)  routing T_10_27.lft_op_5 <X> T_10_27.lc_trk_g0_5
 (17 2)  (509 434)  (509 434)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 434)  (510 434)  routing T_10_27.lft_op_5 <X> T_10_27.lc_trk_g0_5
 (0 3)  (492 435)  (492 435)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (6 3)  (498 435)  (498 435)  routing T_10_27.sp4_h_r_0 <X> T_10_27.sp4_h_l_37
 (13 3)  (505 435)  (505 435)  routing T_10_27.sp4_h_r_11 <X> T_10_27.sp4_h_l_39
 (11 4)  (503 436)  (503 436)  routing T_10_27.sp4_h_l_46 <X> T_10_27.sp4_v_b_5
 (13 4)  (505 436)  (505 436)  routing T_10_27.sp4_h_l_46 <X> T_10_27.sp4_v_b_5
 (15 4)  (507 436)  (507 436)  routing T_10_27.lft_op_1 <X> T_10_27.lc_trk_g1_1
 (17 4)  (509 436)  (509 436)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 436)  (510 436)  routing T_10_27.lft_op_1 <X> T_10_27.lc_trk_g1_1
 (21 4)  (513 436)  (513 436)  routing T_10_27.wire_logic_cluster/lc_3/out <X> T_10_27.lc_trk_g1_3
 (22 4)  (514 436)  (514 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (520 436)  (520 436)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 436)  (521 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 436)  (522 436)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 436)  (524 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 436)  (525 436)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 436)  (526 436)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 436)  (528 436)  LC_2 Logic Functioning bit
 (37 4)  (529 436)  (529 436)  LC_2 Logic Functioning bit
 (38 4)  (530 436)  (530 436)  LC_2 Logic Functioning bit
 (39 4)  (531 436)  (531 436)  LC_2 Logic Functioning bit
 (41 4)  (533 436)  (533 436)  LC_2 Logic Functioning bit
 (43 4)  (535 436)  (535 436)  LC_2 Logic Functioning bit
 (45 4)  (537 436)  (537 436)  LC_2 Logic Functioning bit
 (12 5)  (504 437)  (504 437)  routing T_10_27.sp4_h_l_46 <X> T_10_27.sp4_v_b_5
 (14 5)  (506 437)  (506 437)  routing T_10_27.sp4_h_r_0 <X> T_10_27.lc_trk_g1_0
 (15 5)  (507 437)  (507 437)  routing T_10_27.sp4_h_r_0 <X> T_10_27.lc_trk_g1_0
 (16 5)  (508 437)  (508 437)  routing T_10_27.sp4_h_r_0 <X> T_10_27.lc_trk_g1_0
 (17 5)  (509 437)  (509 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (518 437)  (518 437)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 437)  (519 437)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 437)  (521 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 437)  (522 437)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 437)  (523 437)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 437)  (529 437)  LC_2 Logic Functioning bit
 (39 5)  (531 437)  (531 437)  LC_2 Logic Functioning bit
 (51 5)  (543 437)  (543 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (509 438)  (509 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 438)  (510 438)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g1_5
 (21 6)  (513 438)  (513 438)  routing T_10_27.wire_logic_cluster/lc_7/out <X> T_10_27.lc_trk_g1_7
 (22 6)  (514 438)  (514 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 438)  (518 438)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 438)  (519 438)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 438)  (526 438)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 438)  (528 438)  LC_3 Logic Functioning bit
 (38 6)  (530 438)  (530 438)  LC_3 Logic Functioning bit
 (45 6)  (537 438)  (537 438)  LC_3 Logic Functioning bit
 (26 7)  (518 439)  (518 439)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 439)  (520 439)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 439)  (522 439)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 439)  (528 439)  LC_3 Logic Functioning bit
 (37 7)  (529 439)  (529 439)  LC_3 Logic Functioning bit
 (38 7)  (530 439)  (530 439)  LC_3 Logic Functioning bit
 (39 7)  (531 439)  (531 439)  LC_3 Logic Functioning bit
 (41 7)  (533 439)  (533 439)  LC_3 Logic Functioning bit
 (43 7)  (535 439)  (535 439)  LC_3 Logic Functioning bit
 (5 8)  (497 440)  (497 440)  routing T_10_27.sp4_v_t_43 <X> T_10_27.sp4_h_r_6
 (22 9)  (514 441)  (514 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 441)  (515 441)  routing T_10_27.sp4_h_l_15 <X> T_10_27.lc_trk_g2_2
 (24 9)  (516 441)  (516 441)  routing T_10_27.sp4_h_l_15 <X> T_10_27.lc_trk_g2_2
 (25 9)  (517 441)  (517 441)  routing T_10_27.sp4_h_l_15 <X> T_10_27.lc_trk_g2_2
 (22 10)  (514 442)  (514 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (518 442)  (518 442)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (31 10)  (523 442)  (523 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 442)  (526 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 442)  (527 442)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_5
 (36 10)  (528 442)  (528 442)  LC_5 Logic Functioning bit
 (38 10)  (530 442)  (530 442)  LC_5 Logic Functioning bit
 (39 10)  (531 442)  (531 442)  LC_5 Logic Functioning bit
 (43 10)  (535 442)  (535 442)  LC_5 Logic Functioning bit
 (45 10)  (537 442)  (537 442)  LC_5 Logic Functioning bit
 (21 11)  (513 443)  (513 443)  routing T_10_27.sp4_r_v_b_39 <X> T_10_27.lc_trk_g2_7
 (29 11)  (521 443)  (521 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 443)  (524 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 443)  (525 443)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_5
 (35 11)  (527 443)  (527 443)  routing T_10_27.lc_trk_g2_7 <X> T_10_27.input_2_5
 (37 11)  (529 443)  (529 443)  LC_5 Logic Functioning bit
 (38 11)  (530 443)  (530 443)  LC_5 Logic Functioning bit
 (39 11)  (531 443)  (531 443)  LC_5 Logic Functioning bit
 (42 11)  (534 443)  (534 443)  LC_5 Logic Functioning bit
 (10 12)  (502 444)  (502 444)  routing T_10_27.sp4_v_t_40 <X> T_10_27.sp4_h_r_10
 (25 12)  (517 444)  (517 444)  routing T_10_27.wire_logic_cluster/lc_2/out <X> T_10_27.lc_trk_g3_2
 (22 13)  (514 445)  (514 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (13 14)  (505 446)  (505 446)  routing T_10_27.sp4_h_r_11 <X> T_10_27.sp4_v_t_46
 (15 14)  (507 446)  (507 446)  routing T_10_27.sp4_v_t_32 <X> T_10_27.lc_trk_g3_5
 (16 14)  (508 446)  (508 446)  routing T_10_27.sp4_v_t_32 <X> T_10_27.lc_trk_g3_5
 (17 14)  (509 446)  (509 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (519 446)  (519 446)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 446)  (520 446)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 446)  (521 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 446)  (522 446)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 446)  (523 446)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 446)  (524 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 446)  (526 446)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 446)  (528 446)  LC_7 Logic Functioning bit
 (37 14)  (529 446)  (529 446)  LC_7 Logic Functioning bit
 (38 14)  (530 446)  (530 446)  LC_7 Logic Functioning bit
 (39 14)  (531 446)  (531 446)  LC_7 Logic Functioning bit
 (41 14)  (533 446)  (533 446)  LC_7 Logic Functioning bit
 (43 14)  (535 446)  (535 446)  LC_7 Logic Functioning bit
 (45 14)  (537 446)  (537 446)  LC_7 Logic Functioning bit
 (47 14)  (539 446)  (539 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (12 15)  (504 447)  (504 447)  routing T_10_27.sp4_h_r_11 <X> T_10_27.sp4_v_t_46
 (14 15)  (506 447)  (506 447)  routing T_10_27.sp12_v_b_20 <X> T_10_27.lc_trk_g3_4
 (16 15)  (508 447)  (508 447)  routing T_10_27.sp12_v_b_20 <X> T_10_27.lc_trk_g3_4
 (17 15)  (509 447)  (509 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (27 15)  (519 447)  (519 447)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 447)  (521 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 447)  (523 447)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 447)  (528 447)  LC_7 Logic Functioning bit
 (38 15)  (530 447)  (530 447)  LC_7 Logic Functioning bit
 (52 15)  (544 447)  (544 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_27

 (11 0)  (557 432)  (557 432)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_v_b_2
 (14 0)  (560 432)  (560 432)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g0_0
 (22 0)  (568 432)  (568 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 432)  (569 432)  routing T_11_27.sp4_h_r_3 <X> T_11_27.lc_trk_g0_3
 (24 0)  (570 432)  (570 432)  routing T_11_27.sp4_h_r_3 <X> T_11_27.lc_trk_g0_3
 (12 1)  (558 433)  (558 433)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_v_b_2
 (14 1)  (560 433)  (560 433)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g0_0
 (15 1)  (561 433)  (561 433)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g0_0
 (16 1)  (562 433)  (562 433)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g0_0
 (17 1)  (563 433)  (563 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (567 433)  (567 433)  routing T_11_27.sp4_h_r_3 <X> T_11_27.lc_trk_g0_3
 (22 1)  (568 433)  (568 433)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 433)  (570 433)  routing T_11_27.top_op_2 <X> T_11_27.lc_trk_g0_2
 (25 1)  (571 433)  (571 433)  routing T_11_27.top_op_2 <X> T_11_27.lc_trk_g0_2
 (0 2)  (546 434)  (546 434)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 434)  (560 434)  routing T_11_27.bnr_op_4 <X> T_11_27.lc_trk_g0_4
 (22 2)  (568 434)  (568 434)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 434)  (570 434)  routing T_11_27.bot_op_7 <X> T_11_27.lc_trk_g0_7
 (26 2)  (572 434)  (572 434)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 434)  (573 434)  routing T_11_27.lc_trk_g1_1 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 434)  (575 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 434)  (579 434)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 434)  (580 434)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 434)  (582 434)  LC_1 Logic Functioning bit
 (37 2)  (583 434)  (583 434)  LC_1 Logic Functioning bit
 (38 2)  (584 434)  (584 434)  LC_1 Logic Functioning bit
 (39 2)  (585 434)  (585 434)  LC_1 Logic Functioning bit
 (41 2)  (587 434)  (587 434)  LC_1 Logic Functioning bit
 (43 2)  (589 434)  (589 434)  LC_1 Logic Functioning bit
 (45 2)  (591 434)  (591 434)  LC_1 Logic Functioning bit
 (0 3)  (546 435)  (546 435)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (8 3)  (554 435)  (554 435)  routing T_11_27.sp4_v_b_10 <X> T_11_27.sp4_v_t_36
 (10 3)  (556 435)  (556 435)  routing T_11_27.sp4_v_b_10 <X> T_11_27.sp4_v_t_36
 (14 3)  (560 435)  (560 435)  routing T_11_27.bnr_op_4 <X> T_11_27.lc_trk_g0_4
 (17 3)  (563 435)  (563 435)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (573 435)  (573 435)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 435)  (575 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 435)  (583 435)  LC_1 Logic Functioning bit
 (39 3)  (585 435)  (585 435)  LC_1 Logic Functioning bit
 (48 3)  (594 435)  (594 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (557 436)  (557 436)  routing T_11_27.sp4_v_t_39 <X> T_11_27.sp4_v_b_5
 (15 4)  (561 436)  (561 436)  routing T_11_27.sp12_h_r_1 <X> T_11_27.lc_trk_g1_1
 (17 4)  (563 436)  (563 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (564 436)  (564 436)  routing T_11_27.sp12_h_r_1 <X> T_11_27.lc_trk_g1_1
 (22 4)  (568 436)  (568 436)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 436)  (570 436)  routing T_11_27.top_op_3 <X> T_11_27.lc_trk_g1_3
 (25 4)  (571 436)  (571 436)  routing T_11_27.sp4_h_r_10 <X> T_11_27.lc_trk_g1_2
 (27 4)  (573 436)  (573 436)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 436)  (575 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 436)  (577 436)  routing T_11_27.lc_trk_g0_7 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 436)  (578 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 436)  (582 436)  LC_2 Logic Functioning bit
 (38 4)  (584 436)  (584 436)  LC_2 Logic Functioning bit
 (12 5)  (558 437)  (558 437)  routing T_11_27.sp4_v_t_39 <X> T_11_27.sp4_v_b_5
 (18 5)  (564 437)  (564 437)  routing T_11_27.sp12_h_r_1 <X> T_11_27.lc_trk_g1_1
 (21 5)  (567 437)  (567 437)  routing T_11_27.top_op_3 <X> T_11_27.lc_trk_g1_3
 (22 5)  (568 437)  (568 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 437)  (569 437)  routing T_11_27.sp4_h_r_10 <X> T_11_27.lc_trk_g1_2
 (24 5)  (570 437)  (570 437)  routing T_11_27.sp4_h_r_10 <X> T_11_27.lc_trk_g1_2
 (30 5)  (576 437)  (576 437)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 437)  (577 437)  routing T_11_27.lc_trk_g0_7 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 437)  (582 437)  LC_2 Logic Functioning bit
 (38 5)  (584 437)  (584 437)  LC_2 Logic Functioning bit
 (12 6)  (558 438)  (558 438)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_h_l_40
 (14 6)  (560 438)  (560 438)  routing T_11_27.wire_logic_cluster/lc_4/out <X> T_11_27.lc_trk_g1_4
 (21 6)  (567 438)  (567 438)  routing T_11_27.wire_logic_cluster/lc_7/out <X> T_11_27.lc_trk_g1_7
 (22 6)  (568 438)  (568 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 438)  (571 438)  routing T_11_27.sp4_h_r_14 <X> T_11_27.lc_trk_g1_6
 (29 6)  (575 438)  (575 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 438)  (578 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 438)  (580 438)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 438)  (581 438)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.input_2_3
 (41 6)  (587 438)  (587 438)  LC_3 Logic Functioning bit
 (45 6)  (591 438)  (591 438)  LC_3 Logic Functioning bit
 (46 6)  (592 438)  (592 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (597 438)  (597 438)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (11 7)  (557 439)  (557 439)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_h_l_40
 (13 7)  (559 439)  (559 439)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_h_l_40
 (17 7)  (563 439)  (563 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 439)  (568 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 439)  (569 439)  routing T_11_27.sp4_h_r_14 <X> T_11_27.lc_trk_g1_6
 (24 7)  (570 439)  (570 439)  routing T_11_27.sp4_h_r_14 <X> T_11_27.lc_trk_g1_6
 (26 7)  (572 439)  (572 439)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 439)  (574 439)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 439)  (575 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 439)  (576 439)  routing T_11_27.lc_trk_g0_2 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 439)  (577 439)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 439)  (578 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (579 439)  (579 439)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.input_2_3
 (40 7)  (586 439)  (586 439)  LC_3 Logic Functioning bit
 (42 7)  (588 439)  (588 439)  LC_3 Logic Functioning bit
 (43 7)  (589 439)  (589 439)  LC_3 Logic Functioning bit
 (13 8)  (559 440)  (559 440)  routing T_11_27.sp4_v_t_45 <X> T_11_27.sp4_v_b_8
 (21 8)  (567 440)  (567 440)  routing T_11_27.wire_logic_cluster/lc_3/out <X> T_11_27.lc_trk_g2_3
 (22 8)  (568 440)  (568 440)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (573 440)  (573 440)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 440)  (575 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 440)  (576 440)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 440)  (578 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 440)  (579 440)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 440)  (580 440)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 440)  (582 440)  LC_4 Logic Functioning bit
 (38 8)  (584 440)  (584 440)  LC_4 Logic Functioning bit
 (45 8)  (591 440)  (591 440)  LC_4 Logic Functioning bit
 (9 9)  (555 441)  (555 441)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_v_b_7
 (10 9)  (556 441)  (556 441)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_v_b_7
 (13 9)  (559 441)  (559 441)  routing T_11_27.sp4_v_t_38 <X> T_11_27.sp4_h_r_8
 (27 9)  (573 441)  (573 441)  routing T_11_27.lc_trk_g1_1 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 441)  (575 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 441)  (582 441)  LC_4 Logic Functioning bit
 (37 9)  (583 441)  (583 441)  LC_4 Logic Functioning bit
 (38 9)  (584 441)  (584 441)  LC_4 Logic Functioning bit
 (39 9)  (585 441)  (585 441)  LC_4 Logic Functioning bit
 (41 9)  (587 441)  (587 441)  LC_4 Logic Functioning bit
 (43 9)  (589 441)  (589 441)  LC_4 Logic Functioning bit
 (15 10)  (561 442)  (561 442)  routing T_11_27.sp4_v_t_32 <X> T_11_27.lc_trk_g2_5
 (16 10)  (562 442)  (562 442)  routing T_11_27.sp4_v_t_32 <X> T_11_27.lc_trk_g2_5
 (17 10)  (563 442)  (563 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (560 443)  (560 443)  routing T_11_27.tnl_op_4 <X> T_11_27.lc_trk_g2_4
 (15 11)  (561 443)  (561 443)  routing T_11_27.tnl_op_4 <X> T_11_27.lc_trk_g2_4
 (17 11)  (563 443)  (563 443)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (3 12)  (549 444)  (549 444)  routing T_11_27.sp12_v_t_22 <X> T_11_27.sp12_h_r_1
 (5 12)  (551 444)  (551 444)  routing T_11_27.sp4_v_t_44 <X> T_11_27.sp4_h_r_9
 (10 12)  (556 444)  (556 444)  routing T_11_27.sp4_v_t_40 <X> T_11_27.sp4_h_r_10
 (14 12)  (560 444)  (560 444)  routing T_11_27.bnl_op_0 <X> T_11_27.lc_trk_g3_0
 (17 12)  (563 444)  (563 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 444)  (564 444)  routing T_11_27.wire_logic_cluster/lc_1/out <X> T_11_27.lc_trk_g3_1
 (26 12)  (572 444)  (572 444)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 444)  (573 444)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 444)  (575 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 444)  (576 444)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 444)  (578 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (583 444)  (583 444)  LC_6 Logic Functioning bit
 (14 13)  (560 445)  (560 445)  routing T_11_27.bnl_op_0 <X> T_11_27.lc_trk_g3_0
 (17 13)  (563 445)  (563 445)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (28 13)  (574 445)  (574 445)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 445)  (575 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 445)  (576 445)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 445)  (577 445)  routing T_11_27.lc_trk_g0_3 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 445)  (578 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (583 445)  (583 445)  LC_6 Logic Functioning bit
 (39 13)  (585 445)  (585 445)  LC_6 Logic Functioning bit
 (40 13)  (586 445)  (586 445)  LC_6 Logic Functioning bit
 (12 14)  (558 446)  (558 446)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_h_l_46
 (29 14)  (575 446)  (575 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 446)  (576 446)  routing T_11_27.lc_trk_g0_4 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 446)  (577 446)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 446)  (578 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 446)  (580 446)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 446)  (582 446)  LC_7 Logic Functioning bit
 (37 14)  (583 446)  (583 446)  LC_7 Logic Functioning bit
 (39 14)  (585 446)  (585 446)  LC_7 Logic Functioning bit
 (43 14)  (589 446)  (589 446)  LC_7 Logic Functioning bit
 (45 14)  (591 446)  (591 446)  LC_7 Logic Functioning bit
 (50 14)  (596 446)  (596 446)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (598 446)  (598 446)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (557 447)  (557 447)  routing T_11_27.sp4_v_t_46 <X> T_11_27.sp4_h_l_46
 (31 15)  (577 447)  (577 447)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 447)  (582 447)  LC_7 Logic Functioning bit
 (37 15)  (583 447)  (583 447)  LC_7 Logic Functioning bit
 (39 15)  (585 447)  (585 447)  LC_7 Logic Functioning bit
 (43 15)  (589 447)  (589 447)  LC_7 Logic Functioning bit


LogicTile_12_27

 (6 0)  (606 432)  (606 432)  routing T_12_27.sp4_h_r_7 <X> T_12_27.sp4_v_b_0
 (8 0)  (608 432)  (608 432)  routing T_12_27.sp4_v_b_1 <X> T_12_27.sp4_h_r_1
 (9 0)  (609 432)  (609 432)  routing T_12_27.sp4_v_b_1 <X> T_12_27.sp4_h_r_1
 (25 0)  (625 432)  (625 432)  routing T_12_27.lft_op_2 <X> T_12_27.lc_trk_g0_2
 (29 0)  (629 432)  (629 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 432)  (630 432)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 432)  (631 432)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 432)  (632 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 432)  (633 432)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 432)  (635 432)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.input_2_0
 (36 0)  (636 432)  (636 432)  LC_0 Logic Functioning bit
 (37 0)  (637 432)  (637 432)  LC_0 Logic Functioning bit
 (38 0)  (638 432)  (638 432)  LC_0 Logic Functioning bit
 (41 0)  (641 432)  (641 432)  LC_0 Logic Functioning bit
 (42 0)  (642 432)  (642 432)  LC_0 Logic Functioning bit
 (22 1)  (622 433)  (622 433)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 433)  (624 433)  routing T_12_27.lft_op_2 <X> T_12_27.lc_trk_g0_2
 (26 1)  (626 433)  (626 433)  routing T_12_27.lc_trk_g0_2 <X> T_12_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 433)  (629 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 433)  (630 433)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 433)  (631 433)  routing T_12_27.lc_trk_g2_7 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 433)  (632 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 433)  (635 433)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.input_2_0
 (36 1)  (636 433)  (636 433)  LC_0 Logic Functioning bit
 (37 1)  (637 433)  (637 433)  LC_0 Logic Functioning bit
 (42 1)  (642 433)  (642 433)  LC_0 Logic Functioning bit
 (6 2)  (606 434)  (606 434)  routing T_12_27.sp4_h_l_42 <X> T_12_27.sp4_v_t_37
 (11 2)  (611 434)  (611 434)  routing T_12_27.sp4_h_r_8 <X> T_12_27.sp4_v_t_39
 (12 2)  (612 434)  (612 434)  routing T_12_27.sp4_v_t_45 <X> T_12_27.sp4_h_l_39
 (13 2)  (613 434)  (613 434)  routing T_12_27.sp4_h_r_8 <X> T_12_27.sp4_v_t_39
 (14 2)  (614 434)  (614 434)  routing T_12_27.wire_logic_cluster/lc_4/out <X> T_12_27.lc_trk_g0_4
 (21 2)  (621 434)  (621 434)  routing T_12_27.sp4_v_b_7 <X> T_12_27.lc_trk_g0_7
 (22 2)  (622 434)  (622 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (623 434)  (623 434)  routing T_12_27.sp4_v_b_7 <X> T_12_27.lc_trk_g0_7
 (26 2)  (626 434)  (626 434)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 434)  (627 434)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 434)  (628 434)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 434)  (629 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 434)  (630 434)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 434)  (631 434)  routing T_12_27.lc_trk_g0_4 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 434)  (632 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 434)  (636 434)  LC_1 Logic Functioning bit
 (37 2)  (637 434)  (637 434)  LC_1 Logic Functioning bit
 (43 2)  (643 434)  (643 434)  LC_1 Logic Functioning bit
 (50 2)  (650 434)  (650 434)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (611 435)  (611 435)  routing T_12_27.sp4_v_t_45 <X> T_12_27.sp4_h_l_39
 (12 3)  (612 435)  (612 435)  routing T_12_27.sp4_h_r_8 <X> T_12_27.sp4_v_t_39
 (13 3)  (613 435)  (613 435)  routing T_12_27.sp4_v_t_45 <X> T_12_27.sp4_h_l_39
 (17 3)  (617 435)  (617 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 435)  (622 435)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 435)  (624 435)  routing T_12_27.bot_op_6 <X> T_12_27.lc_trk_g0_6
 (26 3)  (626 435)  (626 435)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 435)  (629 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 435)  (636 435)  LC_1 Logic Functioning bit
 (37 3)  (637 435)  (637 435)  LC_1 Logic Functioning bit
 (38 3)  (638 435)  (638 435)  LC_1 Logic Functioning bit
 (41 3)  (641 435)  (641 435)  LC_1 Logic Functioning bit
 (42 3)  (642 435)  (642 435)  LC_1 Logic Functioning bit
 (28 4)  (628 436)  (628 436)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 436)  (629 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 436)  (631 436)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 436)  (632 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 436)  (633 436)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 436)  (642 436)  LC_2 Logic Functioning bit
 (50 4)  (650 436)  (650 436)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (627 437)  (627 437)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 437)  (628 437)  routing T_12_27.lc_trk_g3_1 <X> T_12_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 437)  (629 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 437)  (630 437)  routing T_12_27.lc_trk_g2_3 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 437)  (637 437)  LC_2 Logic Functioning bit
 (39 5)  (639 437)  (639 437)  LC_2 Logic Functioning bit
 (42 5)  (642 437)  (642 437)  LC_2 Logic Functioning bit
 (8 8)  (608 440)  (608 440)  routing T_12_27.sp4_v_b_7 <X> T_12_27.sp4_h_r_7
 (9 8)  (609 440)  (609 440)  routing T_12_27.sp4_v_b_7 <X> T_12_27.sp4_h_r_7
 (12 8)  (612 440)  (612 440)  routing T_12_27.sp4_h_l_40 <X> T_12_27.sp4_h_r_8
 (16 8)  (616 440)  (616 440)  routing T_12_27.sp12_v_t_14 <X> T_12_27.lc_trk_g2_1
 (17 8)  (617 440)  (617 440)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (621 440)  (621 440)  routing T_12_27.rgt_op_3 <X> T_12_27.lc_trk_g2_3
 (22 8)  (622 440)  (622 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 440)  (624 440)  routing T_12_27.rgt_op_3 <X> T_12_27.lc_trk_g2_3
 (26 8)  (626 440)  (626 440)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (32 8)  (632 440)  (632 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 440)  (633 440)  routing T_12_27.lc_trk_g2_1 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 440)  (637 440)  LC_4 Logic Functioning bit
 (39 8)  (639 440)  (639 440)  LC_4 Logic Functioning bit
 (13 9)  (613 441)  (613 441)  routing T_12_27.sp4_h_l_40 <X> T_12_27.sp4_h_r_8
 (18 9)  (618 441)  (618 441)  routing T_12_27.sp12_v_t_14 <X> T_12_27.lc_trk_g2_1
 (26 9)  (626 441)  (626 441)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 441)  (627 441)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 441)  (628 441)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 441)  (629 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 441)  (636 441)  LC_4 Logic Functioning bit
 (38 9)  (638 441)  (638 441)  LC_4 Logic Functioning bit
 (15 10)  (615 442)  (615 442)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g2_5
 (16 10)  (616 442)  (616 442)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g2_5
 (17 10)  (617 442)  (617 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (621 442)  (621 442)  routing T_12_27.rgt_op_7 <X> T_12_27.lc_trk_g2_7
 (22 10)  (622 442)  (622 442)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 442)  (624 442)  routing T_12_27.rgt_op_7 <X> T_12_27.lc_trk_g2_7
 (28 10)  (628 442)  (628 442)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 442)  (629 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 442)  (630 442)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 442)  (631 442)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 442)  (632 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 442)  (633 442)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 442)  (634 442)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 442)  (636 442)  LC_5 Logic Functioning bit
 (38 10)  (638 442)  (638 442)  LC_5 Logic Functioning bit
 (41 10)  (641 442)  (641 442)  LC_5 Logic Functioning bit
 (43 10)  (643 442)  (643 442)  LC_5 Logic Functioning bit
 (8 11)  (608 443)  (608 443)  routing T_12_27.sp4_v_b_4 <X> T_12_27.sp4_v_t_42
 (10 11)  (610 443)  (610 443)  routing T_12_27.sp4_v_b_4 <X> T_12_27.sp4_v_t_42
 (16 11)  (616 443)  (616 443)  routing T_12_27.sp12_v_b_12 <X> T_12_27.lc_trk_g2_4
 (17 11)  (617 443)  (617 443)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (618 443)  (618 443)  routing T_12_27.sp4_h_l_16 <X> T_12_27.lc_trk_g2_5
 (27 11)  (627 443)  (627 443)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 443)  (628 443)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 443)  (629 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 443)  (631 443)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 443)  (637 443)  LC_5 Logic Functioning bit
 (39 11)  (639 443)  (639 443)  LC_5 Logic Functioning bit
 (41 11)  (641 443)  (641 443)  LC_5 Logic Functioning bit
 (43 11)  (643 443)  (643 443)  LC_5 Logic Functioning bit
 (14 12)  (614 444)  (614 444)  routing T_12_27.sp4_h_r_40 <X> T_12_27.lc_trk_g3_0
 (15 12)  (615 444)  (615 444)  routing T_12_27.sp4_h_r_41 <X> T_12_27.lc_trk_g3_1
 (16 12)  (616 444)  (616 444)  routing T_12_27.sp4_h_r_41 <X> T_12_27.lc_trk_g3_1
 (17 12)  (617 444)  (617 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 444)  (618 444)  routing T_12_27.sp4_h_r_41 <X> T_12_27.lc_trk_g3_1
 (4 13)  (604 445)  (604 445)  routing T_12_27.sp4_v_t_41 <X> T_12_27.sp4_h_r_9
 (14 13)  (614 445)  (614 445)  routing T_12_27.sp4_h_r_40 <X> T_12_27.lc_trk_g3_0
 (15 13)  (615 445)  (615 445)  routing T_12_27.sp4_h_r_40 <X> T_12_27.lc_trk_g3_0
 (16 13)  (616 445)  (616 445)  routing T_12_27.sp4_h_r_40 <X> T_12_27.lc_trk_g3_0
 (17 13)  (617 445)  (617 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (618 445)  (618 445)  routing T_12_27.sp4_h_r_41 <X> T_12_27.lc_trk_g3_1
 (17 14)  (617 446)  (617 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (621 446)  (621 446)  routing T_12_27.bnl_op_7 <X> T_12_27.lc_trk_g3_7
 (22 14)  (622 446)  (622 446)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (621 447)  (621 447)  routing T_12_27.bnl_op_7 <X> T_12_27.lc_trk_g3_7


LogicTile_13_27

 (9 0)  (663 432)  (663 432)  routing T_13_27.sp4_v_t_36 <X> T_13_27.sp4_h_r_1
 (15 0)  (669 432)  (669 432)  routing T_13_27.top_op_1 <X> T_13_27.lc_trk_g0_1
 (17 0)  (671 432)  (671 432)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (675 432)  (675 432)  routing T_13_27.wire_logic_cluster/lc_3/out <X> T_13_27.lc_trk_g0_3
 (22 0)  (676 432)  (676 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 432)  (679 432)  routing T_13_27.sp4_h_l_7 <X> T_13_27.lc_trk_g0_2
 (26 0)  (680 432)  (680 432)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (32 0)  (686 432)  (686 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 432)  (687 432)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 432)  (688 432)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 432)  (690 432)  LC_0 Logic Functioning bit
 (38 0)  (692 432)  (692 432)  LC_0 Logic Functioning bit
 (18 1)  (672 433)  (672 433)  routing T_13_27.top_op_1 <X> T_13_27.lc_trk_g0_1
 (22 1)  (676 433)  (676 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 433)  (677 433)  routing T_13_27.sp4_h_l_7 <X> T_13_27.lc_trk_g0_2
 (24 1)  (678 433)  (678 433)  routing T_13_27.sp4_h_l_7 <X> T_13_27.lc_trk_g0_2
 (25 1)  (679 433)  (679 433)  routing T_13_27.sp4_h_l_7 <X> T_13_27.lc_trk_g0_2
 (26 1)  (680 433)  (680 433)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 433)  (682 433)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 433)  (683 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 433)  (691 433)  LC_0 Logic Functioning bit
 (39 1)  (693 433)  (693 433)  LC_0 Logic Functioning bit
 (0 2)  (654 434)  (654 434)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (669 434)  (669 434)  routing T_13_27.lft_op_5 <X> T_13_27.lc_trk_g0_5
 (17 2)  (671 434)  (671 434)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 434)  (672 434)  routing T_13_27.lft_op_5 <X> T_13_27.lc_trk_g0_5
 (21 2)  (675 434)  (675 434)  routing T_13_27.sp4_h_l_2 <X> T_13_27.lc_trk_g0_7
 (22 2)  (676 434)  (676 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 434)  (677 434)  routing T_13_27.sp4_h_l_2 <X> T_13_27.lc_trk_g0_7
 (24 2)  (678 434)  (678 434)  routing T_13_27.sp4_h_l_2 <X> T_13_27.lc_trk_g0_7
 (25 2)  (679 434)  (679 434)  routing T_13_27.wire_logic_cluster/lc_6/out <X> T_13_27.lc_trk_g0_6
 (27 2)  (681 434)  (681 434)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 434)  (682 434)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 434)  (684 434)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 434)  (686 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 434)  (690 434)  LC_1 Logic Functioning bit
 (38 2)  (692 434)  (692 434)  LC_1 Logic Functioning bit
 (43 2)  (697 434)  (697 434)  LC_1 Logic Functioning bit
 (50 2)  (704 434)  (704 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 435)  (654 435)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (15 3)  (669 435)  (669 435)  routing T_13_27.bot_op_4 <X> T_13_27.lc_trk_g0_4
 (17 3)  (671 435)  (671 435)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 435)  (676 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 435)  (680 435)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 435)  (681 435)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 435)  (683 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 435)  (685 435)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 435)  (690 435)  LC_1 Logic Functioning bit
 (38 3)  (692 435)  (692 435)  LC_1 Logic Functioning bit
 (40 3)  (694 435)  (694 435)  LC_1 Logic Functioning bit
 (42 3)  (696 435)  (696 435)  LC_1 Logic Functioning bit
 (43 3)  (697 435)  (697 435)  LC_1 Logic Functioning bit
 (4 4)  (658 436)  (658 436)  routing T_13_27.sp4_v_t_42 <X> T_13_27.sp4_v_b_3
 (6 4)  (660 436)  (660 436)  routing T_13_27.sp4_v_t_42 <X> T_13_27.sp4_v_b_3
 (14 4)  (668 436)  (668 436)  routing T_13_27.bnr_op_0 <X> T_13_27.lc_trk_g1_0
 (22 4)  (676 436)  (676 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 436)  (677 436)  routing T_13_27.sp4_v_b_19 <X> T_13_27.lc_trk_g1_3
 (24 4)  (678 436)  (678 436)  routing T_13_27.sp4_v_b_19 <X> T_13_27.lc_trk_g1_3
 (26 4)  (680 436)  (680 436)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 436)  (683 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 436)  (686 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 436)  (688 436)  routing T_13_27.lc_trk_g1_0 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (42 4)  (696 436)  (696 436)  LC_2 Logic Functioning bit
 (50 4)  (704 436)  (704 436)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (668 437)  (668 437)  routing T_13_27.bnr_op_0 <X> T_13_27.lc_trk_g1_0
 (17 5)  (671 437)  (671 437)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (676 437)  (676 437)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 437)  (678 437)  routing T_13_27.top_op_2 <X> T_13_27.lc_trk_g1_2
 (25 5)  (679 437)  (679 437)  routing T_13_27.top_op_2 <X> T_13_27.lc_trk_g1_2
 (26 5)  (680 437)  (680 437)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 437)  (683 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 437)  (684 437)  routing T_13_27.lc_trk_g0_3 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (37 5)  (691 437)  (691 437)  LC_2 Logic Functioning bit
 (39 5)  (693 437)  (693 437)  LC_2 Logic Functioning bit
 (42 5)  (696 437)  (696 437)  LC_2 Logic Functioning bit
 (48 5)  (702 437)  (702 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (662 438)  (662 438)  routing T_13_27.sp4_h_r_4 <X> T_13_27.sp4_h_l_41
 (11 6)  (665 438)  (665 438)  routing T_13_27.sp4_h_r_11 <X> T_13_27.sp4_v_t_40
 (12 6)  (666 438)  (666 438)  routing T_13_27.sp4_v_t_46 <X> T_13_27.sp4_h_l_40
 (13 6)  (667 438)  (667 438)  routing T_13_27.sp4_h_r_11 <X> T_13_27.sp4_v_t_40
 (26 6)  (680 438)  (680 438)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 438)  (681 438)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 438)  (683 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 438)  (685 438)  routing T_13_27.lc_trk_g0_4 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 438)  (686 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 438)  (691 438)  LC_3 Logic Functioning bit
 (42 6)  (696 438)  (696 438)  LC_3 Logic Functioning bit
 (45 6)  (699 438)  (699 438)  LC_3 Logic Functioning bit
 (48 6)  (702 438)  (702 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (11 7)  (665 439)  (665 439)  routing T_13_27.sp4_v_t_46 <X> T_13_27.sp4_h_l_40
 (12 7)  (666 439)  (666 439)  routing T_13_27.sp4_h_r_11 <X> T_13_27.sp4_v_t_40
 (13 7)  (667 439)  (667 439)  routing T_13_27.sp4_v_t_46 <X> T_13_27.sp4_h_l_40
 (26 7)  (680 439)  (680 439)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 439)  (681 439)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 439)  (682 439)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 439)  (683 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 439)  (684 439)  routing T_13_27.lc_trk_g1_3 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 439)  (686 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 439)  (689 439)  routing T_13_27.lc_trk_g0_3 <X> T_13_27.input_2_3
 (36 7)  (690 439)  (690 439)  LC_3 Logic Functioning bit
 (37 7)  (691 439)  (691 439)  LC_3 Logic Functioning bit
 (38 7)  (692 439)  (692 439)  LC_3 Logic Functioning bit
 (42 7)  (696 439)  (696 439)  LC_3 Logic Functioning bit
 (46 7)  (700 439)  (700 439)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (701 439)  (701 439)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (705 439)  (705 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (668 440)  (668 440)  routing T_13_27.sp4_v_t_21 <X> T_13_27.lc_trk_g2_0
 (26 8)  (680 440)  (680 440)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_4/in_0
 (32 8)  (686 440)  (686 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 440)  (687 440)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 440)  (688 440)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 440)  (690 440)  LC_4 Logic Functioning bit
 (38 8)  (692 440)  (692 440)  LC_4 Logic Functioning bit
 (13 9)  (667 441)  (667 441)  routing T_13_27.sp4_v_t_38 <X> T_13_27.sp4_h_r_8
 (14 9)  (668 441)  (668 441)  routing T_13_27.sp4_v_t_21 <X> T_13_27.lc_trk_g2_0
 (16 9)  (670 441)  (670 441)  routing T_13_27.sp4_v_t_21 <X> T_13_27.lc_trk_g2_0
 (17 9)  (671 441)  (671 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (680 441)  (680 441)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 441)  (682 441)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 441)  (683 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 441)  (685 441)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 441)  (691 441)  LC_4 Logic Functioning bit
 (39 9)  (693 441)  (693 441)  LC_4 Logic Functioning bit
 (14 10)  (668 442)  (668 442)  routing T_13_27.sp4_v_b_36 <X> T_13_27.lc_trk_g2_4
 (21 10)  (675 442)  (675 442)  routing T_13_27.sp4_h_l_34 <X> T_13_27.lc_trk_g2_7
 (22 10)  (676 442)  (676 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 442)  (677 442)  routing T_13_27.sp4_h_l_34 <X> T_13_27.lc_trk_g2_7
 (24 10)  (678 442)  (678 442)  routing T_13_27.sp4_h_l_34 <X> T_13_27.lc_trk_g2_7
 (26 10)  (680 442)  (680 442)  routing T_13_27.lc_trk_g0_5 <X> T_13_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 442)  (683 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 442)  (686 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 442)  (687 442)  routing T_13_27.lc_trk_g2_0 <X> T_13_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 442)  (690 442)  LC_5 Logic Functioning bit
 (37 10)  (691 442)  (691 442)  LC_5 Logic Functioning bit
 (38 10)  (692 442)  (692 442)  LC_5 Logic Functioning bit
 (39 10)  (693 442)  (693 442)  LC_5 Logic Functioning bit
 (43 10)  (697 442)  (697 442)  LC_5 Logic Functioning bit
 (50 10)  (704 442)  (704 442)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 443)  (668 443)  routing T_13_27.sp4_v_b_36 <X> T_13_27.lc_trk_g2_4
 (16 11)  (670 443)  (670 443)  routing T_13_27.sp4_v_b_36 <X> T_13_27.lc_trk_g2_4
 (17 11)  (671 443)  (671 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (675 443)  (675 443)  routing T_13_27.sp4_h_l_34 <X> T_13_27.lc_trk_g2_7
 (22 11)  (676 443)  (676 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 443)  (679 443)  routing T_13_27.sp4_r_v_b_38 <X> T_13_27.lc_trk_g2_6
 (29 11)  (683 443)  (683 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 443)  (684 443)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 443)  (691 443)  LC_5 Logic Functioning bit
 (39 11)  (693 443)  (693 443)  LC_5 Logic Functioning bit
 (43 11)  (697 443)  (697 443)  LC_5 Logic Functioning bit
 (14 12)  (668 444)  (668 444)  routing T_13_27.sp4_h_l_21 <X> T_13_27.lc_trk_g3_0
 (29 12)  (683 444)  (683 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 444)  (685 444)  routing T_13_27.lc_trk_g0_7 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 444)  (686 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (692 444)  (692 444)  LC_6 Logic Functioning bit
 (39 12)  (693 444)  (693 444)  LC_6 Logic Functioning bit
 (41 12)  (695 444)  (695 444)  LC_6 Logic Functioning bit
 (15 13)  (669 445)  (669 445)  routing T_13_27.sp4_h_l_21 <X> T_13_27.lc_trk_g3_0
 (16 13)  (670 445)  (670 445)  routing T_13_27.sp4_h_l_21 <X> T_13_27.lc_trk_g3_0
 (17 13)  (671 445)  (671 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (676 445)  (676 445)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (677 445)  (677 445)  routing T_13_27.sp12_v_t_9 <X> T_13_27.lc_trk_g3_2
 (28 13)  (682 445)  (682 445)  routing T_13_27.lc_trk_g2_0 <X> T_13_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 445)  (683 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 445)  (685 445)  routing T_13_27.lc_trk_g0_7 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 445)  (686 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (689 445)  (689 445)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.input_2_6
 (38 13)  (692 445)  (692 445)  LC_6 Logic Functioning bit
 (3 14)  (657 446)  (657 446)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_v_t_22
 (17 14)  (671 446)  (671 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 446)  (672 446)  routing T_13_27.wire_logic_cluster/lc_5/out <X> T_13_27.lc_trk_g3_5
 (26 14)  (680 446)  (680 446)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 446)  (682 446)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 446)  (683 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 446)  (684 446)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 446)  (685 446)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 446)  (686 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 446)  (687 446)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 446)  (690 446)  LC_7 Logic Functioning bit
 (38 14)  (692 446)  (692 446)  LC_7 Logic Functioning bit
 (41 14)  (695 446)  (695 446)  LC_7 Logic Functioning bit
 (43 14)  (697 446)  (697 446)  LC_7 Logic Functioning bit
 (22 15)  (676 447)  (676 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 447)  (680 447)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 447)  (682 447)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 447)  (683 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 447)  (685 447)  routing T_13_27.lc_trk_g2_6 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 447)  (691 447)  LC_7 Logic Functioning bit
 (39 15)  (693 447)  (693 447)  LC_7 Logic Functioning bit
 (41 15)  (695 447)  (695 447)  LC_7 Logic Functioning bit
 (43 15)  (697 447)  (697 447)  LC_7 Logic Functioning bit


LogicTile_14_27

 (10 0)  (718 432)  (718 432)  routing T_14_27.sp4_v_t_45 <X> T_14_27.sp4_h_r_1
 (14 0)  (722 432)  (722 432)  routing T_14_27.wire_logic_cluster/lc_0/out <X> T_14_27.lc_trk_g0_0
 (22 0)  (730 432)  (730 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 432)  (731 432)  routing T_14_27.sp4_h_r_3 <X> T_14_27.lc_trk_g0_3
 (24 0)  (732 432)  (732 432)  routing T_14_27.sp4_h_r_3 <X> T_14_27.lc_trk_g0_3
 (26 0)  (734 432)  (734 432)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (31 0)  (739 432)  (739 432)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 432)  (740 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 432)  (742 432)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 432)  (745 432)  LC_0 Logic Functioning bit
 (39 0)  (747 432)  (747 432)  LC_0 Logic Functioning bit
 (17 1)  (725 433)  (725 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (729 433)  (729 433)  routing T_14_27.sp4_h_r_3 <X> T_14_27.lc_trk_g0_3
 (26 1)  (734 433)  (734 433)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 433)  (736 433)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 433)  (737 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 433)  (744 433)  LC_0 Logic Functioning bit
 (38 1)  (746 433)  (746 433)  LC_0 Logic Functioning bit
 (0 2)  (708 434)  (708 434)  routing T_14_27.glb_netwk_3 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (2 2)  (710 434)  (710 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (713 434)  (713 434)  routing T_14_27.sp4_v_t_43 <X> T_14_27.sp4_h_l_37
 (26 2)  (734 434)  (734 434)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 434)  (737 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 434)  (738 434)  routing T_14_27.lc_trk_g0_6 <X> T_14_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 434)  (739 434)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 434)  (740 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 434)  (741 434)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 434)  (744 434)  LC_1 Logic Functioning bit
 (38 2)  (746 434)  (746 434)  LC_1 Logic Functioning bit
 (41 2)  (749 434)  (749 434)  LC_1 Logic Functioning bit
 (43 2)  (751 434)  (751 434)  LC_1 Logic Functioning bit
 (0 3)  (708 435)  (708 435)  routing T_14_27.glb_netwk_3 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (4 3)  (712 435)  (712 435)  routing T_14_27.sp4_v_t_43 <X> T_14_27.sp4_h_l_37
 (6 3)  (714 435)  (714 435)  routing T_14_27.sp4_v_t_43 <X> T_14_27.sp4_h_l_37
 (22 3)  (730 435)  (730 435)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (731 435)  (731 435)  routing T_14_27.sp12_h_r_14 <X> T_14_27.lc_trk_g0_6
 (28 3)  (736 435)  (736 435)  routing T_14_27.lc_trk_g2_5 <X> T_14_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 435)  (737 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 435)  (738 435)  routing T_14_27.lc_trk_g0_6 <X> T_14_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 435)  (739 435)  routing T_14_27.lc_trk_g2_6 <X> T_14_27.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 435)  (745 435)  LC_1 Logic Functioning bit
 (39 3)  (747 435)  (747 435)  LC_1 Logic Functioning bit
 (41 3)  (749 435)  (749 435)  LC_1 Logic Functioning bit
 (43 3)  (751 435)  (751 435)  LC_1 Logic Functioning bit
 (0 4)  (708 436)  (708 436)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (1 4)  (709 436)  (709 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (720 436)  (720 436)  routing T_14_27.sp4_v_b_5 <X> T_14_27.sp4_h_r_5
 (22 4)  (730 436)  (730 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 436)  (731 436)  routing T_14_27.sp12_h_l_16 <X> T_14_27.lc_trk_g1_3
 (28 4)  (736 436)  (736 436)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 436)  (737 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 436)  (738 436)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 436)  (740 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 436)  (741 436)  routing T_14_27.lc_trk_g2_1 <X> T_14_27.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 436)  (750 436)  LC_2 Logic Functioning bit
 (48 4)  (756 436)  (756 436)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (758 436)  (758 436)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (709 437)  (709 437)  routing T_14_27.lc_trk_g2_2 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (4 5)  (712 437)  (712 437)  routing T_14_27.sp4_v_t_47 <X> T_14_27.sp4_h_r_3
 (11 5)  (719 437)  (719 437)  routing T_14_27.sp4_v_b_5 <X> T_14_27.sp4_h_r_5
 (21 5)  (729 437)  (729 437)  routing T_14_27.sp12_h_l_16 <X> T_14_27.lc_trk_g1_3
 (22 5)  (730 437)  (730 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (737 437)  (737 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 437)  (738 437)  routing T_14_27.lc_trk_g2_7 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 437)  (745 437)  LC_2 Logic Functioning bit
 (39 5)  (747 437)  (747 437)  LC_2 Logic Functioning bit
 (42 5)  (750 437)  (750 437)  LC_2 Logic Functioning bit
 (12 6)  (720 438)  (720 438)  routing T_14_27.sp4_v_b_5 <X> T_14_27.sp4_h_l_40
 (14 6)  (722 438)  (722 438)  routing T_14_27.wire_logic_cluster/lc_4/out <X> T_14_27.lc_trk_g1_4
 (27 6)  (735 438)  (735 438)  routing T_14_27.lc_trk_g3_1 <X> T_14_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 438)  (736 438)  routing T_14_27.lc_trk_g3_1 <X> T_14_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 438)  (737 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 438)  (739 438)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 438)  (740 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 438)  (741 438)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 438)  (742 438)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 438)  (743 438)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.input_2_3
 (38 6)  (746 438)  (746 438)  LC_3 Logic Functioning bit
 (39 6)  (747 438)  (747 438)  LC_3 Logic Functioning bit
 (42 6)  (750 438)  (750 438)  LC_3 Logic Functioning bit
 (43 6)  (751 438)  (751 438)  LC_3 Logic Functioning bit
 (46 6)  (754 438)  (754 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (725 439)  (725 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (734 439)  (734 439)  routing T_14_27.lc_trk_g2_3 <X> T_14_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 439)  (736 439)  routing T_14_27.lc_trk_g2_3 <X> T_14_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 439)  (737 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 439)  (739 439)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 439)  (740 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 439)  (741 439)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.input_2_3
 (34 7)  (742 439)  (742 439)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.input_2_3
 (36 7)  (744 439)  (744 439)  LC_3 Logic Functioning bit
 (37 7)  (745 439)  (745 439)  LC_3 Logic Functioning bit
 (40 7)  (748 439)  (748 439)  LC_3 Logic Functioning bit
 (41 7)  (749 439)  (749 439)  LC_3 Logic Functioning bit
 (15 8)  (723 440)  (723 440)  routing T_14_27.sp4_h_r_25 <X> T_14_27.lc_trk_g2_1
 (16 8)  (724 440)  (724 440)  routing T_14_27.sp4_h_r_25 <X> T_14_27.lc_trk_g2_1
 (17 8)  (725 440)  (725 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (729 440)  (729 440)  routing T_14_27.sp4_h_r_35 <X> T_14_27.lc_trk_g2_3
 (22 8)  (730 440)  (730 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (731 440)  (731 440)  routing T_14_27.sp4_h_r_35 <X> T_14_27.lc_trk_g2_3
 (24 8)  (732 440)  (732 440)  routing T_14_27.sp4_h_r_35 <X> T_14_27.lc_trk_g2_3
 (26 8)  (734 440)  (734 440)  routing T_14_27.lc_trk_g2_4 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 440)  (737 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 440)  (740 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 440)  (741 440)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 440)  (742 440)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 440)  (744 440)  LC_4 Logic Functioning bit
 (37 8)  (745 440)  (745 440)  LC_4 Logic Functioning bit
 (40 8)  (748 440)  (748 440)  LC_4 Logic Functioning bit
 (41 8)  (749 440)  (749 440)  LC_4 Logic Functioning bit
 (45 8)  (753 440)  (753 440)  LC_4 Logic Functioning bit
 (50 8)  (758 440)  (758 440)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (714 441)  (714 441)  routing T_14_27.sp4_h_l_43 <X> T_14_27.sp4_h_r_6
 (9 9)  (717 441)  (717 441)  routing T_14_27.sp4_v_t_46 <X> T_14_27.sp4_v_b_7
 (10 9)  (718 441)  (718 441)  routing T_14_27.sp4_v_t_46 <X> T_14_27.sp4_v_b_7
 (18 9)  (726 441)  (726 441)  routing T_14_27.sp4_h_r_25 <X> T_14_27.lc_trk_g2_1
 (22 9)  (730 441)  (730 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (731 441)  (731 441)  routing T_14_27.sp12_v_t_9 <X> T_14_27.lc_trk_g2_2
 (28 9)  (736 441)  (736 441)  routing T_14_27.lc_trk_g2_4 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 441)  (737 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 441)  (738 441)  routing T_14_27.lc_trk_g0_3 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (38 9)  (746 441)  (746 441)  LC_4 Logic Functioning bit
 (39 9)  (747 441)  (747 441)  LC_4 Logic Functioning bit
 (42 9)  (750 441)  (750 441)  LC_4 Logic Functioning bit
 (43 9)  (751 441)  (751 441)  LC_4 Logic Functioning bit
 (4 10)  (712 442)  (712 442)  routing T_14_27.sp4_v_b_6 <X> T_14_27.sp4_v_t_43
 (17 10)  (725 442)  (725 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 442)  (726 442)  routing T_14_27.wire_logic_cluster/lc_5/out <X> T_14_27.lc_trk_g2_5
 (22 10)  (730 442)  (730 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 442)  (731 442)  routing T_14_27.sp4_h_r_31 <X> T_14_27.lc_trk_g2_7
 (24 10)  (732 442)  (732 442)  routing T_14_27.sp4_h_r_31 <X> T_14_27.lc_trk_g2_7
 (25 10)  (733 442)  (733 442)  routing T_14_27.sp4_v_b_38 <X> T_14_27.lc_trk_g2_6
 (27 10)  (735 442)  (735 442)  routing T_14_27.lc_trk_g1_3 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 442)  (737 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 442)  (739 442)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 442)  (740 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 442)  (741 442)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 442)  (742 442)  routing T_14_27.lc_trk_g3_5 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 442)  (748 442)  LC_5 Logic Functioning bit
 (41 10)  (749 442)  (749 442)  LC_5 Logic Functioning bit
 (42 10)  (750 442)  (750 442)  LC_5 Logic Functioning bit
 (43 10)  (751 442)  (751 442)  LC_5 Logic Functioning bit
 (45 10)  (753 442)  (753 442)  LC_5 Logic Functioning bit
 (8 11)  (716 443)  (716 443)  routing T_14_27.sp4_h_r_1 <X> T_14_27.sp4_v_t_42
 (9 11)  (717 443)  (717 443)  routing T_14_27.sp4_h_r_1 <X> T_14_27.sp4_v_t_42
 (10 11)  (718 443)  (718 443)  routing T_14_27.sp4_h_r_1 <X> T_14_27.sp4_v_t_42
 (15 11)  (723 443)  (723 443)  routing T_14_27.sp4_v_t_33 <X> T_14_27.lc_trk_g2_4
 (16 11)  (724 443)  (724 443)  routing T_14_27.sp4_v_t_33 <X> T_14_27.lc_trk_g2_4
 (17 11)  (725 443)  (725 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (19 11)  (727 443)  (727 443)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (729 443)  (729 443)  routing T_14_27.sp4_h_r_31 <X> T_14_27.lc_trk_g2_7
 (22 11)  (730 443)  (730 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 443)  (731 443)  routing T_14_27.sp4_v_b_38 <X> T_14_27.lc_trk_g2_6
 (25 11)  (733 443)  (733 443)  routing T_14_27.sp4_v_b_38 <X> T_14_27.lc_trk_g2_6
 (26 11)  (734 443)  (734 443)  routing T_14_27.lc_trk_g1_2 <X> T_14_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 443)  (735 443)  routing T_14_27.lc_trk_g1_2 <X> T_14_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 443)  (737 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 443)  (738 443)  routing T_14_27.lc_trk_g1_3 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 443)  (744 443)  LC_5 Logic Functioning bit
 (37 11)  (745 443)  (745 443)  LC_5 Logic Functioning bit
 (38 11)  (746 443)  (746 443)  LC_5 Logic Functioning bit
 (39 11)  (747 443)  (747 443)  LC_5 Logic Functioning bit
 (14 12)  (722 444)  (722 444)  routing T_14_27.sp4_v_b_24 <X> T_14_27.lc_trk_g3_0
 (15 12)  (723 444)  (723 444)  routing T_14_27.sp4_h_r_33 <X> T_14_27.lc_trk_g3_1
 (16 12)  (724 444)  (724 444)  routing T_14_27.sp4_h_r_33 <X> T_14_27.lc_trk_g3_1
 (17 12)  (725 444)  (725 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 444)  (726 444)  routing T_14_27.sp4_h_r_33 <X> T_14_27.lc_trk_g3_1
 (16 13)  (724 445)  (724 445)  routing T_14_27.sp4_v_b_24 <X> T_14_27.lc_trk_g3_0
 (17 13)  (725 445)  (725 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (16 14)  (724 446)  (724 446)  routing T_14_27.sp12_v_t_10 <X> T_14_27.lc_trk_g3_5
 (17 14)  (725 446)  (725 446)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (730 446)  (730 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (722 447)  (722 447)  routing T_14_27.sp4_r_v_b_44 <X> T_14_27.lc_trk_g3_4
 (17 15)  (725 447)  (725 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (729 447)  (729 447)  routing T_14_27.sp4_r_v_b_47 <X> T_14_27.lc_trk_g3_7


LogicTile_15_27

 (11 0)  (773 432)  (773 432)  routing T_15_27.sp4_v_t_46 <X> T_15_27.sp4_v_b_2
 (16 0)  (778 432)  (778 432)  routing T_15_27.sp12_h_r_9 <X> T_15_27.lc_trk_g0_1
 (17 0)  (779 432)  (779 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (784 432)  (784 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (788 432)  (788 432)  routing T_15_27.lc_trk_g0_6 <X> T_15_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 432)  (789 432)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 432)  (790 432)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 432)  (791 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 432)  (792 432)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 432)  (794 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 432)  (798 432)  LC_0 Logic Functioning bit
 (38 0)  (800 432)  (800 432)  LC_0 Logic Functioning bit
 (41 0)  (803 432)  (803 432)  LC_0 Logic Functioning bit
 (43 0)  (805 432)  (805 432)  LC_0 Logic Functioning bit
 (12 1)  (774 433)  (774 433)  routing T_15_27.sp4_v_t_46 <X> T_15_27.sp4_v_b_2
 (26 1)  (788 433)  (788 433)  routing T_15_27.lc_trk_g0_6 <X> T_15_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 433)  (791 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 433)  (792 433)  routing T_15_27.lc_trk_g3_6 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 433)  (793 433)  routing T_15_27.lc_trk_g0_3 <X> T_15_27.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 433)  (799 433)  LC_0 Logic Functioning bit
 (39 1)  (801 433)  (801 433)  LC_0 Logic Functioning bit
 (41 1)  (803 433)  (803 433)  LC_0 Logic Functioning bit
 (43 1)  (805 433)  (805 433)  LC_0 Logic Functioning bit
 (0 2)  (762 434)  (762 434)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (787 434)  (787 434)  routing T_15_27.sp4_h_r_14 <X> T_15_27.lc_trk_g0_6
 (27 2)  (789 434)  (789 434)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 434)  (790 434)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 434)  (791 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 434)  (793 434)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 434)  (794 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 434)  (795 434)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 434)  (798 434)  LC_1 Logic Functioning bit
 (37 2)  (799 434)  (799 434)  LC_1 Logic Functioning bit
 (41 2)  (803 434)  (803 434)  LC_1 Logic Functioning bit
 (43 2)  (805 434)  (805 434)  LC_1 Logic Functioning bit
 (50 2)  (812 434)  (812 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 435)  (762 435)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (22 3)  (784 435)  (784 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 435)  (785 435)  routing T_15_27.sp4_h_r_14 <X> T_15_27.lc_trk_g0_6
 (24 3)  (786 435)  (786 435)  routing T_15_27.sp4_h_r_14 <X> T_15_27.lc_trk_g0_6
 (26 3)  (788 435)  (788 435)  routing T_15_27.lc_trk_g0_3 <X> T_15_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 435)  (791 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 435)  (792 435)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 435)  (798 435)  LC_1 Logic Functioning bit
 (37 3)  (799 435)  (799 435)  LC_1 Logic Functioning bit
 (21 4)  (783 436)  (783 436)  routing T_15_27.sp4_h_r_19 <X> T_15_27.lc_trk_g1_3
 (22 4)  (784 436)  (784 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 436)  (785 436)  routing T_15_27.sp4_h_r_19 <X> T_15_27.lc_trk_g1_3
 (24 4)  (786 436)  (786 436)  routing T_15_27.sp4_h_r_19 <X> T_15_27.lc_trk_g1_3
 (25 4)  (787 436)  (787 436)  routing T_15_27.sp4_v_b_10 <X> T_15_27.lc_trk_g1_2
 (26 4)  (788 436)  (788 436)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 436)  (789 436)  routing T_15_27.lc_trk_g1_0 <X> T_15_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 436)  (791 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 436)  (794 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 436)  (795 436)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 436)  (796 436)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 436)  (798 436)  LC_2 Logic Functioning bit
 (37 4)  (799 436)  (799 436)  LC_2 Logic Functioning bit
 (50 4)  (812 436)  (812 436)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 437)  (777 437)  routing T_15_27.sp4_v_t_5 <X> T_15_27.lc_trk_g1_0
 (16 5)  (778 437)  (778 437)  routing T_15_27.sp4_v_t_5 <X> T_15_27.lc_trk_g1_0
 (17 5)  (779 437)  (779 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (783 437)  (783 437)  routing T_15_27.sp4_h_r_19 <X> T_15_27.lc_trk_g1_3
 (22 5)  (784 437)  (784 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (785 437)  (785 437)  routing T_15_27.sp4_v_b_10 <X> T_15_27.lc_trk_g1_2
 (25 5)  (787 437)  (787 437)  routing T_15_27.sp4_v_b_10 <X> T_15_27.lc_trk_g1_2
 (28 5)  (790 437)  (790 437)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 437)  (791 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 437)  (793 437)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 437)  (798 437)  LC_2 Logic Functioning bit
 (37 5)  (799 437)  (799 437)  LC_2 Logic Functioning bit
 (41 5)  (803 437)  (803 437)  LC_2 Logic Functioning bit
 (43 5)  (805 437)  (805 437)  LC_2 Logic Functioning bit
 (5 6)  (767 438)  (767 438)  routing T_15_27.sp4_v_t_44 <X> T_15_27.sp4_h_l_38
 (6 6)  (768 438)  (768 438)  routing T_15_27.sp4_h_l_47 <X> T_15_27.sp4_v_t_38
 (14 6)  (776 438)  (776 438)  routing T_15_27.sp4_h_l_1 <X> T_15_27.lc_trk_g1_4
 (3 7)  (765 439)  (765 439)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_v_t_23
 (4 7)  (766 439)  (766 439)  routing T_15_27.sp4_v_t_44 <X> T_15_27.sp4_h_l_38
 (6 7)  (768 439)  (768 439)  routing T_15_27.sp4_v_t_44 <X> T_15_27.sp4_h_l_38
 (15 7)  (777 439)  (777 439)  routing T_15_27.sp4_h_l_1 <X> T_15_27.lc_trk_g1_4
 (16 7)  (778 439)  (778 439)  routing T_15_27.sp4_h_l_1 <X> T_15_27.lc_trk_g1_4
 (17 7)  (779 439)  (779 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 8)  (789 440)  (789 440)  routing T_15_27.lc_trk_g1_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 440)  (791 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 440)  (792 440)  routing T_15_27.lc_trk_g1_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 440)  (794 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 440)  (796 440)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 440)  (799 440)  LC_4 Logic Functioning bit
 (39 8)  (801 440)  (801 440)  LC_4 Logic Functioning bit
 (41 8)  (803 440)  (803 440)  LC_4 Logic Functioning bit
 (43 8)  (805 440)  (805 440)  LC_4 Logic Functioning bit
 (51 8)  (813 440)  (813 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (815 440)  (815 440)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (31 9)  (793 441)  (793 441)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 441)  (799 441)  LC_4 Logic Functioning bit
 (39 9)  (801 441)  (801 441)  LC_4 Logic Functioning bit
 (41 9)  (803 441)  (803 441)  LC_4 Logic Functioning bit
 (43 9)  (805 441)  (805 441)  LC_4 Logic Functioning bit
 (14 10)  (776 442)  (776 442)  routing T_15_27.sp4_h_r_36 <X> T_15_27.lc_trk_g2_4
 (25 10)  (787 442)  (787 442)  routing T_15_27.sp4_v_b_38 <X> T_15_27.lc_trk_g2_6
 (31 10)  (793 442)  (793 442)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 442)  (794 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 442)  (795 442)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 442)  (799 442)  LC_5 Logic Functioning bit
 (39 10)  (801 442)  (801 442)  LC_5 Logic Functioning bit
 (15 11)  (777 443)  (777 443)  routing T_15_27.sp4_h_r_36 <X> T_15_27.lc_trk_g2_4
 (16 11)  (778 443)  (778 443)  routing T_15_27.sp4_h_r_36 <X> T_15_27.lc_trk_g2_4
 (17 11)  (779 443)  (779 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (784 443)  (784 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 443)  (785 443)  routing T_15_27.sp4_v_b_38 <X> T_15_27.lc_trk_g2_6
 (25 11)  (787 443)  (787 443)  routing T_15_27.sp4_v_b_38 <X> T_15_27.lc_trk_g2_6
 (26 11)  (788 443)  (788 443)  routing T_15_27.lc_trk_g0_3 <X> T_15_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 443)  (791 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 443)  (793 443)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 443)  (798 443)  LC_5 Logic Functioning bit
 (38 11)  (800 443)  (800 443)  LC_5 Logic Functioning bit
 (4 12)  (766 444)  (766 444)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_9
 (22 12)  (784 444)  (784 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (787 444)  (787 444)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g3_2
 (26 12)  (788 444)  (788 444)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 444)  (789 444)  routing T_15_27.lc_trk_g3_0 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 444)  (790 444)  routing T_15_27.lc_trk_g3_0 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 444)  (791 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 444)  (794 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 444)  (795 444)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 444)  (796 444)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (43 12)  (805 444)  (805 444)  LC_6 Logic Functioning bit
 (46 12)  (808 444)  (808 444)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (812 444)  (812 444)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (767 445)  (767 445)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_9
 (14 13)  (776 445)  (776 445)  routing T_15_27.tnl_op_0 <X> T_15_27.lc_trk_g3_0
 (15 13)  (777 445)  (777 445)  routing T_15_27.tnl_op_0 <X> T_15_27.lc_trk_g3_0
 (17 13)  (779 445)  (779 445)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (783 445)  (783 445)  routing T_15_27.sp4_r_v_b_43 <X> T_15_27.lc_trk_g3_3
 (22 13)  (784 445)  (784 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 445)  (785 445)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g3_2
 (24 13)  (786 445)  (786 445)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g3_2
 (25 13)  (787 445)  (787 445)  routing T_15_27.sp4_h_r_42 <X> T_15_27.lc_trk_g3_2
 (28 13)  (790 445)  (790 445)  routing T_15_27.lc_trk_g2_4 <X> T_15_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 445)  (791 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 445)  (793 445)  routing T_15_27.lc_trk_g3_2 <X> T_15_27.wire_logic_cluster/lc_6/in_3
 (41 13)  (803 445)  (803 445)  LC_6 Logic Functioning bit
 (42 13)  (804 445)  (804 445)  LC_6 Logic Functioning bit
 (43 13)  (805 445)  (805 445)  LC_6 Logic Functioning bit
 (21 14)  (783 446)  (783 446)  routing T_15_27.wire_logic_cluster/lc_7/out <X> T_15_27.lc_trk_g3_7
 (22 14)  (784 446)  (784 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 446)  (789 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 446)  (790 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 446)  (791 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 446)  (792 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 446)  (794 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 446)  (796 446)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 446)  (798 446)  LC_7 Logic Functioning bit
 (38 14)  (800 446)  (800 446)  LC_7 Logic Functioning bit
 (45 14)  (807 446)  (807 446)  LC_7 Logic Functioning bit
 (22 15)  (784 447)  (784 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 447)  (785 447)  routing T_15_27.sp4_v_b_46 <X> T_15_27.lc_trk_g3_6
 (24 15)  (786 447)  (786 447)  routing T_15_27.sp4_v_b_46 <X> T_15_27.lc_trk_g3_6
 (29 15)  (791 447)  (791 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 447)  (792 447)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 447)  (793 447)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 447)  (798 447)  LC_7 Logic Functioning bit
 (37 15)  (799 447)  (799 447)  LC_7 Logic Functioning bit
 (38 15)  (800 447)  (800 447)  LC_7 Logic Functioning bit
 (39 15)  (801 447)  (801 447)  LC_7 Logic Functioning bit
 (41 15)  (803 447)  (803 447)  LC_7 Logic Functioning bit
 (43 15)  (805 447)  (805 447)  LC_7 Logic Functioning bit
 (52 15)  (814 447)  (814 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_27

 (15 0)  (831 432)  (831 432)  routing T_16_27.sp4_h_r_9 <X> T_16_27.lc_trk_g0_1
 (16 0)  (832 432)  (832 432)  routing T_16_27.sp4_h_r_9 <X> T_16_27.lc_trk_g0_1
 (17 0)  (833 432)  (833 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 432)  (834 432)  routing T_16_27.sp4_h_r_9 <X> T_16_27.lc_trk_g0_1
 (26 0)  (842 432)  (842 432)  routing T_16_27.lc_trk_g0_4 <X> T_16_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 432)  (845 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 432)  (846 432)  routing T_16_27.lc_trk_g0_7 <X> T_16_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 432)  (847 432)  routing T_16_27.lc_trk_g1_4 <X> T_16_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 432)  (848 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 432)  (850 432)  routing T_16_27.lc_trk_g1_4 <X> T_16_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 432)  (851 432)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.input_2_0
 (36 0)  (852 432)  (852 432)  LC_0 Logic Functioning bit
 (37 0)  (853 432)  (853 432)  LC_0 Logic Functioning bit
 (39 0)  (855 432)  (855 432)  LC_0 Logic Functioning bit
 (41 0)  (857 432)  (857 432)  LC_0 Logic Functioning bit
 (43 0)  (859 432)  (859 432)  LC_0 Logic Functioning bit
 (29 1)  (845 433)  (845 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 433)  (846 433)  routing T_16_27.lc_trk_g0_7 <X> T_16_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 433)  (848 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 433)  (850 433)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.input_2_0
 (35 1)  (851 433)  (851 433)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.input_2_0
 (36 1)  (852 433)  (852 433)  LC_0 Logic Functioning bit
 (37 1)  (853 433)  (853 433)  LC_0 Logic Functioning bit
 (39 1)  (855 433)  (855 433)  LC_0 Logic Functioning bit
 (0 2)  (816 434)  (816 434)  routing T_16_27.glb_netwk_3 <X> T_16_27.wire_logic_cluster/lc_7/clk
 (2 2)  (818 434)  (818 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (828 434)  (828 434)  routing T_16_27.sp4_v_t_39 <X> T_16_27.sp4_h_l_39
 (14 2)  (830 434)  (830 434)  routing T_16_27.wire_logic_cluster/lc_4/out <X> T_16_27.lc_trk_g0_4
 (22 2)  (838 434)  (838 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 434)  (839 434)  routing T_16_27.sp4_h_r_7 <X> T_16_27.lc_trk_g0_7
 (24 2)  (840 434)  (840 434)  routing T_16_27.sp4_h_r_7 <X> T_16_27.lc_trk_g0_7
 (26 2)  (842 434)  (842 434)  routing T_16_27.lc_trk_g0_7 <X> T_16_27.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 434)  (844 434)  routing T_16_27.lc_trk_g2_0 <X> T_16_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 434)  (845 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 434)  (847 434)  routing T_16_27.lc_trk_g1_5 <X> T_16_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 434)  (848 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 434)  (850 434)  routing T_16_27.lc_trk_g1_5 <X> T_16_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 434)  (852 434)  LC_1 Logic Functioning bit
 (37 2)  (853 434)  (853 434)  LC_1 Logic Functioning bit
 (43 2)  (859 434)  (859 434)  LC_1 Logic Functioning bit
 (50 2)  (866 434)  (866 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 435)  (816 435)  routing T_16_27.glb_netwk_3 <X> T_16_27.wire_logic_cluster/lc_7/clk
 (8 3)  (824 435)  (824 435)  routing T_16_27.sp4_h_l_36 <X> T_16_27.sp4_v_t_36
 (11 3)  (827 435)  (827 435)  routing T_16_27.sp4_v_t_39 <X> T_16_27.sp4_h_l_39
 (17 3)  (833 435)  (833 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (837 435)  (837 435)  routing T_16_27.sp4_h_r_7 <X> T_16_27.lc_trk_g0_7
 (26 3)  (842 435)  (842 435)  routing T_16_27.lc_trk_g0_7 <X> T_16_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 435)  (845 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 435)  (852 435)  LC_1 Logic Functioning bit
 (37 3)  (853 435)  (853 435)  LC_1 Logic Functioning bit
 (38 3)  (854 435)  (854 435)  LC_1 Logic Functioning bit
 (41 3)  (857 435)  (857 435)  LC_1 Logic Functioning bit
 (42 3)  (858 435)  (858 435)  LC_1 Logic Functioning bit
 (9 4)  (825 436)  (825 436)  routing T_16_27.sp4_h_l_36 <X> T_16_27.sp4_h_r_4
 (10 4)  (826 436)  (826 436)  routing T_16_27.sp4_h_l_36 <X> T_16_27.sp4_h_r_4
 (21 4)  (837 436)  (837 436)  routing T_16_27.wire_logic_cluster/lc_3/out <X> T_16_27.lc_trk_g1_3
 (22 4)  (838 436)  (838 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 436)  (843 436)  routing T_16_27.lc_trk_g1_0 <X> T_16_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 436)  (845 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 436)  (847 436)  routing T_16_27.lc_trk_g2_5 <X> T_16_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 436)  (848 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 436)  (849 436)  routing T_16_27.lc_trk_g2_5 <X> T_16_27.wire_logic_cluster/lc_2/in_3
 (42 4)  (858 436)  (858 436)  LC_2 Logic Functioning bit
 (50 4)  (866 436)  (866 436)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 437)  (830 437)  routing T_16_27.top_op_0 <X> T_16_27.lc_trk_g1_0
 (15 5)  (831 437)  (831 437)  routing T_16_27.top_op_0 <X> T_16_27.lc_trk_g1_0
 (17 5)  (833 437)  (833 437)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (842 437)  (842 437)  routing T_16_27.lc_trk_g3_3 <X> T_16_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 437)  (843 437)  routing T_16_27.lc_trk_g3_3 <X> T_16_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 437)  (844 437)  routing T_16_27.lc_trk_g3_3 <X> T_16_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 437)  (845 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 437)  (852 437)  LC_2 Logic Functioning bit
 (38 5)  (854 437)  (854 437)  LC_2 Logic Functioning bit
 (43 5)  (859 437)  (859 437)  LC_2 Logic Functioning bit
 (6 6)  (822 438)  (822 438)  routing T_16_27.sp4_v_b_0 <X> T_16_27.sp4_v_t_38
 (17 6)  (833 438)  (833 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 438)  (834 438)  routing T_16_27.wire_logic_cluster/lc_5/out <X> T_16_27.lc_trk_g1_5
 (21 6)  (837 438)  (837 438)  routing T_16_27.wire_logic_cluster/lc_7/out <X> T_16_27.lc_trk_g1_7
 (22 6)  (838 438)  (838 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 438)  (842 438)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_3/in_0
 (32 6)  (848 438)  (848 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 438)  (850 438)  routing T_16_27.lc_trk_g1_3 <X> T_16_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 438)  (852 438)  LC_3 Logic Functioning bit
 (37 6)  (853 438)  (853 438)  LC_3 Logic Functioning bit
 (39 6)  (855 438)  (855 438)  LC_3 Logic Functioning bit
 (43 6)  (859 438)  (859 438)  LC_3 Logic Functioning bit
 (45 6)  (861 438)  (861 438)  LC_3 Logic Functioning bit
 (50 6)  (866 438)  (866 438)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (821 439)  (821 439)  routing T_16_27.sp4_v_b_0 <X> T_16_27.sp4_v_t_38
 (14 7)  (830 439)  (830 439)  routing T_16_27.sp4_h_r_4 <X> T_16_27.lc_trk_g1_4
 (15 7)  (831 439)  (831 439)  routing T_16_27.sp4_h_r_4 <X> T_16_27.lc_trk_g1_4
 (16 7)  (832 439)  (832 439)  routing T_16_27.sp4_h_r_4 <X> T_16_27.lc_trk_g1_4
 (17 7)  (833 439)  (833 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (842 439)  (842 439)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 439)  (843 439)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 439)  (844 439)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 439)  (845 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 439)  (847 439)  routing T_16_27.lc_trk_g1_3 <X> T_16_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 439)  (852 439)  LC_3 Logic Functioning bit
 (37 7)  (853 439)  (853 439)  LC_3 Logic Functioning bit
 (38 7)  (854 439)  (854 439)  LC_3 Logic Functioning bit
 (42 7)  (858 439)  (858 439)  LC_3 Logic Functioning bit
 (48 7)  (864 439)  (864 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (824 440)  (824 440)  routing T_16_27.sp4_h_l_42 <X> T_16_27.sp4_h_r_7
 (14 8)  (830 440)  (830 440)  routing T_16_27.sp4_v_b_24 <X> T_16_27.lc_trk_g2_0
 (21 8)  (837 440)  (837 440)  routing T_16_27.sp4_v_t_14 <X> T_16_27.lc_trk_g2_3
 (22 8)  (838 440)  (838 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 440)  (839 440)  routing T_16_27.sp4_v_t_14 <X> T_16_27.lc_trk_g2_3
 (29 8)  (845 440)  (845 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 440)  (848 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 440)  (849 440)  routing T_16_27.lc_trk_g2_3 <X> T_16_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 440)  (852 440)  LC_4 Logic Functioning bit
 (38 8)  (854 440)  (854 440)  LC_4 Logic Functioning bit
 (16 9)  (832 441)  (832 441)  routing T_16_27.sp4_v_b_24 <X> T_16_27.lc_trk_g2_0
 (17 9)  (833 441)  (833 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (31 9)  (847 441)  (847 441)  routing T_16_27.lc_trk_g2_3 <X> T_16_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 441)  (852 441)  LC_4 Logic Functioning bit
 (38 9)  (854 441)  (854 441)  LC_4 Logic Functioning bit
 (14 10)  (830 442)  (830 442)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g2_4
 (15 10)  (831 442)  (831 442)  routing T_16_27.sp4_h_l_16 <X> T_16_27.lc_trk_g2_5
 (16 10)  (832 442)  (832 442)  routing T_16_27.sp4_h_l_16 <X> T_16_27.lc_trk_g2_5
 (17 10)  (833 442)  (833 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (32 10)  (848 442)  (848 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 442)  (849 442)  routing T_16_27.lc_trk_g3_1 <X> T_16_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 442)  (850 442)  routing T_16_27.lc_trk_g3_1 <X> T_16_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 442)  (852 442)  LC_5 Logic Functioning bit
 (38 10)  (854 442)  (854 442)  LC_5 Logic Functioning bit
 (8 11)  (824 443)  (824 443)  routing T_16_27.sp4_h_l_42 <X> T_16_27.sp4_v_t_42
 (12 11)  (828 443)  (828 443)  routing T_16_27.sp4_h_l_45 <X> T_16_27.sp4_v_t_45
 (15 11)  (831 443)  (831 443)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g2_4
 (16 11)  (832 443)  (832 443)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g2_4
 (17 11)  (833 443)  (833 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (834 443)  (834 443)  routing T_16_27.sp4_h_l_16 <X> T_16_27.lc_trk_g2_5
 (26 11)  (842 443)  (842 443)  routing T_16_27.lc_trk_g2_3 <X> T_16_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 443)  (844 443)  routing T_16_27.lc_trk_g2_3 <X> T_16_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 443)  (845 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 443)  (853 443)  LC_5 Logic Functioning bit
 (39 11)  (855 443)  (855 443)  LC_5 Logic Functioning bit
 (15 12)  (831 444)  (831 444)  routing T_16_27.sp4_v_t_28 <X> T_16_27.lc_trk_g3_1
 (16 12)  (832 444)  (832 444)  routing T_16_27.sp4_v_t_28 <X> T_16_27.lc_trk_g3_1
 (17 12)  (833 444)  (833 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 444)  (837 444)  routing T_16_27.sp4_h_r_43 <X> T_16_27.lc_trk_g3_3
 (22 12)  (838 444)  (838 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 444)  (839 444)  routing T_16_27.sp4_h_r_43 <X> T_16_27.lc_trk_g3_3
 (24 12)  (840 444)  (840 444)  routing T_16_27.sp4_h_r_43 <X> T_16_27.lc_trk_g3_3
 (6 13)  (822 445)  (822 445)  routing T_16_27.sp4_h_l_44 <X> T_16_27.sp4_h_r_9
 (21 13)  (837 445)  (837 445)  routing T_16_27.sp4_h_r_43 <X> T_16_27.lc_trk_g3_3
 (12 14)  (828 446)  (828 446)  routing T_16_27.sp4_v_t_46 <X> T_16_27.sp4_h_l_46
 (15 14)  (831 446)  (831 446)  routing T_16_27.sp4_h_r_45 <X> T_16_27.lc_trk_g3_5
 (16 14)  (832 446)  (832 446)  routing T_16_27.sp4_h_r_45 <X> T_16_27.lc_trk_g3_5
 (17 14)  (833 446)  (833 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 446)  (834 446)  routing T_16_27.sp4_h_r_45 <X> T_16_27.lc_trk_g3_5
 (27 14)  (843 446)  (843 446)  routing T_16_27.lc_trk_g3_5 <X> T_16_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 446)  (844 446)  routing T_16_27.lc_trk_g3_5 <X> T_16_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 446)  (845 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 446)  (846 446)  routing T_16_27.lc_trk_g3_5 <X> T_16_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 446)  (847 446)  routing T_16_27.lc_trk_g2_4 <X> T_16_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 446)  (848 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 446)  (849 446)  routing T_16_27.lc_trk_g2_4 <X> T_16_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 446)  (852 446)  LC_7 Logic Functioning bit
 (38 14)  (854 446)  (854 446)  LC_7 Logic Functioning bit
 (9 15)  (825 447)  (825 447)  routing T_16_27.sp4_v_b_10 <X> T_16_27.sp4_v_t_47
 (11 15)  (827 447)  (827 447)  routing T_16_27.sp4_v_t_46 <X> T_16_27.sp4_h_l_46
 (18 15)  (834 447)  (834 447)  routing T_16_27.sp4_h_r_45 <X> T_16_27.lc_trk_g3_5
 (22 15)  (838 447)  (838 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (842 447)  (842 447)  routing T_16_27.lc_trk_g2_3 <X> T_16_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 447)  (844 447)  routing T_16_27.lc_trk_g2_3 <X> T_16_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 447)  (845 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 447)  (852 447)  LC_7 Logic Functioning bit
 (37 15)  (853 447)  (853 447)  LC_7 Logic Functioning bit
 (38 15)  (854 447)  (854 447)  LC_7 Logic Functioning bit
 (39 15)  (855 447)  (855 447)  LC_7 Logic Functioning bit
 (41 15)  (857 447)  (857 447)  LC_7 Logic Functioning bit
 (43 15)  (859 447)  (859 447)  LC_7 Logic Functioning bit


LogicTile_17_27

 (3 2)  (877 434)  (877 434)  routing T_17_27.sp12_v_t_23 <X> T_17_27.sp12_h_l_23
 (10 3)  (884 435)  (884 435)  routing T_17_27.sp4_h_l_45 <X> T_17_27.sp4_v_t_36


IO_Tile_0_26

 (13 0)  (4 416)  (4 416)  routing T_0_26.span4_vert_b_0 <X> T_0_26.span4_horz_1
 (14 0)  (3 416)  (3 416)  routing T_0_26.span4_vert_b_0 <X> T_0_26.span4_horz_1


LogicTile_1_26

 (16 0)  (34 416)  (34 416)  routing T_1_26.sp4_v_b_9 <X> T_1_26.lc_trk_g0_1
 (17 0)  (35 416)  (35 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (36 416)  (36 416)  routing T_1_26.sp4_v_b_9 <X> T_1_26.lc_trk_g0_1
 (22 0)  (40 416)  (40 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 416)  (41 416)  routing T_1_26.sp4_h_r_3 <X> T_1_26.lc_trk_g0_3
 (24 0)  (42 416)  (42 416)  routing T_1_26.sp4_h_r_3 <X> T_1_26.lc_trk_g0_3
 (29 0)  (47 416)  (47 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 416)  (49 416)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 416)  (50 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 416)  (51 416)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 416)  (54 416)  LC_0 Logic Functioning bit
 (37 0)  (55 416)  (55 416)  LC_0 Logic Functioning bit
 (38 0)  (56 416)  (56 416)  LC_0 Logic Functioning bit
 (41 0)  (59 416)  (59 416)  LC_0 Logic Functioning bit
 (43 0)  (61 416)  (61 416)  LC_0 Logic Functioning bit
 (18 1)  (36 417)  (36 417)  routing T_1_26.sp4_v_b_9 <X> T_1_26.lc_trk_g0_1
 (21 1)  (39 417)  (39 417)  routing T_1_26.sp4_h_r_3 <X> T_1_26.lc_trk_g0_3
 (26 1)  (44 417)  (44 417)  routing T_1_26.lc_trk_g2_2 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 417)  (46 417)  routing T_1_26.lc_trk_g2_2 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 417)  (47 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 417)  (50 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 417)  (52 417)  routing T_1_26.lc_trk_g1_1 <X> T_1_26.input_2_0
 (36 1)  (54 417)  (54 417)  LC_0 Logic Functioning bit
 (51 1)  (69 417)  (69 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 418)  (18 418)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (20 418)  (20 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (35 418)  (35 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (39 418)  (39 418)  routing T_1_26.sp12_h_l_4 <X> T_1_26.lc_trk_g0_7
 (22 2)  (40 418)  (40 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (42 418)  (42 418)  routing T_1_26.sp12_h_l_4 <X> T_1_26.lc_trk_g0_7
 (26 2)  (44 418)  (44 418)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.wire_logic_cluster/lc_1/in_0
 (32 2)  (50 418)  (50 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 418)  (51 418)  routing T_1_26.lc_trk_g2_2 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (42 2)  (60 418)  (60 418)  LC_1 Logic Functioning bit
 (0 3)  (18 419)  (18 419)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (14 3)  (32 419)  (32 419)  routing T_1_26.sp4_r_v_b_28 <X> T_1_26.lc_trk_g0_4
 (17 3)  (35 419)  (35 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (36 419)  (36 419)  routing T_1_26.sp4_r_v_b_29 <X> T_1_26.lc_trk_g0_5
 (21 3)  (39 419)  (39 419)  routing T_1_26.sp12_h_l_4 <X> T_1_26.lc_trk_g0_7
 (28 3)  (46 419)  (46 419)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 419)  (47 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 419)  (49 419)  routing T_1_26.lc_trk_g2_2 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 419)  (50 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (53 419)  (53 419)  routing T_1_26.lc_trk_g0_3 <X> T_1_26.input_2_1
 (43 3)  (61 419)  (61 419)  LC_1 Logic Functioning bit
 (15 4)  (33 420)  (33 420)  routing T_1_26.sp4_h_r_9 <X> T_1_26.lc_trk_g1_1
 (16 4)  (34 420)  (34 420)  routing T_1_26.sp4_h_r_9 <X> T_1_26.lc_trk_g1_1
 (17 4)  (35 420)  (35 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (36 420)  (36 420)  routing T_1_26.sp4_h_r_9 <X> T_1_26.lc_trk_g1_1
 (21 4)  (39 420)  (39 420)  routing T_1_26.wire_logic_cluster/lc_3/out <X> T_1_26.lc_trk_g1_3
 (22 4)  (40 420)  (40 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 420)  (43 420)  routing T_1_26.wire_logic_cluster/lc_2/out <X> T_1_26.lc_trk_g1_2
 (26 4)  (44 420)  (44 420)  routing T_1_26.lc_trk_g0_4 <X> T_1_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 420)  (45 420)  routing T_1_26.lc_trk_g1_2 <X> T_1_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 420)  (47 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 420)  (49 420)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 420)  (50 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 420)  (52 420)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 420)  (54 420)  LC_2 Logic Functioning bit
 (38 4)  (56 420)  (56 420)  LC_2 Logic Functioning bit
 (41 4)  (59 420)  (59 420)  LC_2 Logic Functioning bit
 (43 4)  (61 420)  (61 420)  LC_2 Logic Functioning bit
 (45 4)  (63 420)  (63 420)  LC_2 Logic Functioning bit
 (53 4)  (71 420)  (71 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (40 421)  (40 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (47 421)  (47 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 421)  (48 421)  routing T_1_26.lc_trk_g1_2 <X> T_1_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 421)  (49 421)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (55 421)  (55 421)  LC_2 Logic Functioning bit
 (39 5)  (57 421)  (57 421)  LC_2 Logic Functioning bit
 (41 5)  (59 421)  (59 421)  LC_2 Logic Functioning bit
 (43 5)  (61 421)  (61 421)  LC_2 Logic Functioning bit
 (14 6)  (32 422)  (32 422)  routing T_1_26.wire_logic_cluster/lc_4/out <X> T_1_26.lc_trk_g1_4
 (17 6)  (35 422)  (35 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 422)  (36 422)  routing T_1_26.wire_logic_cluster/lc_5/out <X> T_1_26.lc_trk_g1_5
 (21 6)  (39 422)  (39 422)  routing T_1_26.wire_logic_cluster/lc_7/out <X> T_1_26.lc_trk_g1_7
 (22 6)  (40 422)  (40 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (43 422)  (43 422)  routing T_1_26.sp12_h_l_5 <X> T_1_26.lc_trk_g1_6
 (26 6)  (44 422)  (44 422)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 422)  (45 422)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 422)  (46 422)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 422)  (47 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 422)  (48 422)  routing T_1_26.lc_trk_g3_5 <X> T_1_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 422)  (50 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 422)  (52 422)  routing T_1_26.lc_trk_g1_3 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 422)  (54 422)  LC_3 Logic Functioning bit
 (37 6)  (55 422)  (55 422)  LC_3 Logic Functioning bit
 (38 6)  (56 422)  (56 422)  LC_3 Logic Functioning bit
 (39 6)  (57 422)  (57 422)  LC_3 Logic Functioning bit
 (41 6)  (59 422)  (59 422)  LC_3 Logic Functioning bit
 (43 6)  (61 422)  (61 422)  LC_3 Logic Functioning bit
 (45 6)  (63 422)  (63 422)  LC_3 Logic Functioning bit
 (17 7)  (35 423)  (35 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (40 423)  (40 423)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (42 423)  (42 423)  routing T_1_26.sp12_h_l_5 <X> T_1_26.lc_trk_g1_6
 (25 7)  (43 423)  (43 423)  routing T_1_26.sp12_h_l_5 <X> T_1_26.lc_trk_g1_6
 (26 7)  (44 423)  (44 423)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 423)  (45 423)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 423)  (47 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 423)  (49 423)  routing T_1_26.lc_trk_g1_3 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 423)  (54 423)  LC_3 Logic Functioning bit
 (38 7)  (56 423)  (56 423)  LC_3 Logic Functioning bit
 (51 7)  (69 423)  (69 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (44 424)  (44 424)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 424)  (45 424)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 424)  (47 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 424)  (48 424)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 424)  (49 424)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 424)  (50 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 424)  (52 424)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 424)  (54 424)  LC_4 Logic Functioning bit
 (38 8)  (56 424)  (56 424)  LC_4 Logic Functioning bit
 (41 8)  (59 424)  (59 424)  LC_4 Logic Functioning bit
 (43 8)  (61 424)  (61 424)  LC_4 Logic Functioning bit
 (45 8)  (63 424)  (63 424)  LC_4 Logic Functioning bit
 (22 9)  (40 425)  (40 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (41 425)  (41 425)  routing T_1_26.sp12_v_t_9 <X> T_1_26.lc_trk_g2_2
 (26 9)  (44 425)  (44 425)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 425)  (45 425)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 425)  (46 425)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 425)  (47 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 425)  (49 425)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (55 425)  (55 425)  LC_4 Logic Functioning bit
 (39 9)  (57 425)  (57 425)  LC_4 Logic Functioning bit
 (41 9)  (59 425)  (59 425)  LC_4 Logic Functioning bit
 (43 9)  (61 425)  (61 425)  LC_4 Logic Functioning bit
 (17 10)  (35 426)  (35 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (44 426)  (44 426)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 426)  (47 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 426)  (48 426)  routing T_1_26.lc_trk_g0_4 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 426)  (49 426)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 426)  (50 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 426)  (52 426)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 426)  (54 426)  LC_5 Logic Functioning bit
 (37 10)  (55 426)  (55 426)  LC_5 Logic Functioning bit
 (38 10)  (56 426)  (56 426)  LC_5 Logic Functioning bit
 (39 10)  (57 426)  (57 426)  LC_5 Logic Functioning bit
 (41 10)  (59 426)  (59 426)  LC_5 Logic Functioning bit
 (43 10)  (61 426)  (61 426)  LC_5 Logic Functioning bit
 (45 10)  (63 426)  (63 426)  LC_5 Logic Functioning bit
 (17 11)  (35 427)  (35 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (44 427)  (44 427)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 427)  (45 427)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 427)  (47 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 427)  (54 427)  LC_5 Logic Functioning bit
 (38 11)  (56 427)  (56 427)  LC_5 Logic Functioning bit
 (48 11)  (66 427)  (66 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (29 12)  (47 428)  (47 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 428)  (48 428)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 428)  (49 428)  routing T_1_26.lc_trk_g0_5 <X> T_1_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 428)  (50 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (55 428)  (55 428)  LC_6 Logic Functioning bit
 (39 12)  (57 428)  (57 428)  LC_6 Logic Functioning bit
 (41 12)  (59 428)  (59 428)  LC_6 Logic Functioning bit
 (43 12)  (61 428)  (61 428)  LC_6 Logic Functioning bit
 (51 12)  (69 428)  (69 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (48 429)  (48 429)  routing T_1_26.lc_trk_g0_7 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (37 13)  (55 429)  (55 429)  LC_6 Logic Functioning bit
 (39 13)  (57 429)  (57 429)  LC_6 Logic Functioning bit
 (41 13)  (59 429)  (59 429)  LC_6 Logic Functioning bit
 (43 13)  (61 429)  (61 429)  LC_6 Logic Functioning bit
 (13 14)  (31 430)  (31 430)  routing T_1_26.sp4_v_b_11 <X> T_1_26.sp4_v_t_46
 (15 14)  (33 430)  (33 430)  routing T_1_26.sp4_h_l_24 <X> T_1_26.lc_trk_g3_5
 (16 14)  (34 430)  (34 430)  routing T_1_26.sp4_h_l_24 <X> T_1_26.lc_trk_g3_5
 (17 14)  (35 430)  (35 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (36 430)  (36 430)  routing T_1_26.sp4_h_l_24 <X> T_1_26.lc_trk_g3_5
 (22 14)  (40 430)  (40 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (41 430)  (41 430)  routing T_1_26.sp4_v_b_47 <X> T_1_26.lc_trk_g3_7
 (24 14)  (42 430)  (42 430)  routing T_1_26.sp4_v_b_47 <X> T_1_26.lc_trk_g3_7
 (26 14)  (44 430)  (44 430)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 430)  (46 430)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 430)  (47 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 430)  (48 430)  routing T_1_26.lc_trk_g2_4 <X> T_1_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 430)  (49 430)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 430)  (50 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 430)  (52 430)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 430)  (54 430)  LC_7 Logic Functioning bit
 (37 14)  (55 430)  (55 430)  LC_7 Logic Functioning bit
 (38 14)  (56 430)  (56 430)  LC_7 Logic Functioning bit
 (39 14)  (57 430)  (57 430)  LC_7 Logic Functioning bit
 (41 14)  (59 430)  (59 430)  LC_7 Logic Functioning bit
 (43 14)  (61 430)  (61 430)  LC_7 Logic Functioning bit
 (45 14)  (63 430)  (63 430)  LC_7 Logic Functioning bit
 (26 15)  (44 431)  (44 431)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 431)  (45 431)  routing T_1_26.lc_trk_g1_6 <X> T_1_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 431)  (47 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 431)  (49 431)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 431)  (54 431)  LC_7 Logic Functioning bit
 (38 15)  (56 431)  (56 431)  LC_7 Logic Functioning bit
 (52 15)  (70 431)  (70 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_26

 (6 0)  (78 416)  (78 416)  routing T_2_26.sp4_h_r_7 <X> T_2_26.sp4_v_b_0
 (15 0)  (87 416)  (87 416)  routing T_2_26.sp4_h_l_4 <X> T_2_26.lc_trk_g0_1
 (16 0)  (88 416)  (88 416)  routing T_2_26.sp4_h_l_4 <X> T_2_26.lc_trk_g0_1
 (17 0)  (89 416)  (89 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 416)  (90 416)  routing T_2_26.sp4_h_l_4 <X> T_2_26.lc_trk_g0_1
 (22 0)  (94 416)  (94 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (95 416)  (95 416)  routing T_2_26.sp4_h_r_3 <X> T_2_26.lc_trk_g0_3
 (24 0)  (96 416)  (96 416)  routing T_2_26.sp4_h_r_3 <X> T_2_26.lc_trk_g0_3
 (26 0)  (98 416)  (98 416)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 416)  (101 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 416)  (104 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 416)  (106 416)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 416)  (108 416)  LC_0 Logic Functioning bit
 (37 0)  (109 416)  (109 416)  LC_0 Logic Functioning bit
 (38 0)  (110 416)  (110 416)  LC_0 Logic Functioning bit
 (39 0)  (111 416)  (111 416)  LC_0 Logic Functioning bit
 (41 0)  (113 416)  (113 416)  LC_0 Logic Functioning bit
 (43 0)  (115 416)  (115 416)  LC_0 Logic Functioning bit
 (45 0)  (117 416)  (117 416)  LC_0 Logic Functioning bit
 (51 0)  (123 416)  (123 416)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (80 417)  (80 417)  routing T_2_26.sp4_v_t_47 <X> T_2_26.sp4_v_b_1
 (10 1)  (82 417)  (82 417)  routing T_2_26.sp4_v_t_47 <X> T_2_26.sp4_v_b_1
 (18 1)  (90 417)  (90 417)  routing T_2_26.sp4_h_l_4 <X> T_2_26.lc_trk_g0_1
 (21 1)  (93 417)  (93 417)  routing T_2_26.sp4_h_r_3 <X> T_2_26.lc_trk_g0_3
 (26 1)  (98 417)  (98 417)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 417)  (99 417)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 417)  (101 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 417)  (102 417)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (108 417)  (108 417)  LC_0 Logic Functioning bit
 (38 1)  (110 417)  (110 417)  LC_0 Logic Functioning bit
 (0 2)  (72 418)  (72 418)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (74 418)  (74 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (77 418)  (77 418)  routing T_2_26.sp4_v_t_37 <X> T_2_26.sp4_h_l_37
 (15 2)  (87 418)  (87 418)  routing T_2_26.sp4_h_r_13 <X> T_2_26.lc_trk_g0_5
 (16 2)  (88 418)  (88 418)  routing T_2_26.sp4_h_r_13 <X> T_2_26.lc_trk_g0_5
 (17 2)  (89 418)  (89 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (90 418)  (90 418)  routing T_2_26.sp4_h_r_13 <X> T_2_26.lc_trk_g0_5
 (22 2)  (94 418)  (94 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (95 418)  (95 418)  routing T_2_26.sp12_h_l_12 <X> T_2_26.lc_trk_g0_7
 (27 2)  (99 418)  (99 418)  routing T_2_26.lc_trk_g1_1 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 418)  (101 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 418)  (103 418)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 418)  (104 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 418)  (106 418)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 418)  (108 418)  LC_1 Logic Functioning bit
 (38 2)  (110 418)  (110 418)  LC_1 Logic Functioning bit
 (41 2)  (113 418)  (113 418)  LC_1 Logic Functioning bit
 (43 2)  (115 418)  (115 418)  LC_1 Logic Functioning bit
 (45 2)  (117 418)  (117 418)  LC_1 Logic Functioning bit
 (51 2)  (123 418)  (123 418)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (72 419)  (72 419)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (6 3)  (78 419)  (78 419)  routing T_2_26.sp4_v_t_37 <X> T_2_26.sp4_h_l_37
 (8 3)  (80 419)  (80 419)  routing T_2_26.sp4_v_b_10 <X> T_2_26.sp4_v_t_36
 (10 3)  (82 419)  (82 419)  routing T_2_26.sp4_v_b_10 <X> T_2_26.sp4_v_t_36
 (26 3)  (98 419)  (98 419)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 419)  (101 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 419)  (103 419)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 419)  (109 419)  LC_1 Logic Functioning bit
 (39 3)  (111 419)  (111 419)  LC_1 Logic Functioning bit
 (41 3)  (113 419)  (113 419)  LC_1 Logic Functioning bit
 (43 3)  (115 419)  (115 419)  LC_1 Logic Functioning bit
 (11 4)  (83 420)  (83 420)  routing T_2_26.sp4_v_t_44 <X> T_2_26.sp4_v_b_5
 (13 4)  (85 420)  (85 420)  routing T_2_26.sp4_v_t_44 <X> T_2_26.sp4_v_b_5
 (14 4)  (86 420)  (86 420)  routing T_2_26.wire_logic_cluster/lc_0/out <X> T_2_26.lc_trk_g1_0
 (17 4)  (89 420)  (89 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (90 420)  (90 420)  routing T_2_26.wire_logic_cluster/lc_1/out <X> T_2_26.lc_trk_g1_1
 (21 4)  (93 420)  (93 420)  routing T_2_26.wire_logic_cluster/lc_3/out <X> T_2_26.lc_trk_g1_3
 (22 4)  (94 420)  (94 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 420)  (97 420)  routing T_2_26.sp4_h_l_7 <X> T_2_26.lc_trk_g1_2
 (26 4)  (98 420)  (98 420)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 420)  (100 420)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 420)  (101 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 420)  (102 420)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 420)  (104 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 420)  (105 420)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 420)  (106 420)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 420)  (108 420)  LC_2 Logic Functioning bit
 (37 4)  (109 420)  (109 420)  LC_2 Logic Functioning bit
 (38 4)  (110 420)  (110 420)  LC_2 Logic Functioning bit
 (39 4)  (111 420)  (111 420)  LC_2 Logic Functioning bit
 (41 4)  (113 420)  (113 420)  LC_2 Logic Functioning bit
 (43 4)  (115 420)  (115 420)  LC_2 Logic Functioning bit
 (45 4)  (117 420)  (117 420)  LC_2 Logic Functioning bit
 (46 4)  (118 420)  (118 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (89 421)  (89 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (94 421)  (94 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 421)  (95 421)  routing T_2_26.sp4_h_l_7 <X> T_2_26.lc_trk_g1_2
 (24 5)  (96 421)  (96 421)  routing T_2_26.sp4_h_l_7 <X> T_2_26.lc_trk_g1_2
 (25 5)  (97 421)  (97 421)  routing T_2_26.sp4_h_l_7 <X> T_2_26.lc_trk_g1_2
 (26 5)  (98 421)  (98 421)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 421)  (99 421)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 421)  (101 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 421)  (102 421)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 421)  (103 421)  routing T_2_26.lc_trk_g3_2 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 421)  (108 421)  LC_2 Logic Functioning bit
 (38 5)  (110 421)  (110 421)  LC_2 Logic Functioning bit
 (14 6)  (86 422)  (86 422)  routing T_2_26.sp4_v_t_1 <X> T_2_26.lc_trk_g1_4
 (22 6)  (94 422)  (94 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (95 422)  (95 422)  routing T_2_26.sp4_h_r_7 <X> T_2_26.lc_trk_g1_7
 (24 6)  (96 422)  (96 422)  routing T_2_26.sp4_h_r_7 <X> T_2_26.lc_trk_g1_7
 (27 6)  (99 422)  (99 422)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 422)  (101 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 422)  (103 422)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 422)  (104 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 422)  (106 422)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 422)  (108 422)  LC_3 Logic Functioning bit
 (38 6)  (110 422)  (110 422)  LC_3 Logic Functioning bit
 (41 6)  (113 422)  (113 422)  LC_3 Logic Functioning bit
 (43 6)  (115 422)  (115 422)  LC_3 Logic Functioning bit
 (45 6)  (117 422)  (117 422)  LC_3 Logic Functioning bit
 (14 7)  (86 423)  (86 423)  routing T_2_26.sp4_v_t_1 <X> T_2_26.lc_trk_g1_4
 (16 7)  (88 423)  (88 423)  routing T_2_26.sp4_v_t_1 <X> T_2_26.lc_trk_g1_4
 (17 7)  (89 423)  (89 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (93 423)  (93 423)  routing T_2_26.sp4_h_r_7 <X> T_2_26.lc_trk_g1_7
 (29 7)  (101 423)  (101 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 423)  (102 423)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 423)  (103 423)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (109 423)  (109 423)  LC_3 Logic Functioning bit
 (39 7)  (111 423)  (111 423)  LC_3 Logic Functioning bit
 (41 7)  (113 423)  (113 423)  LC_3 Logic Functioning bit
 (43 7)  (115 423)  (115 423)  LC_3 Logic Functioning bit
 (51 7)  (123 423)  (123 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (98 424)  (98 424)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 424)  (99 424)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 424)  (101 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 424)  (103 424)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 424)  (104 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 424)  (105 424)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 424)  (106 424)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 424)  (108 424)  LC_4 Logic Functioning bit
 (37 8)  (109 424)  (109 424)  LC_4 Logic Functioning bit
 (38 8)  (110 424)  (110 424)  LC_4 Logic Functioning bit
 (39 8)  (111 424)  (111 424)  LC_4 Logic Functioning bit
 (41 8)  (113 424)  (113 424)  LC_4 Logic Functioning bit
 (43 8)  (115 424)  (115 424)  LC_4 Logic Functioning bit
 (45 8)  (117 424)  (117 424)  LC_4 Logic Functioning bit
 (8 9)  (80 425)  (80 425)  routing T_2_26.sp4_h_r_7 <X> T_2_26.sp4_v_b_7
 (19 9)  (91 425)  (91 425)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (98 425)  (98 425)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 425)  (99 425)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 425)  (101 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 425)  (102 425)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (108 425)  (108 425)  LC_4 Logic Functioning bit
 (38 9)  (110 425)  (110 425)  LC_4 Logic Functioning bit
 (13 10)  (85 426)  (85 426)  routing T_2_26.sp4_h_r_8 <X> T_2_26.sp4_v_t_45
 (22 10)  (94 426)  (94 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (95 426)  (95 426)  routing T_2_26.sp4_v_b_47 <X> T_2_26.lc_trk_g2_7
 (24 10)  (96 426)  (96 426)  routing T_2_26.sp4_v_b_47 <X> T_2_26.lc_trk_g2_7
 (26 10)  (98 426)  (98 426)  routing T_2_26.lc_trk_g0_5 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 426)  (99 426)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 426)  (100 426)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 426)  (101 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 426)  (102 426)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 426)  (103 426)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 426)  (104 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 426)  (106 426)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 426)  (108 426)  LC_5 Logic Functioning bit
 (38 10)  (110 426)  (110 426)  LC_5 Logic Functioning bit
 (41 10)  (113 426)  (113 426)  LC_5 Logic Functioning bit
 (43 10)  (115 426)  (115 426)  LC_5 Logic Functioning bit
 (45 10)  (117 426)  (117 426)  LC_5 Logic Functioning bit
 (51 10)  (123 426)  (123 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (84 427)  (84 427)  routing T_2_26.sp4_h_r_8 <X> T_2_26.sp4_v_t_45
 (29 11)  (101 427)  (101 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 427)  (103 427)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (37 11)  (109 427)  (109 427)  LC_5 Logic Functioning bit
 (39 11)  (111 427)  (111 427)  LC_5 Logic Functioning bit
 (41 11)  (113 427)  (113 427)  LC_5 Logic Functioning bit
 (43 11)  (115 427)  (115 427)  LC_5 Logic Functioning bit
 (21 12)  (93 428)  (93 428)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g3_3
 (22 12)  (94 428)  (94 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 428)  (95 428)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g3_3
 (25 12)  (97 428)  (97 428)  routing T_2_26.wire_logic_cluster/lc_2/out <X> T_2_26.lc_trk_g3_2
 (26 12)  (98 428)  (98 428)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 428)  (99 428)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 428)  (101 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 428)  (102 428)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 428)  (103 428)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 428)  (104 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 428)  (105 428)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 428)  (106 428)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 428)  (108 428)  LC_6 Logic Functioning bit
 (37 12)  (109 428)  (109 428)  LC_6 Logic Functioning bit
 (38 12)  (110 428)  (110 428)  LC_6 Logic Functioning bit
 (39 12)  (111 428)  (111 428)  LC_6 Logic Functioning bit
 (41 12)  (113 428)  (113 428)  LC_6 Logic Functioning bit
 (43 12)  (115 428)  (115 428)  LC_6 Logic Functioning bit
 (45 12)  (117 428)  (117 428)  LC_6 Logic Functioning bit
 (51 12)  (123 428)  (123 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (77 429)  (77 429)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_b_9
 (21 13)  (93 429)  (93 429)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g3_3
 (22 13)  (94 429)  (94 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 429)  (98 429)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 429)  (99 429)  routing T_2_26.lc_trk_g1_7 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 429)  (101 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 429)  (103 429)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 429)  (108 429)  LC_6 Logic Functioning bit
 (38 13)  (110 429)  (110 429)  LC_6 Logic Functioning bit
 (11 14)  (83 430)  (83 430)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_t_46
 (13 14)  (85 430)  (85 430)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_t_46
 (14 14)  (86 430)  (86 430)  routing T_2_26.wire_logic_cluster/lc_4/out <X> T_2_26.lc_trk_g3_4
 (17 14)  (89 430)  (89 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 430)  (90 430)  routing T_2_26.wire_logic_cluster/lc_5/out <X> T_2_26.lc_trk_g3_5
 (22 14)  (94 430)  (94 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (95 430)  (95 430)  routing T_2_26.sp12_v_b_23 <X> T_2_26.lc_trk_g3_7
 (25 14)  (97 430)  (97 430)  routing T_2_26.wire_logic_cluster/lc_6/out <X> T_2_26.lc_trk_g3_6
 (26 14)  (98 430)  (98 430)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 430)  (99 430)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 430)  (100 430)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 430)  (101 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 430)  (103 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 430)  (104 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 430)  (105 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 430)  (106 430)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 430)  (107 430)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.input_2_7
 (36 14)  (108 430)  (108 430)  LC_7 Logic Functioning bit
 (38 14)  (110 430)  (110 430)  LC_7 Logic Functioning bit
 (42 14)  (114 430)  (114 430)  LC_7 Logic Functioning bit
 (52 14)  (124 430)  (124 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (84 431)  (84 431)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_t_46
 (17 15)  (89 431)  (89 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (93 431)  (93 431)  routing T_2_26.sp12_v_b_23 <X> T_2_26.lc_trk_g3_7
 (22 15)  (94 431)  (94 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 431)  (98 431)  routing T_2_26.lc_trk_g0_7 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 431)  (101 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 431)  (102 431)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 431)  (103 431)  routing T_2_26.lc_trk_g3_7 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 431)  (104 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (105 431)  (105 431)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.input_2_7
 (34 15)  (106 431)  (106 431)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.input_2_7
 (36 15)  (108 431)  (108 431)  LC_7 Logic Functioning bit
 (37 15)  (109 431)  (109 431)  LC_7 Logic Functioning bit
 (38 15)  (110 431)  (110 431)  LC_7 Logic Functioning bit
 (39 15)  (111 431)  (111 431)  LC_7 Logic Functioning bit
 (42 15)  (114 431)  (114 431)  LC_7 Logic Functioning bit


LogicTile_3_26

 (11 0)  (137 416)  (137 416)  routing T_3_26.sp4_h_r_9 <X> T_3_26.sp4_v_b_2
 (17 0)  (143 416)  (143 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (144 416)  (144 416)  routing T_3_26.wire_logic_cluster/lc_1/out <X> T_3_26.lc_trk_g0_1
 (27 0)  (153 416)  (153 416)  routing T_3_26.lc_trk_g1_0 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 416)  (155 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 416)  (158 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 416)  (160 416)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 416)  (162 416)  LC_0 Logic Functioning bit
 (38 0)  (164 416)  (164 416)  LC_0 Logic Functioning bit
 (41 0)  (167 416)  (167 416)  LC_0 Logic Functioning bit
 (43 0)  (169 416)  (169 416)  LC_0 Logic Functioning bit
 (45 0)  (171 416)  (171 416)  LC_0 Logic Functioning bit
 (46 0)  (172 416)  (172 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (148 417)  (148 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (154 417)  (154 417)  routing T_3_26.lc_trk_g2_0 <X> T_3_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 417)  (155 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 417)  (157 417)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (163 417)  (163 417)  LC_0 Logic Functioning bit
 (39 1)  (165 417)  (165 417)  LC_0 Logic Functioning bit
 (41 1)  (167 417)  (167 417)  LC_0 Logic Functioning bit
 (43 1)  (169 417)  (169 417)  LC_0 Logic Functioning bit
 (0 2)  (126 418)  (126 418)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (2 2)  (128 418)  (128 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (132 418)  (132 418)  routing T_3_26.sp4_v_b_9 <X> T_3_26.sp4_v_t_37
 (11 2)  (137 418)  (137 418)  routing T_3_26.sp4_v_b_6 <X> T_3_26.sp4_v_t_39
 (13 2)  (139 418)  (139 418)  routing T_3_26.sp4_v_b_6 <X> T_3_26.sp4_v_t_39
 (25 2)  (151 418)  (151 418)  routing T_3_26.sp4_h_l_11 <X> T_3_26.lc_trk_g0_6
 (26 2)  (152 418)  (152 418)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 418)  (153 418)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 418)  (154 418)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 418)  (155 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 418)  (156 418)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 418)  (157 418)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 418)  (158 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 418)  (159 418)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (42 2)  (168 418)  (168 418)  LC_1 Logic Functioning bit
 (46 2)  (172 418)  (172 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (173 418)  (173 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (178 418)  (178 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (179 418)  (179 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (126 419)  (126 419)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (5 3)  (131 419)  (131 419)  routing T_3_26.sp4_v_b_9 <X> T_3_26.sp4_v_t_37
 (22 3)  (148 419)  (148 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 419)  (149 419)  routing T_3_26.sp4_h_l_11 <X> T_3_26.lc_trk_g0_6
 (24 3)  (150 419)  (150 419)  routing T_3_26.sp4_h_l_11 <X> T_3_26.lc_trk_g0_6
 (25 3)  (151 419)  (151 419)  routing T_3_26.sp4_h_l_11 <X> T_3_26.lc_trk_g0_6
 (28 3)  (154 419)  (154 419)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 419)  (155 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 419)  (156 419)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 419)  (157 419)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 419)  (158 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (159 419)  (159 419)  routing T_3_26.lc_trk_g2_1 <X> T_3_26.input_2_1
 (48 3)  (174 419)  (174 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (177 419)  (177 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (178 419)  (178 419)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (140 420)  (140 420)  routing T_3_26.wire_logic_cluster/lc_0/out <X> T_3_26.lc_trk_g1_0
 (19 4)  (145 420)  (145 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (147 420)  (147 420)  routing T_3_26.wire_logic_cluster/lc_3/out <X> T_3_26.lc_trk_g1_3
 (22 4)  (148 420)  (148 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (151 420)  (151 420)  routing T_3_26.sp4_h_l_7 <X> T_3_26.lc_trk_g1_2
 (27 4)  (153 420)  (153 420)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 420)  (154 420)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 420)  (155 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 420)  (157 420)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 420)  (158 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 420)  (160 420)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 420)  (162 420)  LC_2 Logic Functioning bit
 (38 4)  (164 420)  (164 420)  LC_2 Logic Functioning bit
 (39 4)  (165 420)  (165 420)  LC_2 Logic Functioning bit
 (43 4)  (169 420)  (169 420)  LC_2 Logic Functioning bit
 (45 4)  (171 420)  (171 420)  LC_2 Logic Functioning bit
 (46 4)  (172 420)  (172 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (176 420)  (176 420)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (143 421)  (143 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (148 421)  (148 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 421)  (149 421)  routing T_3_26.sp4_h_l_7 <X> T_3_26.lc_trk_g1_2
 (24 5)  (150 421)  (150 421)  routing T_3_26.sp4_h_l_7 <X> T_3_26.lc_trk_g1_2
 (25 5)  (151 421)  (151 421)  routing T_3_26.sp4_h_l_7 <X> T_3_26.lc_trk_g1_2
 (30 5)  (156 421)  (156 421)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 421)  (162 421)  LC_2 Logic Functioning bit
 (38 5)  (164 421)  (164 421)  LC_2 Logic Functioning bit
 (39 5)  (165 421)  (165 421)  LC_2 Logic Functioning bit
 (43 5)  (169 421)  (169 421)  LC_2 Logic Functioning bit
 (14 6)  (140 422)  (140 422)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (17 6)  (143 422)  (143 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 422)  (144 422)  routing T_3_26.wire_logic_cluster/lc_5/out <X> T_3_26.lc_trk_g1_5
 (21 6)  (147 422)  (147 422)  routing T_3_26.wire_logic_cluster/lc_7/out <X> T_3_26.lc_trk_g1_7
 (22 6)  (148 422)  (148 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (153 422)  (153 422)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 422)  (154 422)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 422)  (155 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 422)  (158 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 422)  (160 422)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 422)  (162 422)  LC_3 Logic Functioning bit
 (37 6)  (163 422)  (163 422)  LC_3 Logic Functioning bit
 (38 6)  (164 422)  (164 422)  LC_3 Logic Functioning bit
 (39 6)  (165 422)  (165 422)  LC_3 Logic Functioning bit
 (41 6)  (167 422)  (167 422)  LC_3 Logic Functioning bit
 (43 6)  (169 422)  (169 422)  LC_3 Logic Functioning bit
 (45 6)  (171 422)  (171 422)  LC_3 Logic Functioning bit
 (14 7)  (140 423)  (140 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (15 7)  (141 423)  (141 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (16 7)  (142 423)  (142 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (17 7)  (143 423)  (143 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (29 7)  (155 423)  (155 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 423)  (156 423)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 423)  (157 423)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 423)  (162 423)  LC_3 Logic Functioning bit
 (38 7)  (164 423)  (164 423)  LC_3 Logic Functioning bit
 (48 7)  (174 423)  (174 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (131 424)  (131 424)  routing T_3_26.sp4_v_b_0 <X> T_3_26.sp4_h_r_6
 (17 8)  (143 424)  (143 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (152 424)  (152 424)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 424)  (153 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 424)  (154 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 424)  (155 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 424)  (156 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 424)  (158 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 424)  (160 424)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 424)  (162 424)  LC_4 Logic Functioning bit
 (38 8)  (164 424)  (164 424)  LC_4 Logic Functioning bit
 (41 8)  (167 424)  (167 424)  LC_4 Logic Functioning bit
 (43 8)  (169 424)  (169 424)  LC_4 Logic Functioning bit
 (45 8)  (171 424)  (171 424)  LC_4 Logic Functioning bit
 (51 8)  (177 424)  (177 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (130 425)  (130 425)  routing T_3_26.sp4_v_b_0 <X> T_3_26.sp4_h_r_6
 (6 9)  (132 425)  (132 425)  routing T_3_26.sp4_v_b_0 <X> T_3_26.sp4_h_r_6
 (14 9)  (140 425)  (140 425)  routing T_3_26.sp4_h_r_24 <X> T_3_26.lc_trk_g2_0
 (15 9)  (141 425)  (141 425)  routing T_3_26.sp4_h_r_24 <X> T_3_26.lc_trk_g2_0
 (16 9)  (142 425)  (142 425)  routing T_3_26.sp4_h_r_24 <X> T_3_26.lc_trk_g2_0
 (17 9)  (143 425)  (143 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (144 425)  (144 425)  routing T_3_26.sp4_r_v_b_33 <X> T_3_26.lc_trk_g2_1
 (27 9)  (153 425)  (153 425)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 425)  (154 425)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 425)  (155 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 425)  (157 425)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (163 425)  (163 425)  LC_4 Logic Functioning bit
 (39 9)  (165 425)  (165 425)  LC_4 Logic Functioning bit
 (41 9)  (167 425)  (167 425)  LC_4 Logic Functioning bit
 (43 9)  (169 425)  (169 425)  LC_4 Logic Functioning bit
 (11 10)  (137 426)  (137 426)  routing T_3_26.sp4_v_b_0 <X> T_3_26.sp4_v_t_45
 (13 10)  (139 426)  (139 426)  routing T_3_26.sp4_v_b_0 <X> T_3_26.sp4_v_t_45
 (17 10)  (143 426)  (143 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (31 10)  (157 426)  (157 426)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 426)  (158 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 426)  (160 426)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 426)  (162 426)  LC_5 Logic Functioning bit
 (37 10)  (163 426)  (163 426)  LC_5 Logic Functioning bit
 (39 10)  (165 426)  (165 426)  LC_5 Logic Functioning bit
 (43 10)  (169 426)  (169 426)  LC_5 Logic Functioning bit
 (45 10)  (171 426)  (171 426)  LC_5 Logic Functioning bit
 (48 10)  (174 426)  (174 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (9 11)  (135 427)  (135 427)  routing T_3_26.sp4_v_b_7 <X> T_3_26.sp4_v_t_42
 (22 11)  (148 427)  (148 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (155 427)  (155 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 427)  (158 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (159 427)  (159 427)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.input_2_5
 (34 11)  (160 427)  (160 427)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.input_2_5
 (36 11)  (162 427)  (162 427)  LC_5 Logic Functioning bit
 (37 11)  (163 427)  (163 427)  LC_5 Logic Functioning bit
 (38 11)  (164 427)  (164 427)  LC_5 Logic Functioning bit
 (42 11)  (168 427)  (168 427)  LC_5 Logic Functioning bit
 (14 12)  (140 428)  (140 428)  routing T_3_26.sp4_h_l_21 <X> T_3_26.lc_trk_g3_0
 (21 12)  (147 428)  (147 428)  routing T_3_26.sp4_v_t_14 <X> T_3_26.lc_trk_g3_3
 (22 12)  (148 428)  (148 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (149 428)  (149 428)  routing T_3_26.sp4_v_t_14 <X> T_3_26.lc_trk_g3_3
 (25 12)  (151 428)  (151 428)  routing T_3_26.sp4_h_r_34 <X> T_3_26.lc_trk_g3_2
 (27 12)  (153 428)  (153 428)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 428)  (154 428)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 428)  (155 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 428)  (156 428)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 428)  (158 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 428)  (160 428)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 428)  (162 428)  LC_6 Logic Functioning bit
 (38 12)  (164 428)  (164 428)  LC_6 Logic Functioning bit
 (41 12)  (167 428)  (167 428)  LC_6 Logic Functioning bit
 (43 12)  (169 428)  (169 428)  LC_6 Logic Functioning bit
 (45 12)  (171 428)  (171 428)  LC_6 Logic Functioning bit
 (15 13)  (141 429)  (141 429)  routing T_3_26.sp4_h_l_21 <X> T_3_26.lc_trk_g3_0
 (16 13)  (142 429)  (142 429)  routing T_3_26.sp4_h_l_21 <X> T_3_26.lc_trk_g3_0
 (17 13)  (143 429)  (143 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (148 429)  (148 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 429)  (149 429)  routing T_3_26.sp4_h_r_34 <X> T_3_26.lc_trk_g3_2
 (24 13)  (150 429)  (150 429)  routing T_3_26.sp4_h_r_34 <X> T_3_26.lc_trk_g3_2
 (26 13)  (152 429)  (152 429)  routing T_3_26.lc_trk_g0_2 <X> T_3_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 429)  (155 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 429)  (156 429)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 429)  (157 429)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (163 429)  (163 429)  LC_6 Logic Functioning bit
 (39 13)  (165 429)  (165 429)  LC_6 Logic Functioning bit
 (41 13)  (167 429)  (167 429)  LC_6 Logic Functioning bit
 (43 13)  (169 429)  (169 429)  LC_6 Logic Functioning bit
 (48 13)  (174 429)  (174 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (130 430)  (130 430)  routing T_3_26.sp4_v_b_1 <X> T_3_26.sp4_v_t_44
 (6 14)  (132 430)  (132 430)  routing T_3_26.sp4_v_b_1 <X> T_3_26.sp4_v_t_44
 (14 14)  (140 430)  (140 430)  routing T_3_26.wire_logic_cluster/lc_4/out <X> T_3_26.lc_trk_g3_4
 (15 14)  (141 430)  (141 430)  routing T_3_26.sp4_h_l_16 <X> T_3_26.lc_trk_g3_5
 (16 14)  (142 430)  (142 430)  routing T_3_26.sp4_h_l_16 <X> T_3_26.lc_trk_g3_5
 (17 14)  (143 430)  (143 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (148 430)  (148 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (149 430)  (149 430)  routing T_3_26.sp12_v_b_23 <X> T_3_26.lc_trk_g3_7
 (25 14)  (151 430)  (151 430)  routing T_3_26.wire_logic_cluster/lc_6/out <X> T_3_26.lc_trk_g3_6
 (29 14)  (155 430)  (155 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 430)  (156 430)  routing T_3_26.lc_trk_g0_6 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 430)  (157 430)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 430)  (158 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 430)  (160 430)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 430)  (162 430)  LC_7 Logic Functioning bit
 (37 14)  (163 430)  (163 430)  LC_7 Logic Functioning bit
 (38 14)  (164 430)  (164 430)  LC_7 Logic Functioning bit
 (39 14)  (165 430)  (165 430)  LC_7 Logic Functioning bit
 (41 14)  (167 430)  (167 430)  LC_7 Logic Functioning bit
 (43 14)  (169 430)  (169 430)  LC_7 Logic Functioning bit
 (45 14)  (171 430)  (171 430)  LC_7 Logic Functioning bit
 (51 14)  (177 430)  (177 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (143 431)  (143 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (144 431)  (144 431)  routing T_3_26.sp4_h_l_16 <X> T_3_26.lc_trk_g3_5
 (21 15)  (147 431)  (147 431)  routing T_3_26.sp12_v_b_23 <X> T_3_26.lc_trk_g3_7
 (22 15)  (148 431)  (148 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (155 431)  (155 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 431)  (156 431)  routing T_3_26.lc_trk_g0_6 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 431)  (157 431)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 431)  (162 431)  LC_7 Logic Functioning bit
 (38 15)  (164 431)  (164 431)  LC_7 Logic Functioning bit


LogicTile_4_26

 (25 0)  (205 416)  (205 416)  routing T_4_26.sp12_h_r_2 <X> T_4_26.lc_trk_g0_2
 (28 0)  (208 416)  (208 416)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 416)  (209 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 416)  (210 416)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 416)  (212 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 416)  (214 416)  routing T_4_26.lc_trk_g1_0 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 416)  (216 416)  LC_0 Logic Functioning bit
 (37 0)  (217 416)  (217 416)  LC_0 Logic Functioning bit
 (38 0)  (218 416)  (218 416)  LC_0 Logic Functioning bit
 (39 0)  (219 416)  (219 416)  LC_0 Logic Functioning bit
 (41 0)  (221 416)  (221 416)  LC_0 Logic Functioning bit
 (43 0)  (223 416)  (223 416)  LC_0 Logic Functioning bit
 (45 0)  (225 416)  (225 416)  LC_0 Logic Functioning bit
 (17 1)  (197 417)  (197 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (202 417)  (202 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (204 417)  (204 417)  routing T_4_26.sp12_h_r_2 <X> T_4_26.lc_trk_g0_2
 (25 1)  (205 417)  (205 417)  routing T_4_26.sp12_h_r_2 <X> T_4_26.lc_trk_g0_2
 (27 1)  (207 417)  (207 417)  routing T_4_26.lc_trk_g1_1 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 417)  (209 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 417)  (210 417)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (37 1)  (217 417)  (217 417)  LC_0 Logic Functioning bit
 (39 1)  (219 417)  (219 417)  LC_0 Logic Functioning bit
 (47 1)  (227 417)  (227 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (180 418)  (180 418)  routing T_4_26.glb_netwk_3 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 2)  (182 418)  (182 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (184 418)  (184 418)  routing T_4_26.sp4_v_b_0 <X> T_4_26.sp4_v_t_37
 (26 2)  (206 418)  (206 418)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 418)  (208 418)  routing T_4_26.lc_trk_g2_2 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 418)  (213 418)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 418)  (214 418)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 418)  (216 418)  LC_1 Logic Functioning bit
 (37 2)  (217 418)  (217 418)  LC_1 Logic Functioning bit
 (38 2)  (218 418)  (218 418)  LC_1 Logic Functioning bit
 (39 2)  (219 418)  (219 418)  LC_1 Logic Functioning bit
 (41 2)  (221 418)  (221 418)  LC_1 Logic Functioning bit
 (43 2)  (223 418)  (223 418)  LC_1 Logic Functioning bit
 (45 2)  (225 418)  (225 418)  LC_1 Logic Functioning bit
 (53 2)  (233 418)  (233 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (180 419)  (180 419)  routing T_4_26.glb_netwk_3 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (26 3)  (206 419)  (206 419)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 419)  (208 419)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 419)  (209 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 419)  (210 419)  routing T_4_26.lc_trk_g2_2 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (216 419)  (216 419)  LC_1 Logic Functioning bit
 (38 3)  (218 419)  (218 419)  LC_1 Logic Functioning bit
 (14 4)  (194 420)  (194 420)  routing T_4_26.wire_logic_cluster/lc_0/out <X> T_4_26.lc_trk_g1_0
 (17 4)  (197 420)  (197 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (201 420)  (201 420)  routing T_4_26.wire_logic_cluster/lc_3/out <X> T_4_26.lc_trk_g1_3
 (22 4)  (202 420)  (202 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (206 420)  (206 420)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (208 420)  (208 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 420)  (209 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 420)  (210 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 420)  (212 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 420)  (213 420)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 420)  (214 420)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 420)  (216 420)  LC_2 Logic Functioning bit
 (37 4)  (217 420)  (217 420)  LC_2 Logic Functioning bit
 (38 4)  (218 420)  (218 420)  LC_2 Logic Functioning bit
 (39 4)  (219 420)  (219 420)  LC_2 Logic Functioning bit
 (41 4)  (221 420)  (221 420)  LC_2 Logic Functioning bit
 (43 4)  (223 420)  (223 420)  LC_2 Logic Functioning bit
 (45 4)  (225 420)  (225 420)  LC_2 Logic Functioning bit
 (46 4)  (226 420)  (226 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (197 421)  (197 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (198 421)  (198 421)  routing T_4_26.sp4_r_v_b_25 <X> T_4_26.lc_trk_g1_1
 (28 5)  (208 421)  (208 421)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 421)  (209 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 421)  (210 421)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 421)  (211 421)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 421)  (217 421)  LC_2 Logic Functioning bit
 (39 5)  (219 421)  (219 421)  LC_2 Logic Functioning bit
 (14 6)  (194 422)  (194 422)  routing T_4_26.wire_logic_cluster/lc_4/out <X> T_4_26.lc_trk_g1_4
 (21 6)  (201 422)  (201 422)  routing T_4_26.wire_logic_cluster/lc_7/out <X> T_4_26.lc_trk_g1_7
 (22 6)  (202 422)  (202 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (206 422)  (206 422)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (208 422)  (208 422)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 422)  (209 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 422)  (210 422)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 422)  (212 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 422)  (214 422)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 422)  (216 422)  LC_3 Logic Functioning bit
 (37 6)  (217 422)  (217 422)  LC_3 Logic Functioning bit
 (38 6)  (218 422)  (218 422)  LC_3 Logic Functioning bit
 (39 6)  (219 422)  (219 422)  LC_3 Logic Functioning bit
 (41 6)  (221 422)  (221 422)  LC_3 Logic Functioning bit
 (43 6)  (223 422)  (223 422)  LC_3 Logic Functioning bit
 (45 6)  (225 422)  (225 422)  LC_3 Logic Functioning bit
 (8 7)  (188 423)  (188 423)  routing T_4_26.sp4_v_b_1 <X> T_4_26.sp4_v_t_41
 (10 7)  (190 423)  (190 423)  routing T_4_26.sp4_v_b_1 <X> T_4_26.sp4_v_t_41
 (17 7)  (197 423)  (197 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (206 423)  (206 423)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 423)  (208 423)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 423)  (209 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 423)  (210 423)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 423)  (211 423)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 423)  (216 423)  LC_3 Logic Functioning bit
 (38 7)  (218 423)  (218 423)  LC_3 Logic Functioning bit
 (51 7)  (231 423)  (231 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (28 8)  (208 424)  (208 424)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 424)  (209 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 424)  (210 424)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 424)  (211 424)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 424)  (212 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 424)  (214 424)  routing T_4_26.lc_trk_g1_4 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 424)  (216 424)  LC_4 Logic Functioning bit
 (37 8)  (217 424)  (217 424)  LC_4 Logic Functioning bit
 (38 8)  (218 424)  (218 424)  LC_4 Logic Functioning bit
 (39 8)  (219 424)  (219 424)  LC_4 Logic Functioning bit
 (41 8)  (221 424)  (221 424)  LC_4 Logic Functioning bit
 (43 8)  (223 424)  (223 424)  LC_4 Logic Functioning bit
 (45 8)  (225 424)  (225 424)  LC_4 Logic Functioning bit
 (22 9)  (202 425)  (202 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (203 425)  (203 425)  routing T_4_26.sp4_h_l_15 <X> T_4_26.lc_trk_g2_2
 (24 9)  (204 425)  (204 425)  routing T_4_26.sp4_h_l_15 <X> T_4_26.lc_trk_g2_2
 (25 9)  (205 425)  (205 425)  routing T_4_26.sp4_h_l_15 <X> T_4_26.lc_trk_g2_2
 (29 9)  (209 425)  (209 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 425)  (210 425)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (37 9)  (217 425)  (217 425)  LC_4 Logic Functioning bit
 (39 9)  (219 425)  (219 425)  LC_4 Logic Functioning bit
 (51 9)  (231 425)  (231 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (186 426)  (186 426)  routing T_4_26.sp4_h_l_36 <X> T_4_26.sp4_v_t_43
 (22 10)  (202 426)  (202 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 426)  (203 426)  routing T_4_26.sp4_h_r_31 <X> T_4_26.lc_trk_g2_7
 (24 10)  (204 426)  (204 426)  routing T_4_26.sp4_h_r_31 <X> T_4_26.lc_trk_g2_7
 (26 10)  (206 426)  (206 426)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 426)  (207 426)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 426)  (208 426)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 426)  (209 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 426)  (210 426)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 426)  (212 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 426)  (216 426)  LC_5 Logic Functioning bit
 (37 10)  (217 426)  (217 426)  LC_5 Logic Functioning bit
 (38 10)  (218 426)  (218 426)  LC_5 Logic Functioning bit
 (39 10)  (219 426)  (219 426)  LC_5 Logic Functioning bit
 (41 10)  (221 426)  (221 426)  LC_5 Logic Functioning bit
 (43 10)  (223 426)  (223 426)  LC_5 Logic Functioning bit
 (45 10)  (225 426)  (225 426)  LC_5 Logic Functioning bit
 (47 10)  (227 426)  (227 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (194 427)  (194 427)  routing T_4_26.sp4_r_v_b_36 <X> T_4_26.lc_trk_g2_4
 (17 11)  (197 427)  (197 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (19 11)  (199 427)  (199 427)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (201 427)  (201 427)  routing T_4_26.sp4_h_r_31 <X> T_4_26.lc_trk_g2_7
 (22 11)  (202 427)  (202 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (205 427)  (205 427)  routing T_4_26.sp4_r_v_b_38 <X> T_4_26.lc_trk_g2_6
 (26 11)  (206 427)  (206 427)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 427)  (208 427)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 427)  (209 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 427)  (211 427)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 427)  (216 427)  LC_5 Logic Functioning bit
 (38 11)  (218 427)  (218 427)  LC_5 Logic Functioning bit
 (17 12)  (197 428)  (197 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 428)  (198 428)  routing T_4_26.wire_logic_cluster/lc_1/out <X> T_4_26.lc_trk_g3_1
 (25 12)  (205 428)  (205 428)  routing T_4_26.wire_logic_cluster/lc_2/out <X> T_4_26.lc_trk_g3_2
 (26 12)  (206 428)  (206 428)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 428)  (208 428)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 428)  (209 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 428)  (210 428)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 428)  (211 428)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 428)  (212 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 428)  (213 428)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 428)  (214 428)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 428)  (216 428)  LC_6 Logic Functioning bit
 (37 12)  (217 428)  (217 428)  LC_6 Logic Functioning bit
 (38 12)  (218 428)  (218 428)  LC_6 Logic Functioning bit
 (39 12)  (219 428)  (219 428)  LC_6 Logic Functioning bit
 (41 12)  (221 428)  (221 428)  LC_6 Logic Functioning bit
 (43 12)  (223 428)  (223 428)  LC_6 Logic Functioning bit
 (45 12)  (225 428)  (225 428)  LC_6 Logic Functioning bit
 (12 13)  (192 429)  (192 429)  routing T_4_26.sp4_h_r_11 <X> T_4_26.sp4_v_b_11
 (22 13)  (202 429)  (202 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (206 429)  (206 429)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 429)  (207 429)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 429)  (208 429)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 429)  (209 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 429)  (210 429)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 429)  (211 429)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 429)  (217 429)  LC_6 Logic Functioning bit
 (39 13)  (219 429)  (219 429)  LC_6 Logic Functioning bit
 (15 14)  (195 430)  (195 430)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g3_5
 (16 14)  (196 430)  (196 430)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g3_5
 (17 14)  (197 430)  (197 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 430)  (198 430)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g3_5
 (22 14)  (202 430)  (202 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (205 430)  (205 430)  routing T_4_26.wire_logic_cluster/lc_6/out <X> T_4_26.lc_trk_g3_6
 (26 14)  (206 430)  (206 430)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 430)  (208 430)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 430)  (209 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 430)  (210 430)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 430)  (211 430)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 430)  (212 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 430)  (214 430)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 430)  (216 430)  LC_7 Logic Functioning bit
 (37 14)  (217 430)  (217 430)  LC_7 Logic Functioning bit
 (38 14)  (218 430)  (218 430)  LC_7 Logic Functioning bit
 (39 14)  (219 430)  (219 430)  LC_7 Logic Functioning bit
 (41 14)  (221 430)  (221 430)  LC_7 Logic Functioning bit
 (43 14)  (223 430)  (223 430)  LC_7 Logic Functioning bit
 (45 14)  (225 430)  (225 430)  LC_7 Logic Functioning bit
 (51 14)  (231 430)  (231 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (198 431)  (198 431)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g3_5
 (22 15)  (202 431)  (202 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 431)  (206 431)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 431)  (208 431)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 431)  (209 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 431)  (211 431)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 431)  (216 431)  LC_7 Logic Functioning bit
 (38 15)  (218 431)  (218 431)  LC_7 Logic Functioning bit


LogicTile_5_26

 (26 0)  (260 416)  (260 416)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 416)  (261 416)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 416)  (263 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 416)  (264 416)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 416)  (266 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 416)  (270 416)  LC_0 Logic Functioning bit
 (41 0)  (275 416)  (275 416)  LC_0 Logic Functioning bit
 (47 0)  (281 416)  (281 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (260 417)  (260 417)  routing T_5_26.lc_trk_g0_6 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 417)  (263 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (38 1)  (272 417)  (272 417)  LC_0 Logic Functioning bit
 (43 1)  (277 417)  (277 417)  LC_0 Logic Functioning bit
 (49 1)  (283 417)  (283 417)  Carry_In_Mux bit 

 (0 2)  (234 418)  (234 418)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (236 418)  (236 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (239 418)  (239 418)  routing T_5_26.sp4_v_t_37 <X> T_5_26.sp4_h_l_37
 (25 2)  (259 418)  (259 418)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g0_6
 (0 3)  (234 419)  (234 419)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (6 3)  (240 419)  (240 419)  routing T_5_26.sp4_v_t_37 <X> T_5_26.sp4_h_l_37
 (15 3)  (249 419)  (249 419)  routing T_5_26.sp4_v_t_9 <X> T_5_26.lc_trk_g0_4
 (16 3)  (250 419)  (250 419)  routing T_5_26.sp4_v_t_9 <X> T_5_26.lc_trk_g0_4
 (17 3)  (251 419)  (251 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (256 419)  (256 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (257 419)  (257 419)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g0_6
 (24 3)  (258 419)  (258 419)  routing T_5_26.sp4_h_r_14 <X> T_5_26.lc_trk_g0_6
 (3 4)  (237 420)  (237 420)  routing T_5_26.sp12_v_t_23 <X> T_5_26.sp12_h_r_0
 (14 4)  (248 420)  (248 420)  routing T_5_26.sp12_h_r_0 <X> T_5_26.lc_trk_g1_0
 (16 4)  (250 420)  (250 420)  routing T_5_26.sp12_h_l_14 <X> T_5_26.lc_trk_g1_1
 (17 4)  (251 420)  (251 420)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (256 420)  (256 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (259 420)  (259 420)  routing T_5_26.wire_logic_cluster/lc_2/out <X> T_5_26.lc_trk_g1_2
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 420)  (268 420)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 420)  (269 420)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.input_2_2
 (36 4)  (270 420)  (270 420)  LC_2 Logic Functioning bit
 (37 4)  (271 420)  (271 420)  LC_2 Logic Functioning bit
 (39 4)  (273 420)  (273 420)  LC_2 Logic Functioning bit
 (43 4)  (277 420)  (277 420)  LC_2 Logic Functioning bit
 (45 4)  (279 420)  (279 420)  LC_2 Logic Functioning bit
 (14 5)  (248 421)  (248 421)  routing T_5_26.sp12_h_r_0 <X> T_5_26.lc_trk_g1_0
 (15 5)  (249 421)  (249 421)  routing T_5_26.sp12_h_r_0 <X> T_5_26.lc_trk_g1_0
 (17 5)  (251 421)  (251 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (252 421)  (252 421)  routing T_5_26.sp12_h_l_14 <X> T_5_26.lc_trk_g1_1
 (22 5)  (256 421)  (256 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (260 421)  (260 421)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 421)  (262 421)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 421)  (263 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 421)  (265 421)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 421)  (266 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (267 421)  (267 421)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.input_2_2
 (34 5)  (268 421)  (268 421)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.input_2_2
 (36 5)  (270 421)  (270 421)  LC_2 Logic Functioning bit
 (37 5)  (271 421)  (271 421)  LC_2 Logic Functioning bit
 (38 5)  (272 421)  (272 421)  LC_2 Logic Functioning bit
 (42 5)  (276 421)  (276 421)  LC_2 Logic Functioning bit
 (53 5)  (287 421)  (287 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (239 422)  (239 422)  routing T_5_26.sp4_v_t_44 <X> T_5_26.sp4_h_l_38
 (8 6)  (242 422)  (242 422)  routing T_5_26.sp4_v_t_41 <X> T_5_26.sp4_h_l_41
 (9 6)  (243 422)  (243 422)  routing T_5_26.sp4_v_t_41 <X> T_5_26.sp4_h_l_41
 (12 6)  (246 422)  (246 422)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_h_l_40
 (16 6)  (250 422)  (250 422)  routing T_5_26.sp4_v_b_13 <X> T_5_26.lc_trk_g1_5
 (17 6)  (251 422)  (251 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (252 422)  (252 422)  routing T_5_26.sp4_v_b_13 <X> T_5_26.lc_trk_g1_5
 (21 6)  (255 422)  (255 422)  routing T_5_26.wire_logic_cluster/lc_7/out <X> T_5_26.lc_trk_g1_7
 (22 6)  (256 422)  (256 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (260 422)  (260 422)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 422)  (264 422)  routing T_5_26.lc_trk_g0_4 <X> T_5_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 422)  (268 422)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (37 6)  (271 422)  (271 422)  LC_3 Logic Functioning bit
 (38 6)  (272 422)  (272 422)  LC_3 Logic Functioning bit
 (39 6)  (273 422)  (273 422)  LC_3 Logic Functioning bit
 (46 6)  (280 422)  (280 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (238 423)  (238 423)  routing T_5_26.sp4_v_t_44 <X> T_5_26.sp4_h_l_38
 (6 7)  (240 423)  (240 423)  routing T_5_26.sp4_v_t_44 <X> T_5_26.sp4_h_l_38
 (11 7)  (245 423)  (245 423)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_h_l_40
 (13 7)  (247 423)  (247 423)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_h_l_40
 (14 7)  (248 423)  (248 423)  routing T_5_26.sp4_h_r_4 <X> T_5_26.lc_trk_g1_4
 (15 7)  (249 423)  (249 423)  routing T_5_26.sp4_h_r_4 <X> T_5_26.lc_trk_g1_4
 (16 7)  (250 423)  (250 423)  routing T_5_26.sp4_h_r_4 <X> T_5_26.lc_trk_g1_4
 (17 7)  (251 423)  (251 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (252 423)  (252 423)  routing T_5_26.sp4_v_b_13 <X> T_5_26.lc_trk_g1_5
 (28 7)  (262 423)  (262 423)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (274 423)  (274 423)  LC_3 Logic Functioning bit
 (41 7)  (275 423)  (275 423)  LC_3 Logic Functioning bit
 (42 7)  (276 423)  (276 423)  LC_3 Logic Functioning bit
 (43 7)  (277 423)  (277 423)  LC_3 Logic Functioning bit
 (16 8)  (250 424)  (250 424)  routing T_5_26.sp12_v_t_14 <X> T_5_26.lc_trk_g2_1
 (17 8)  (251 424)  (251 424)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (25 8)  (259 424)  (259 424)  routing T_5_26.sp4_h_r_42 <X> T_5_26.lc_trk_g2_2
 (18 9)  (252 425)  (252 425)  routing T_5_26.sp12_v_t_14 <X> T_5_26.lc_trk_g2_1
 (22 9)  (256 425)  (256 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (257 425)  (257 425)  routing T_5_26.sp4_h_r_42 <X> T_5_26.lc_trk_g2_2
 (24 9)  (258 425)  (258 425)  routing T_5_26.sp4_h_r_42 <X> T_5_26.lc_trk_g2_2
 (25 9)  (259 425)  (259 425)  routing T_5_26.sp4_h_r_42 <X> T_5_26.lc_trk_g2_2
 (8 10)  (242 426)  (242 426)  routing T_5_26.sp4_v_t_36 <X> T_5_26.sp4_h_l_42
 (9 10)  (243 426)  (243 426)  routing T_5_26.sp4_v_t_36 <X> T_5_26.sp4_h_l_42
 (10 10)  (244 426)  (244 426)  routing T_5_26.sp4_v_t_36 <X> T_5_26.sp4_h_l_42
 (12 10)  (246 426)  (246 426)  routing T_5_26.sp4_v_t_45 <X> T_5_26.sp4_h_l_45
 (17 10)  (251 426)  (251 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (261 426)  (261 426)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 426)  (263 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 426)  (265 426)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 426)  (266 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 426)  (268 426)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 426)  (269 426)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.input_2_5
 (36 10)  (270 426)  (270 426)  LC_5 Logic Functioning bit
 (37 10)  (271 426)  (271 426)  LC_5 Logic Functioning bit
 (38 10)  (272 426)  (272 426)  LC_5 Logic Functioning bit
 (39 10)  (273 426)  (273 426)  LC_5 Logic Functioning bit
 (41 10)  (275 426)  (275 426)  LC_5 Logic Functioning bit
 (42 10)  (276 426)  (276 426)  LC_5 Logic Functioning bit
 (43 10)  (277 426)  (277 426)  LC_5 Logic Functioning bit
 (11 11)  (245 427)  (245 427)  routing T_5_26.sp4_v_t_45 <X> T_5_26.sp4_h_l_45
 (26 11)  (260 427)  (260 427)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 427)  (261 427)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 427)  (262 427)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 427)  (263 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 427)  (264 427)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 427)  (266 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (267 427)  (267 427)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.input_2_5
 (34 11)  (268 427)  (268 427)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.input_2_5
 (36 11)  (270 427)  (270 427)  LC_5 Logic Functioning bit
 (37 11)  (271 427)  (271 427)  LC_5 Logic Functioning bit
 (38 11)  (272 427)  (272 427)  LC_5 Logic Functioning bit
 (42 11)  (276 427)  (276 427)  LC_5 Logic Functioning bit
 (43 11)  (277 427)  (277 427)  LC_5 Logic Functioning bit
 (10 12)  (244 428)  (244 428)  routing T_5_26.sp4_v_t_40 <X> T_5_26.sp4_h_r_10
 (11 12)  (245 428)  (245 428)  routing T_5_26.sp4_v_t_38 <X> T_5_26.sp4_v_b_11
 (13 12)  (247 428)  (247 428)  routing T_5_26.sp4_v_t_38 <X> T_5_26.sp4_v_b_11
 (27 12)  (261 428)  (261 428)  routing T_5_26.lc_trk_g1_0 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 428)  (263 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 428)  (265 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 428)  (266 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 428)  (267 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 428)  (268 428)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 428)  (270 428)  LC_6 Logic Functioning bit
 (37 12)  (271 428)  (271 428)  LC_6 Logic Functioning bit
 (38 12)  (272 428)  (272 428)  LC_6 Logic Functioning bit
 (39 12)  (273 428)  (273 428)  LC_6 Logic Functioning bit
 (41 12)  (275 428)  (275 428)  LC_6 Logic Functioning bit
 (43 12)  (277 428)  (277 428)  LC_6 Logic Functioning bit
 (45 12)  (279 428)  (279 428)  LC_6 Logic Functioning bit
 (48 12)  (282 428)  (282 428)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (256 429)  (256 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (259 429)  (259 429)  routing T_5_26.sp4_r_v_b_42 <X> T_5_26.lc_trk_g3_2
 (26 13)  (260 429)  (260 429)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 429)  (262 429)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 429)  (263 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 429)  (265 429)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 429)  (270 429)  LC_6 Logic Functioning bit
 (38 13)  (272 429)  (272 429)  LC_6 Logic Functioning bit
 (8 14)  (242 430)  (242 430)  routing T_5_26.sp4_v_t_47 <X> T_5_26.sp4_h_l_47
 (9 14)  (243 430)  (243 430)  routing T_5_26.sp4_v_t_47 <X> T_5_26.sp4_h_l_47
 (15 14)  (249 430)  (249 430)  routing T_5_26.sp4_v_t_32 <X> T_5_26.lc_trk_g3_5
 (16 14)  (250 430)  (250 430)  routing T_5_26.sp4_v_t_32 <X> T_5_26.lc_trk_g3_5
 (17 14)  (251 430)  (251 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (259 430)  (259 430)  routing T_5_26.wire_logic_cluster/lc_6/out <X> T_5_26.lc_trk_g3_6
 (27 14)  (261 430)  (261 430)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 430)  (263 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 430)  (264 430)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 430)  (266 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 430)  (267 430)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 430)  (270 430)  LC_7 Logic Functioning bit
 (38 14)  (272 430)  (272 430)  LC_7 Logic Functioning bit
 (41 14)  (275 430)  (275 430)  LC_7 Logic Functioning bit
 (43 14)  (277 430)  (277 430)  LC_7 Logic Functioning bit
 (45 14)  (279 430)  (279 430)  LC_7 Logic Functioning bit
 (15 15)  (249 431)  (249 431)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g3_4
 (16 15)  (250 431)  (250 431)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g3_4
 (17 15)  (251 431)  (251 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (256 431)  (256 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (262 431)  (262 431)  routing T_5_26.lc_trk_g2_1 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 431)  (263 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 431)  (264 431)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 431)  (265 431)  routing T_5_26.lc_trk_g2_2 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 431)  (271 431)  LC_7 Logic Functioning bit
 (39 15)  (273 431)  (273 431)  LC_7 Logic Functioning bit
 (41 15)  (275 431)  (275 431)  LC_7 Logic Functioning bit
 (43 15)  (277 431)  (277 431)  LC_7 Logic Functioning bit


LogicTile_6_26

 (3 0)  (291 416)  (291 416)  routing T_6_26.sp12_h_r_0 <X> T_6_26.sp12_v_b_0
 (22 0)  (310 416)  (310 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (311 416)  (311 416)  routing T_6_26.sp4_h_r_3 <X> T_6_26.lc_trk_g0_3
 (24 0)  (312 416)  (312 416)  routing T_6_26.sp4_h_r_3 <X> T_6_26.lc_trk_g0_3
 (26 0)  (314 416)  (314 416)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 416)  (315 416)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 416)  (318 416)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 416)  (321 416)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 416)  (324 416)  LC_0 Logic Functioning bit
 (38 0)  (326 416)  (326 416)  LC_0 Logic Functioning bit
 (41 0)  (329 416)  (329 416)  LC_0 Logic Functioning bit
 (43 0)  (331 416)  (331 416)  LC_0 Logic Functioning bit
 (52 0)  (340 416)  (340 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (291 417)  (291 417)  routing T_6_26.sp12_h_r_0 <X> T_6_26.sp12_v_b_0
 (21 1)  (309 417)  (309 417)  routing T_6_26.sp4_h_r_3 <X> T_6_26.lc_trk_g0_3
 (22 1)  (310 417)  (310 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (315 417)  (315 417)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 417)  (317 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 417)  (318 417)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 417)  (319 417)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 417)  (324 417)  LC_0 Logic Functioning bit
 (38 1)  (326 417)  (326 417)  LC_0 Logic Functioning bit
 (40 1)  (328 417)  (328 417)  LC_0 Logic Functioning bit
 (42 1)  (330 417)  (330 417)  LC_0 Logic Functioning bit
 (0 2)  (288 418)  (288 418)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (299 418)  (299 418)  routing T_6_26.sp4_v_b_11 <X> T_6_26.sp4_v_t_39
 (12 2)  (300 418)  (300 418)  routing T_6_26.sp4_v_t_45 <X> T_6_26.sp4_h_l_39
 (16 2)  (304 418)  (304 418)  routing T_6_26.sp4_v_b_13 <X> T_6_26.lc_trk_g0_5
 (17 2)  (305 418)  (305 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (306 418)  (306 418)  routing T_6_26.sp4_v_b_13 <X> T_6_26.lc_trk_g0_5
 (21 2)  (309 418)  (309 418)  routing T_6_26.sp4_h_l_10 <X> T_6_26.lc_trk_g0_7
 (22 2)  (310 418)  (310 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (311 418)  (311 418)  routing T_6_26.sp4_h_l_10 <X> T_6_26.lc_trk_g0_7
 (24 2)  (312 418)  (312 418)  routing T_6_26.sp4_h_l_10 <X> T_6_26.lc_trk_g0_7
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 418)  (321 418)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 418)  (322 418)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 418)  (323 418)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.input_2_1
 (36 2)  (324 418)  (324 418)  LC_1 Logic Functioning bit
 (38 2)  (326 418)  (326 418)  LC_1 Logic Functioning bit
 (39 2)  (327 418)  (327 418)  LC_1 Logic Functioning bit
 (43 2)  (331 418)  (331 418)  LC_1 Logic Functioning bit
 (45 2)  (333 418)  (333 418)  LC_1 Logic Functioning bit
 (0 3)  (288 419)  (288 419)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (11 3)  (299 419)  (299 419)  routing T_6_26.sp4_v_t_45 <X> T_6_26.sp4_h_l_39
 (12 3)  (300 419)  (300 419)  routing T_6_26.sp4_v_b_11 <X> T_6_26.sp4_v_t_39
 (13 3)  (301 419)  (301 419)  routing T_6_26.sp4_v_t_45 <X> T_6_26.sp4_h_l_39
 (18 3)  (306 419)  (306 419)  routing T_6_26.sp4_v_b_13 <X> T_6_26.lc_trk_g0_5
 (21 3)  (309 419)  (309 419)  routing T_6_26.sp4_h_l_10 <X> T_6_26.lc_trk_g0_7
 (26 3)  (314 419)  (314 419)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 419)  (317 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 419)  (320 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (321 419)  (321 419)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.input_2_1
 (34 3)  (322 419)  (322 419)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.input_2_1
 (35 3)  (323 419)  (323 419)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.input_2_1
 (37 3)  (325 419)  (325 419)  LC_1 Logic Functioning bit
 (38 3)  (326 419)  (326 419)  LC_1 Logic Functioning bit
 (39 3)  (327 419)  (327 419)  LC_1 Logic Functioning bit
 (42 3)  (330 419)  (330 419)  LC_1 Logic Functioning bit
 (21 4)  (309 420)  (309 420)  routing T_6_26.wire_logic_cluster/lc_3/out <X> T_6_26.lc_trk_g1_3
 (22 4)  (310 420)  (310 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 420)  (313 420)  routing T_6_26.sp4_h_r_10 <X> T_6_26.lc_trk_g1_2
 (28 4)  (316 420)  (316 420)  routing T_6_26.lc_trk_g2_1 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 420)  (317 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 420)  (320 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 420)  (322 420)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 420)  (324 420)  LC_2 Logic Functioning bit
 (38 4)  (326 420)  (326 420)  LC_2 Logic Functioning bit
 (41 4)  (329 420)  (329 420)  LC_2 Logic Functioning bit
 (43 4)  (331 420)  (331 420)  LC_2 Logic Functioning bit
 (45 4)  (333 420)  (333 420)  LC_2 Logic Functioning bit
 (53 4)  (341 420)  (341 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (310 421)  (310 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (311 421)  (311 421)  routing T_6_26.sp4_h_r_10 <X> T_6_26.lc_trk_g1_2
 (24 5)  (312 421)  (312 421)  routing T_6_26.sp4_h_r_10 <X> T_6_26.lc_trk_g1_2
 (26 5)  (314 421)  (314 421)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 421)  (316 421)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 421)  (317 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 421)  (319 421)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 421)  (324 421)  LC_2 Logic Functioning bit
 (38 5)  (326 421)  (326 421)  LC_2 Logic Functioning bit
 (40 5)  (328 421)  (328 421)  LC_2 Logic Functioning bit
 (42 5)  (330 421)  (330 421)  LC_2 Logic Functioning bit
 (5 6)  (293 422)  (293 422)  routing T_6_26.sp4_v_t_38 <X> T_6_26.sp4_h_l_38
 (14 6)  (302 422)  (302 422)  routing T_6_26.wire_logic_cluster/lc_4/out <X> T_6_26.lc_trk_g1_4
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (309 422)  (309 422)  routing T_6_26.sp4_v_b_15 <X> T_6_26.lc_trk_g1_7
 (22 6)  (310 422)  (310 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (311 422)  (311 422)  routing T_6_26.sp4_v_b_15 <X> T_6_26.lc_trk_g1_7
 (25 6)  (313 422)  (313 422)  routing T_6_26.sp12_h_l_5 <X> T_6_26.lc_trk_g1_6
 (26 6)  (314 422)  (314 422)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 422)  (315 422)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 422)  (317 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 422)  (320 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 422)  (324 422)  LC_3 Logic Functioning bit
 (38 6)  (326 422)  (326 422)  LC_3 Logic Functioning bit
 (45 6)  (333 422)  (333 422)  LC_3 Logic Functioning bit
 (48 6)  (336 422)  (336 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (6 7)  (294 423)  (294 423)  routing T_6_26.sp4_v_t_38 <X> T_6_26.sp4_h_l_38
 (17 7)  (305 423)  (305 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (306 423)  (306 423)  routing T_6_26.sp4_r_v_b_29 <X> T_6_26.lc_trk_g1_5
 (21 7)  (309 423)  (309 423)  routing T_6_26.sp4_v_b_15 <X> T_6_26.lc_trk_g1_7
 (22 7)  (310 423)  (310 423)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (312 423)  (312 423)  routing T_6_26.sp12_h_l_5 <X> T_6_26.lc_trk_g1_6
 (25 7)  (313 423)  (313 423)  routing T_6_26.sp12_h_l_5 <X> T_6_26.lc_trk_g1_6
 (26 7)  (314 423)  (314 423)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 423)  (315 423)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 423)  (316 423)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 423)  (317 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 423)  (318 423)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 423)  (319 423)  routing T_6_26.lc_trk_g0_2 <X> T_6_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 423)  (324 423)  LC_3 Logic Functioning bit
 (37 7)  (325 423)  (325 423)  LC_3 Logic Functioning bit
 (38 7)  (326 423)  (326 423)  LC_3 Logic Functioning bit
 (39 7)  (327 423)  (327 423)  LC_3 Logic Functioning bit
 (41 7)  (329 423)  (329 423)  LC_3 Logic Functioning bit
 (43 7)  (331 423)  (331 423)  LC_3 Logic Functioning bit
 (15 8)  (303 424)  (303 424)  routing T_6_26.sp4_v_t_28 <X> T_6_26.lc_trk_g2_1
 (16 8)  (304 424)  (304 424)  routing T_6_26.sp4_v_t_28 <X> T_6_26.lc_trk_g2_1
 (17 8)  (305 424)  (305 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (310 424)  (310 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (313 424)  (313 424)  routing T_6_26.wire_logic_cluster/lc_2/out <X> T_6_26.lc_trk_g2_2
 (26 8)  (314 424)  (314 424)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 424)  (315 424)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 424)  (318 424)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 424)  (322 424)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 424)  (324 424)  LC_4 Logic Functioning bit
 (38 8)  (326 424)  (326 424)  LC_4 Logic Functioning bit
 (41 8)  (329 424)  (329 424)  LC_4 Logic Functioning bit
 (43 8)  (331 424)  (331 424)  LC_4 Logic Functioning bit
 (45 8)  (333 424)  (333 424)  LC_4 Logic Functioning bit
 (47 8)  (335 424)  (335 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (9 9)  (297 425)  (297 425)  routing T_6_26.sp4_v_t_42 <X> T_6_26.sp4_v_b_7
 (22 9)  (310 425)  (310 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 425)  (314 425)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 425)  (316 425)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 425)  (317 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 425)  (319 425)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 425)  (325 425)  LC_4 Logic Functioning bit
 (39 9)  (327 425)  (327 425)  LC_4 Logic Functioning bit
 (41 9)  (329 425)  (329 425)  LC_4 Logic Functioning bit
 (43 9)  (331 425)  (331 425)  LC_4 Logic Functioning bit
 (17 10)  (305 426)  (305 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 426)  (306 426)  routing T_6_26.wire_logic_cluster/lc_5/out <X> T_6_26.lc_trk_g2_5
 (25 10)  (313 426)  (313 426)  routing T_6_26.sp4_v_b_38 <X> T_6_26.lc_trk_g2_6
 (26 10)  (314 426)  (314 426)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (31 10)  (319 426)  (319 426)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 426)  (320 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 426)  (321 426)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 426)  (322 426)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 426)  (323 426)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.input_2_5
 (36 10)  (324 426)  (324 426)  LC_5 Logic Functioning bit
 (37 10)  (325 426)  (325 426)  LC_5 Logic Functioning bit
 (38 10)  (326 426)  (326 426)  LC_5 Logic Functioning bit
 (41 10)  (329 426)  (329 426)  LC_5 Logic Functioning bit
 (45 10)  (333 426)  (333 426)  LC_5 Logic Functioning bit
 (22 11)  (310 427)  (310 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (311 427)  (311 427)  routing T_6_26.sp4_v_b_38 <X> T_6_26.lc_trk_g2_6
 (25 11)  (313 427)  (313 427)  routing T_6_26.sp4_v_b_38 <X> T_6_26.lc_trk_g2_6
 (28 11)  (316 427)  (316 427)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 427)  (317 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 427)  (319 427)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 427)  (320 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (321 427)  (321 427)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.input_2_5
 (34 11)  (322 427)  (322 427)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.input_2_5
 (35 11)  (323 427)  (323 427)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.input_2_5
 (36 11)  (324 427)  (324 427)  LC_5 Logic Functioning bit
 (37 11)  (325 427)  (325 427)  LC_5 Logic Functioning bit
 (39 11)  (327 427)  (327 427)  LC_5 Logic Functioning bit
 (40 11)  (328 427)  (328 427)  LC_5 Logic Functioning bit
 (53 11)  (341 427)  (341 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (297 428)  (297 428)  routing T_6_26.sp4_h_l_42 <X> T_6_26.sp4_h_r_10
 (10 12)  (298 428)  (298 428)  routing T_6_26.sp4_h_l_42 <X> T_6_26.sp4_h_r_10
 (17 12)  (305 428)  (305 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 428)  (306 428)  routing T_6_26.wire_logic_cluster/lc_1/out <X> T_6_26.lc_trk_g3_1
 (29 12)  (317 428)  (317 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 428)  (318 428)  routing T_6_26.lc_trk_g0_7 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 428)  (319 428)  routing T_6_26.lc_trk_g0_5 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 428)  (320 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (325 428)  (325 428)  LC_6 Logic Functioning bit
 (39 12)  (327 428)  (327 428)  LC_6 Logic Functioning bit
 (41 12)  (329 428)  (329 428)  LC_6 Logic Functioning bit
 (43 12)  (331 428)  (331 428)  LC_6 Logic Functioning bit
 (30 13)  (318 429)  (318 429)  routing T_6_26.lc_trk_g0_7 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (37 13)  (325 429)  (325 429)  LC_6 Logic Functioning bit
 (39 13)  (327 429)  (327 429)  LC_6 Logic Functioning bit
 (41 13)  (329 429)  (329 429)  LC_6 Logic Functioning bit
 (43 13)  (331 429)  (331 429)  LC_6 Logic Functioning bit
 (53 13)  (341 429)  (341 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (12 14)  (300 430)  (300 430)  routing T_6_26.sp4_v_t_46 <X> T_6_26.sp4_h_l_46
 (15 14)  (303 430)  (303 430)  routing T_6_26.sp4_h_l_24 <X> T_6_26.lc_trk_g3_5
 (16 14)  (304 430)  (304 430)  routing T_6_26.sp4_h_l_24 <X> T_6_26.lc_trk_g3_5
 (17 14)  (305 430)  (305 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 430)  (306 430)  routing T_6_26.sp4_h_l_24 <X> T_6_26.lc_trk_g3_5
 (21 14)  (309 430)  (309 430)  routing T_6_26.rgt_op_7 <X> T_6_26.lc_trk_g3_7
 (22 14)  (310 430)  (310 430)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 430)  (312 430)  routing T_6_26.rgt_op_7 <X> T_6_26.lc_trk_g3_7
 (27 14)  (315 430)  (315 430)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 430)  (316 430)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 430)  (317 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 430)  (318 430)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 430)  (319 430)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 430)  (320 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 430)  (322 430)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 430)  (324 430)  LC_7 Logic Functioning bit
 (38 14)  (326 430)  (326 430)  LC_7 Logic Functioning bit
 (46 14)  (334 430)  (334 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (3 15)  (291 431)  (291 431)  routing T_6_26.sp12_h_l_22 <X> T_6_26.sp12_v_t_22
 (11 15)  (299 431)  (299 431)  routing T_6_26.sp4_v_t_46 <X> T_6_26.sp4_h_l_46
 (22 15)  (310 431)  (310 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (319 431)  (319 431)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 431)  (324 431)  LC_7 Logic Functioning bit
 (38 15)  (326 431)  (326 431)  LC_7 Logic Functioning bit


LogicTile_7_26

 (14 0)  (356 416)  (356 416)  routing T_7_26.wire_logic_cluster/lc_0/out <X> T_7_26.lc_trk_g0_0
 (16 0)  (358 416)  (358 416)  routing T_7_26.sp4_v_b_9 <X> T_7_26.lc_trk_g0_1
 (17 0)  (359 416)  (359 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (360 416)  (360 416)  routing T_7_26.sp4_v_b_9 <X> T_7_26.lc_trk_g0_1
 (29 0)  (371 416)  (371 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 416)  (372 416)  routing T_7_26.lc_trk_g0_5 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 416)  (373 416)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 416)  (374 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 416)  (376 416)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 416)  (378 416)  LC_0 Logic Functioning bit
 (38 0)  (380 416)  (380 416)  LC_0 Logic Functioning bit
 (41 0)  (383 416)  (383 416)  LC_0 Logic Functioning bit
 (43 0)  (385 416)  (385 416)  LC_0 Logic Functioning bit
 (45 0)  (387 416)  (387 416)  LC_0 Logic Functioning bit
 (51 0)  (393 416)  (393 416)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (359 417)  (359 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (360 417)  (360 417)  routing T_7_26.sp4_v_b_9 <X> T_7_26.lc_trk_g0_1
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 417)  (373 417)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 417)  (378 417)  LC_0 Logic Functioning bit
 (38 1)  (380 417)  (380 417)  LC_0 Logic Functioning bit
 (40 1)  (382 417)  (382 417)  LC_0 Logic Functioning bit
 (42 1)  (384 417)  (384 417)  LC_0 Logic Functioning bit
 (48 1)  (390 417)  (390 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 418)  (342 418)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (344 418)  (344 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (358 418)  (358 418)  routing T_7_26.sp4_v_b_13 <X> T_7_26.lc_trk_g0_5
 (17 2)  (359 418)  (359 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 418)  (360 418)  routing T_7_26.sp4_v_b_13 <X> T_7_26.lc_trk_g0_5
 (25 2)  (367 418)  (367 418)  routing T_7_26.wire_logic_cluster/lc_6/out <X> T_7_26.lc_trk_g0_6
 (0 3)  (342 419)  (342 419)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (6 3)  (348 419)  (348 419)  routing T_7_26.sp4_h_r_0 <X> T_7_26.sp4_h_l_37
 (18 3)  (360 419)  (360 419)  routing T_7_26.sp4_v_b_13 <X> T_7_26.lc_trk_g0_5
 (22 3)  (364 419)  (364 419)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (5 4)  (347 420)  (347 420)  routing T_7_26.sp4_v_b_9 <X> T_7_26.sp4_h_r_3
 (27 4)  (369 420)  (369 420)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 420)  (370 420)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 420)  (371 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 420)  (374 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 420)  (376 420)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 420)  (378 420)  LC_2 Logic Functioning bit
 (38 4)  (380 420)  (380 420)  LC_2 Logic Functioning bit
 (41 4)  (383 420)  (383 420)  LC_2 Logic Functioning bit
 (43 4)  (385 420)  (385 420)  LC_2 Logic Functioning bit
 (45 4)  (387 420)  (387 420)  LC_2 Logic Functioning bit
 (52 4)  (394 420)  (394 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (346 421)  (346 421)  routing T_7_26.sp4_v_b_9 <X> T_7_26.sp4_h_r_3
 (6 5)  (348 421)  (348 421)  routing T_7_26.sp4_v_b_9 <X> T_7_26.sp4_h_r_3
 (22 5)  (364 421)  (364 421)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (365 421)  (365 421)  routing T_7_26.sp12_h_l_17 <X> T_7_26.lc_trk_g1_2
 (25 5)  (367 421)  (367 421)  routing T_7_26.sp12_h_l_17 <X> T_7_26.lc_trk_g1_2
 (27 5)  (369 421)  (369 421)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 421)  (370 421)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 421)  (371 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 421)  (372 421)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 421)  (373 421)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (379 421)  (379 421)  LC_2 Logic Functioning bit
 (39 5)  (381 421)  (381 421)  LC_2 Logic Functioning bit
 (41 5)  (383 421)  (383 421)  LC_2 Logic Functioning bit
 (43 5)  (385 421)  (385 421)  LC_2 Logic Functioning bit
 (6 6)  (348 422)  (348 422)  routing T_7_26.sp4_v_b_0 <X> T_7_26.sp4_v_t_38
 (21 6)  (363 422)  (363 422)  routing T_7_26.lft_op_7 <X> T_7_26.lc_trk_g1_7
 (22 6)  (364 422)  (364 422)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 422)  (366 422)  routing T_7_26.lft_op_7 <X> T_7_26.lc_trk_g1_7
 (5 7)  (347 423)  (347 423)  routing T_7_26.sp4_v_b_0 <X> T_7_26.sp4_v_t_38
 (17 7)  (359 423)  (359 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (364 423)  (364 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (365 423)  (365 423)  routing T_7_26.sp4_v_b_22 <X> T_7_26.lc_trk_g1_6
 (24 7)  (366 423)  (366 423)  routing T_7_26.sp4_v_b_22 <X> T_7_26.lc_trk_g1_6
 (22 8)  (364 424)  (364 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (365 424)  (365 424)  routing T_7_26.sp12_v_b_19 <X> T_7_26.lc_trk_g2_3
 (26 8)  (368 424)  (368 424)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 424)  (370 424)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 424)  (371 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 424)  (373 424)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 424)  (374 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 424)  (375 424)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 424)  (376 424)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 424)  (377 424)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.input_2_4
 (36 8)  (378 424)  (378 424)  LC_4 Logic Functioning bit
 (37 8)  (379 424)  (379 424)  LC_4 Logic Functioning bit
 (38 8)  (380 424)  (380 424)  LC_4 Logic Functioning bit
 (39 8)  (381 424)  (381 424)  LC_4 Logic Functioning bit
 (41 8)  (383 424)  (383 424)  LC_4 Logic Functioning bit
 (45 8)  (387 424)  (387 424)  LC_4 Logic Functioning bit
 (4 9)  (346 425)  (346 425)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_h_r_6
 (21 9)  (363 425)  (363 425)  routing T_7_26.sp12_v_b_19 <X> T_7_26.lc_trk_g2_3
 (26 9)  (368 425)  (368 425)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 425)  (369 425)  routing T_7_26.lc_trk_g1_7 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 425)  (371 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 425)  (372 425)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 425)  (374 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (375 425)  (375 425)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.input_2_4
 (36 9)  (378 425)  (378 425)  LC_4 Logic Functioning bit
 (37 9)  (379 425)  (379 425)  LC_4 Logic Functioning bit
 (38 9)  (380 425)  (380 425)  LC_4 Logic Functioning bit
 (46 9)  (388 425)  (388 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (356 426)  (356 426)  routing T_7_26.sp4_v_b_36 <X> T_7_26.lc_trk_g2_4
 (21 10)  (363 426)  (363 426)  routing T_7_26.wire_logic_cluster/lc_7/out <X> T_7_26.lc_trk_g2_7
 (22 10)  (364 426)  (364 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (367 426)  (367 426)  routing T_7_26.sp4_v_b_38 <X> T_7_26.lc_trk_g2_6
 (26 10)  (368 426)  (368 426)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 426)  (369 426)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 426)  (370 426)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 426)  (371 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 426)  (372 426)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 426)  (373 426)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 426)  (375 426)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 426)  (378 426)  LC_5 Logic Functioning bit
 (38 10)  (380 426)  (380 426)  LC_5 Logic Functioning bit
 (45 10)  (387 426)  (387 426)  LC_5 Logic Functioning bit
 (5 11)  (347 427)  (347 427)  routing T_7_26.sp4_h_l_43 <X> T_7_26.sp4_v_t_43
 (14 11)  (356 427)  (356 427)  routing T_7_26.sp4_v_b_36 <X> T_7_26.lc_trk_g2_4
 (16 11)  (358 427)  (358 427)  routing T_7_26.sp4_v_b_36 <X> T_7_26.lc_trk_g2_4
 (17 11)  (359 427)  (359 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (364 427)  (364 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 427)  (365 427)  routing T_7_26.sp4_v_b_38 <X> T_7_26.lc_trk_g2_6
 (25 11)  (367 427)  (367 427)  routing T_7_26.sp4_v_b_38 <X> T_7_26.lc_trk_g2_6
 (26 11)  (368 427)  (368 427)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 427)  (369 427)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 427)  (371 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 427)  (373 427)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 427)  (378 427)  LC_5 Logic Functioning bit
 (37 11)  (379 427)  (379 427)  LC_5 Logic Functioning bit
 (38 11)  (380 427)  (380 427)  LC_5 Logic Functioning bit
 (39 11)  (381 427)  (381 427)  LC_5 Logic Functioning bit
 (41 11)  (383 427)  (383 427)  LC_5 Logic Functioning bit
 (43 11)  (385 427)  (385 427)  LC_5 Logic Functioning bit
 (46 11)  (388 427)  (388 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (359 428)  (359 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (364 428)  (364 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (365 428)  (365 428)  routing T_7_26.sp12_v_b_19 <X> T_7_26.lc_trk_g3_3
 (25 12)  (367 428)  (367 428)  routing T_7_26.wire_logic_cluster/lc_2/out <X> T_7_26.lc_trk_g3_2
 (26 12)  (368 428)  (368 428)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 428)  (369 428)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 428)  (371 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 428)  (372 428)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 428)  (373 428)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 428)  (374 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 428)  (376 428)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 428)  (378 428)  LC_6 Logic Functioning bit
 (38 12)  (380 428)  (380 428)  LC_6 Logic Functioning bit
 (41 12)  (383 428)  (383 428)  LC_6 Logic Functioning bit
 (43 12)  (385 428)  (385 428)  LC_6 Logic Functioning bit
 (45 12)  (387 428)  (387 428)  LC_6 Logic Functioning bit
 (18 13)  (360 429)  (360 429)  routing T_7_26.sp4_r_v_b_41 <X> T_7_26.lc_trk_g3_1
 (21 13)  (363 429)  (363 429)  routing T_7_26.sp12_v_b_19 <X> T_7_26.lc_trk_g3_3
 (22 13)  (364 429)  (364 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 429)  (368 429)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 429)  (371 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 429)  (373 429)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 429)  (378 429)  LC_6 Logic Functioning bit
 (38 13)  (380 429)  (380 429)  LC_6 Logic Functioning bit
 (40 13)  (382 429)  (382 429)  LC_6 Logic Functioning bit
 (42 13)  (384 429)  (384 429)  LC_6 Logic Functioning bit
 (48 13)  (390 429)  (390 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (393 429)  (393 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (13 14)  (355 430)  (355 430)  routing T_7_26.sp4_v_b_11 <X> T_7_26.sp4_v_t_46
 (14 14)  (356 430)  (356 430)  routing T_7_26.wire_logic_cluster/lc_4/out <X> T_7_26.lc_trk_g3_4
 (17 14)  (359 430)  (359 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 430)  (360 430)  routing T_7_26.wire_logic_cluster/lc_5/out <X> T_7_26.lc_trk_g3_5
 (28 14)  (370 430)  (370 430)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 430)  (371 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 430)  (372 430)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 430)  (374 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 430)  (375 430)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 430)  (376 430)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 430)  (377 430)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.input_2_7
 (36 14)  (378 430)  (378 430)  LC_7 Logic Functioning bit
 (37 14)  (379 430)  (379 430)  LC_7 Logic Functioning bit
 (39 14)  (381 430)  (381 430)  LC_7 Logic Functioning bit
 (43 14)  (385 430)  (385 430)  LC_7 Logic Functioning bit
 (45 14)  (387 430)  (387 430)  LC_7 Logic Functioning bit
 (9 15)  (351 431)  (351 431)  routing T_7_26.sp4_v_b_10 <X> T_7_26.sp4_v_t_47
 (17 15)  (359 431)  (359 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (371 431)  (371 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 431)  (373 431)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 431)  (374 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (375 431)  (375 431)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.input_2_7
 (35 15)  (377 431)  (377 431)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.input_2_7
 (36 15)  (378 431)  (378 431)  LC_7 Logic Functioning bit
 (37 15)  (379 431)  (379 431)  LC_7 Logic Functioning bit
 (42 15)  (384 431)  (384 431)  LC_7 Logic Functioning bit
 (43 15)  (385 431)  (385 431)  LC_7 Logic Functioning bit


RAM_Tile_8_26

 (11 4)  (407 420)  (407 420)  routing T_8_26.sp4_h_l_46 <X> T_8_26.sp4_v_b_5
 (13 4)  (409 420)  (409 420)  routing T_8_26.sp4_h_l_46 <X> T_8_26.sp4_v_b_5
 (12 5)  (408 421)  (408 421)  routing T_8_26.sp4_h_l_46 <X> T_8_26.sp4_v_b_5
 (5 6)  (401 422)  (401 422)  routing T_8_26.sp4_h_r_0 <X> T_8_26.sp4_h_l_38
 (4 7)  (400 423)  (400 423)  routing T_8_26.sp4_h_r_0 <X> T_8_26.sp4_h_l_38
 (6 9)  (402 425)  (402 425)  routing T_8_26.sp4_h_l_43 <X> T_8_26.sp4_h_r_6


LogicTile_9_26

 (5 0)  (443 416)  (443 416)  routing T_9_26.sp4_v_b_0 <X> T_9_26.sp4_h_r_0
 (17 0)  (455 416)  (455 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 416)  (456 416)  routing T_9_26.wire_logic_cluster/lc_1/out <X> T_9_26.lc_trk_g0_1
 (21 0)  (459 416)  (459 416)  routing T_9_26.sp4_h_r_19 <X> T_9_26.lc_trk_g0_3
 (22 0)  (460 416)  (460 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (461 416)  (461 416)  routing T_9_26.sp4_h_r_19 <X> T_9_26.lc_trk_g0_3
 (24 0)  (462 416)  (462 416)  routing T_9_26.sp4_h_r_19 <X> T_9_26.lc_trk_g0_3
 (25 0)  (463 416)  (463 416)  routing T_9_26.sp4_h_r_10 <X> T_9_26.lc_trk_g0_2
 (26 0)  (464 416)  (464 416)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 416)  (465 416)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 416)  (466 416)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 416)  (467 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (474 416)  (474 416)  LC_0 Logic Functioning bit
 (38 0)  (476 416)  (476 416)  LC_0 Logic Functioning bit
 (41 0)  (479 416)  (479 416)  LC_0 Logic Functioning bit
 (43 0)  (481 416)  (481 416)  LC_0 Logic Functioning bit
 (45 0)  (483 416)  (483 416)  LC_0 Logic Functioning bit
 (6 1)  (444 417)  (444 417)  routing T_9_26.sp4_v_b_0 <X> T_9_26.sp4_h_r_0
 (21 1)  (459 417)  (459 417)  routing T_9_26.sp4_h_r_19 <X> T_9_26.lc_trk_g0_3
 (22 1)  (460 417)  (460 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 417)  (461 417)  routing T_9_26.sp4_h_r_10 <X> T_9_26.lc_trk_g0_2
 (24 1)  (462 417)  (462 417)  routing T_9_26.sp4_h_r_10 <X> T_9_26.lc_trk_g0_2
 (26 1)  (464 417)  (464 417)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 417)  (466 417)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 417)  (467 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 417)  (469 417)  routing T_9_26.lc_trk_g0_3 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 417)  (470 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (471 417)  (471 417)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.input_2_0
 (35 1)  (473 417)  (473 417)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.input_2_0
 (36 1)  (474 417)  (474 417)  LC_0 Logic Functioning bit
 (39 1)  (477 417)  (477 417)  LC_0 Logic Functioning bit
 (41 1)  (479 417)  (479 417)  LC_0 Logic Functioning bit
 (43 1)  (481 417)  (481 417)  LC_0 Logic Functioning bit
 (52 1)  (490 417)  (490 417)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (438 418)  (438 418)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (466 418)  (466 418)  routing T_9_26.lc_trk_g2_0 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 418)  (471 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (38 2)  (476 418)  (476 418)  LC_1 Logic Functioning bit
 (41 2)  (479 418)  (479 418)  LC_1 Logic Functioning bit
 (43 2)  (481 418)  (481 418)  LC_1 Logic Functioning bit
 (45 2)  (483 418)  (483 418)  LC_1 Logic Functioning bit
 (0 3)  (438 419)  (438 419)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 419)  (469 419)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (38 3)  (476 419)  (476 419)  LC_1 Logic Functioning bit
 (40 3)  (478 419)  (478 419)  LC_1 Logic Functioning bit
 (42 3)  (480 419)  (480 419)  LC_1 Logic Functioning bit
 (21 4)  (459 420)  (459 420)  routing T_9_26.wire_logic_cluster/lc_3/out <X> T_9_26.lc_trk_g1_3
 (22 4)  (460 420)  (460 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (465 420)  (465 420)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 420)  (466 420)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 420)  (467 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 420)  (470 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 420)  (472 420)  routing T_9_26.lc_trk_g1_2 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 420)  (474 420)  LC_2 Logic Functioning bit
 (38 4)  (476 420)  (476 420)  LC_2 Logic Functioning bit
 (41 4)  (479 420)  (479 420)  LC_2 Logic Functioning bit
 (45 4)  (483 420)  (483 420)  LC_2 Logic Functioning bit
 (46 4)  (484 420)  (484 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (491 420)  (491 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (460 421)  (460 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 421)  (461 421)  routing T_9_26.sp4_v_b_18 <X> T_9_26.lc_trk_g1_2
 (24 5)  (462 421)  (462 421)  routing T_9_26.sp4_v_b_18 <X> T_9_26.lc_trk_g1_2
 (27 5)  (465 421)  (465 421)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 421)  (466 421)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 421)  (467 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 421)  (468 421)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 421)  (469 421)  routing T_9_26.lc_trk_g1_2 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 421)  (470 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 421)  (473 421)  routing T_9_26.lc_trk_g0_2 <X> T_9_26.input_2_2
 (36 5)  (474 421)  (474 421)  LC_2 Logic Functioning bit
 (38 5)  (476 421)  (476 421)  LC_2 Logic Functioning bit
 (42 5)  (480 421)  (480 421)  LC_2 Logic Functioning bit
 (10 6)  (448 422)  (448 422)  routing T_9_26.sp4_v_b_11 <X> T_9_26.sp4_h_l_41
 (14 6)  (452 422)  (452 422)  routing T_9_26.sp4_h_l_1 <X> T_9_26.lc_trk_g1_4
 (25 6)  (463 422)  (463 422)  routing T_9_26.wire_logic_cluster/lc_6/out <X> T_9_26.lc_trk_g1_6
 (26 6)  (464 422)  (464 422)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 422)  (465 422)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 422)  (467 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 422)  (469 422)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 422)  (471 422)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 422)  (472 422)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 422)  (474 422)  LC_3 Logic Functioning bit
 (38 6)  (476 422)  (476 422)  LC_3 Logic Functioning bit
 (41 6)  (479 422)  (479 422)  LC_3 Logic Functioning bit
 (43 6)  (481 422)  (481 422)  LC_3 Logic Functioning bit
 (45 6)  (483 422)  (483 422)  LC_3 Logic Functioning bit
 (15 7)  (453 423)  (453 423)  routing T_9_26.sp4_h_l_1 <X> T_9_26.lc_trk_g1_4
 (16 7)  (454 423)  (454 423)  routing T_9_26.sp4_h_l_1 <X> T_9_26.lc_trk_g1_4
 (17 7)  (455 423)  (455 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (460 423)  (460 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 423)  (464 423)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 423)  (466 423)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 423)  (468 423)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 423)  (469 423)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 423)  (475 423)  LC_3 Logic Functioning bit
 (39 7)  (477 423)  (477 423)  LC_3 Logic Functioning bit
 (41 7)  (479 423)  (479 423)  LC_3 Logic Functioning bit
 (43 7)  (481 423)  (481 423)  LC_3 Logic Functioning bit
 (47 7)  (485 423)  (485 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (450 424)  (450 424)  routing T_9_26.sp4_v_b_2 <X> T_9_26.sp4_h_r_8
 (14 8)  (452 424)  (452 424)  routing T_9_26.sp4_h_l_21 <X> T_9_26.lc_trk_g2_0
 (22 8)  (460 424)  (460 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 424)  (461 424)  routing T_9_26.sp4_h_r_27 <X> T_9_26.lc_trk_g2_3
 (24 8)  (462 424)  (462 424)  routing T_9_26.sp4_h_r_27 <X> T_9_26.lc_trk_g2_3
 (25 8)  (463 424)  (463 424)  routing T_9_26.sp4_v_b_26 <X> T_9_26.lc_trk_g2_2
 (11 9)  (449 425)  (449 425)  routing T_9_26.sp4_v_b_2 <X> T_9_26.sp4_h_r_8
 (13 9)  (451 425)  (451 425)  routing T_9_26.sp4_v_b_2 <X> T_9_26.sp4_h_r_8
 (15 9)  (453 425)  (453 425)  routing T_9_26.sp4_h_l_21 <X> T_9_26.lc_trk_g2_0
 (16 9)  (454 425)  (454 425)  routing T_9_26.sp4_h_l_21 <X> T_9_26.lc_trk_g2_0
 (17 9)  (455 425)  (455 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (459 425)  (459 425)  routing T_9_26.sp4_h_r_27 <X> T_9_26.lc_trk_g2_3
 (22 9)  (460 425)  (460 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 425)  (461 425)  routing T_9_26.sp4_v_b_26 <X> T_9_26.lc_trk_g2_2
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 426)  (456 426)  routing T_9_26.wire_logic_cluster/lc_5/out <X> T_9_26.lc_trk_g2_5
 (21 10)  (459 426)  (459 426)  routing T_9_26.sp4_h_r_39 <X> T_9_26.lc_trk_g2_7
 (22 10)  (460 426)  (460 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (461 426)  (461 426)  routing T_9_26.sp4_h_r_39 <X> T_9_26.lc_trk_g2_7
 (24 10)  (462 426)  (462 426)  routing T_9_26.sp4_h_r_39 <X> T_9_26.lc_trk_g2_7
 (26 10)  (464 426)  (464 426)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 426)  (466 426)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 426)  (469 426)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 426)  (471 426)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 426)  (473 426)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.input_2_5
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (37 10)  (475 426)  (475 426)  LC_5 Logic Functioning bit
 (39 10)  (477 426)  (477 426)  LC_5 Logic Functioning bit
 (43 10)  (481 426)  (481 426)  LC_5 Logic Functioning bit
 (45 10)  (483 426)  (483 426)  LC_5 Logic Functioning bit
 (52 10)  (490 426)  (490 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (441 427)  (441 427)  routing T_9_26.sp12_v_b_1 <X> T_9_26.sp12_h_l_22
 (22 11)  (460 427)  (460 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 427)  (461 427)  routing T_9_26.sp4_h_r_30 <X> T_9_26.lc_trk_g2_6
 (24 11)  (462 427)  (462 427)  routing T_9_26.sp4_h_r_30 <X> T_9_26.lc_trk_g2_6
 (25 11)  (463 427)  (463 427)  routing T_9_26.sp4_h_r_30 <X> T_9_26.lc_trk_g2_6
 (27 11)  (465 427)  (465 427)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 427)  (468 427)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 427)  (469 427)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 427)  (470 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 427)  (471 427)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.input_2_5
 (36 11)  (474 427)  (474 427)  LC_5 Logic Functioning bit
 (37 11)  (475 427)  (475 427)  LC_5 Logic Functioning bit
 (42 11)  (480 427)  (480 427)  LC_5 Logic Functioning bit
 (43 11)  (481 427)  (481 427)  LC_5 Logic Functioning bit
 (14 12)  (452 428)  (452 428)  routing T_9_26.wire_logic_cluster/lc_0/out <X> T_9_26.lc_trk_g3_0
 (15 12)  (453 428)  (453 428)  routing T_9_26.rgt_op_1 <X> T_9_26.lc_trk_g3_1
 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 428)  (456 428)  routing T_9_26.rgt_op_1 <X> T_9_26.lc_trk_g3_1
 (25 12)  (463 428)  (463 428)  routing T_9_26.wire_logic_cluster/lc_2/out <X> T_9_26.lc_trk_g3_2
 (26 12)  (464 428)  (464 428)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 428)  (465 428)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 428)  (467 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 428)  (468 428)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 428)  (470 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 428)  (471 428)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 428)  (474 428)  LC_6 Logic Functioning bit
 (38 12)  (476 428)  (476 428)  LC_6 Logic Functioning bit
 (41 12)  (479 428)  (479 428)  LC_6 Logic Functioning bit
 (43 12)  (481 428)  (481 428)  LC_6 Logic Functioning bit
 (45 12)  (483 428)  (483 428)  LC_6 Logic Functioning bit
 (17 13)  (455 429)  (455 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (460 429)  (460 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 429)  (464 429)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 429)  (466 429)  routing T_9_26.lc_trk_g2_6 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 429)  (467 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 429)  (468 429)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 429)  (469 429)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 429)  (470 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (471 429)  (471 429)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.input_2_6
 (35 13)  (473 429)  (473 429)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.input_2_6
 (36 13)  (474 429)  (474 429)  LC_6 Logic Functioning bit
 (38 13)  (476 429)  (476 429)  LC_6 Logic Functioning bit
 (40 13)  (478 429)  (478 429)  LC_6 Logic Functioning bit
 (43 13)  (481 429)  (481 429)  LC_6 Logic Functioning bit
 (53 13)  (491 429)  (491 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (459 430)  (459 430)  routing T_9_26.sp4_v_t_18 <X> T_9_26.lc_trk_g3_7
 (22 14)  (460 430)  (460 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 430)  (461 430)  routing T_9_26.sp4_v_t_18 <X> T_9_26.lc_trk_g3_7


LogicTile_10_26

 (4 0)  (496 416)  (496 416)  routing T_10_26.sp4_v_t_37 <X> T_10_26.sp4_v_b_0
 (11 0)  (503 416)  (503 416)  routing T_10_26.sp4_v_t_46 <X> T_10_26.sp4_v_b_2
 (16 0)  (508 416)  (508 416)  routing T_10_26.sp4_v_b_9 <X> T_10_26.lc_trk_g0_1
 (17 0)  (509 416)  (509 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (510 416)  (510 416)  routing T_10_26.sp4_v_b_9 <X> T_10_26.lc_trk_g0_1
 (22 0)  (514 416)  (514 416)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (515 416)  (515 416)  routing T_10_26.sp12_h_l_16 <X> T_10_26.lc_trk_g0_3
 (25 0)  (517 416)  (517 416)  routing T_10_26.lft_op_2 <X> T_10_26.lc_trk_g0_2
 (26 0)  (518 416)  (518 416)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 416)  (519 416)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 416)  (520 416)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 416)  (525 416)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 416)  (526 416)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 416)  (528 416)  LC_0 Logic Functioning bit
 (37 0)  (529 416)  (529 416)  LC_0 Logic Functioning bit
 (38 0)  (530 416)  (530 416)  LC_0 Logic Functioning bit
 (39 0)  (531 416)  (531 416)  LC_0 Logic Functioning bit
 (41 0)  (533 416)  (533 416)  LC_0 Logic Functioning bit
 (43 0)  (535 416)  (535 416)  LC_0 Logic Functioning bit
 (45 0)  (537 416)  (537 416)  LC_0 Logic Functioning bit
 (12 1)  (504 417)  (504 417)  routing T_10_26.sp4_v_t_46 <X> T_10_26.sp4_v_b_2
 (18 1)  (510 417)  (510 417)  routing T_10_26.sp4_v_b_9 <X> T_10_26.lc_trk_g0_1
 (21 1)  (513 417)  (513 417)  routing T_10_26.sp12_h_l_16 <X> T_10_26.lc_trk_g0_3
 (22 1)  (514 417)  (514 417)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 417)  (516 417)  routing T_10_26.lft_op_2 <X> T_10_26.lc_trk_g0_2
 (26 1)  (518 417)  (518 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 417)  (519 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 417)  (520 417)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 417)  (521 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 417)  (522 417)  routing T_10_26.lc_trk_g3_2 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (37 1)  (529 417)  (529 417)  LC_0 Logic Functioning bit
 (39 1)  (531 417)  (531 417)  LC_0 Logic Functioning bit
 (0 2)  (492 418)  (492 418)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (2 2)  (494 418)  (494 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 418)  (504 418)  routing T_10_26.sp4_v_t_39 <X> T_10_26.sp4_h_l_39
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 418)  (510 418)  routing T_10_26.wire_logic_cluster/lc_5/out <X> T_10_26.lc_trk_g0_5
 (28 2)  (520 418)  (520 418)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 418)  (521 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 418)  (524 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 418)  (527 418)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.input_2_1
 (37 2)  (529 418)  (529 418)  LC_1 Logic Functioning bit
 (42 2)  (534 418)  (534 418)  LC_1 Logic Functioning bit
 (43 2)  (535 418)  (535 418)  LC_1 Logic Functioning bit
 (53 2)  (545 418)  (545 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 419)  (492 419)  routing T_10_26.glb_netwk_3 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (3 3)  (495 419)  (495 419)  routing T_10_26.sp12_v_b_0 <X> T_10_26.sp12_h_l_23
 (11 3)  (503 419)  (503 419)  routing T_10_26.sp4_v_t_39 <X> T_10_26.sp4_h_l_39
 (29 3)  (521 419)  (521 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 419)  (522 419)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 419)  (523 419)  routing T_10_26.lc_trk_g0_2 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 419)  (524 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (528 419)  (528 419)  LC_1 Logic Functioning bit
 (37 3)  (529 419)  (529 419)  LC_1 Logic Functioning bit
 (42 3)  (534 419)  (534 419)  LC_1 Logic Functioning bit
 (43 3)  (535 419)  (535 419)  LC_1 Logic Functioning bit
 (48 3)  (540 419)  (540 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (518 420)  (518 420)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 420)  (523 420)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 420)  (525 420)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 420)  (528 420)  LC_2 Logic Functioning bit
 (37 4)  (529 420)  (529 420)  LC_2 Logic Functioning bit
 (38 4)  (530 420)  (530 420)  LC_2 Logic Functioning bit
 (41 4)  (533 420)  (533 420)  LC_2 Logic Functioning bit
 (43 4)  (535 420)  (535 420)  LC_2 Logic Functioning bit
 (14 5)  (506 421)  (506 421)  routing T_10_26.sp4_r_v_b_24 <X> T_10_26.lc_trk_g1_0
 (17 5)  (509 421)  (509 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (28 5)  (520 421)  (520 421)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 421)  (521 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 421)  (524 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 421)  (527 421)  routing T_10_26.lc_trk_g0_2 <X> T_10_26.input_2_2
 (37 5)  (529 421)  (529 421)  LC_2 Logic Functioning bit
 (38 5)  (530 421)  (530 421)  LC_2 Logic Functioning bit
 (41 5)  (533 421)  (533 421)  LC_2 Logic Functioning bit
 (14 6)  (506 422)  (506 422)  routing T_10_26.wire_logic_cluster/lc_4/out <X> T_10_26.lc_trk_g1_4
 (15 6)  (507 422)  (507 422)  routing T_10_26.sp4_h_r_13 <X> T_10_26.lc_trk_g1_5
 (16 6)  (508 422)  (508 422)  routing T_10_26.sp4_h_r_13 <X> T_10_26.lc_trk_g1_5
 (17 6)  (509 422)  (509 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 422)  (510 422)  routing T_10_26.sp4_h_r_13 <X> T_10_26.lc_trk_g1_5
 (21 6)  (513 422)  (513 422)  routing T_10_26.wire_logic_cluster/lc_7/out <X> T_10_26.lc_trk_g1_7
 (22 6)  (514 422)  (514 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 422)  (518 422)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 422)  (519 422)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 422)  (522 422)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 422)  (525 422)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 422)  (526 422)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 422)  (529 422)  LC_3 Logic Functioning bit
 (39 6)  (531 422)  (531 422)  LC_3 Logic Functioning bit
 (17 7)  (509 423)  (509 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (521 423)  (521 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 423)  (522 423)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 423)  (528 423)  LC_3 Logic Functioning bit
 (37 7)  (529 423)  (529 423)  LC_3 Logic Functioning bit
 (38 7)  (530 423)  (530 423)  LC_3 Logic Functioning bit
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (53 7)  (545 423)  (545 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (508 424)  (508 424)  routing T_10_26.sp12_v_t_6 <X> T_10_26.lc_trk_g2_1
 (17 8)  (509 424)  (509 424)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (26 8)  (518 424)  (518 424)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 424)  (523 424)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 424)  (526 424)  routing T_10_26.lc_trk_g1_4 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (38 8)  (530 424)  (530 424)  LC_4 Logic Functioning bit
 (45 8)  (537 424)  (537 424)  LC_4 Logic Functioning bit
 (46 8)  (538 424)  (538 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (495 425)  (495 425)  routing T_10_26.sp12_h_l_22 <X> T_10_26.sp12_v_b_1
 (22 9)  (514 425)  (514 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 425)  (517 425)  routing T_10_26.sp4_r_v_b_34 <X> T_10_26.lc_trk_g2_2
 (26 9)  (518 425)  (518 425)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 425)  (519 425)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 425)  (522 425)  routing T_10_26.lc_trk_g0_3 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 425)  (528 425)  LC_4 Logic Functioning bit
 (37 9)  (529 425)  (529 425)  LC_4 Logic Functioning bit
 (38 9)  (530 425)  (530 425)  LC_4 Logic Functioning bit
 (39 9)  (531 425)  (531 425)  LC_4 Logic Functioning bit
 (41 9)  (533 425)  (533 425)  LC_4 Logic Functioning bit
 (43 9)  (535 425)  (535 425)  LC_4 Logic Functioning bit
 (48 9)  (540 425)  (540 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (506 426)  (506 426)  routing T_10_26.sp12_v_t_3 <X> T_10_26.lc_trk_g2_4
 (15 10)  (507 426)  (507 426)  routing T_10_26.rgt_op_5 <X> T_10_26.lc_trk_g2_5
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.rgt_op_5 <X> T_10_26.lc_trk_g2_5
 (21 10)  (513 426)  (513 426)  routing T_10_26.rgt_op_7 <X> T_10_26.lc_trk_g2_7
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 426)  (516 426)  routing T_10_26.rgt_op_7 <X> T_10_26.lc_trk_g2_7
 (26 10)  (518 426)  (518 426)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 426)  (519 426)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 426)  (522 426)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 426)  (523 426)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 426)  (526 426)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (41 10)  (533 426)  (533 426)  LC_5 Logic Functioning bit
 (45 10)  (537 426)  (537 426)  LC_5 Logic Functioning bit
 (51 10)  (543 426)  (543 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (506 427)  (506 427)  routing T_10_26.sp12_v_t_3 <X> T_10_26.lc_trk_g2_4
 (15 11)  (507 427)  (507 427)  routing T_10_26.sp12_v_t_3 <X> T_10_26.lc_trk_g2_4
 (17 11)  (509 427)  (509 427)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (29 11)  (521 427)  (521 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 427)  (523 427)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 427)  (524 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (525 427)  (525 427)  routing T_10_26.lc_trk_g2_1 <X> T_10_26.input_2_5
 (40 11)  (532 427)  (532 427)  LC_5 Logic Functioning bit
 (42 11)  (534 427)  (534 427)  LC_5 Logic Functioning bit
 (43 11)  (535 427)  (535 427)  LC_5 Logic Functioning bit
 (46 11)  (538 427)  (538 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (540 427)  (540 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (504 428)  (504 428)  routing T_10_26.sp4_v_b_11 <X> T_10_26.sp4_h_r_11
 (14 12)  (506 428)  (506 428)  routing T_10_26.wire_logic_cluster/lc_0/out <X> T_10_26.lc_trk_g3_0
 (17 12)  (509 428)  (509 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (514 428)  (514 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 428)  (515 428)  routing T_10_26.sp4_h_r_27 <X> T_10_26.lc_trk_g3_3
 (24 12)  (516 428)  (516 428)  routing T_10_26.sp4_h_r_27 <X> T_10_26.lc_trk_g3_3
 (27 12)  (519 428)  (519 428)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 428)  (521 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 428)  (523 428)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 428)  (524 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 428)  (525 428)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 428)  (528 428)  LC_6 Logic Functioning bit
 (38 12)  (530 428)  (530 428)  LC_6 Logic Functioning bit
 (41 12)  (533 428)  (533 428)  LC_6 Logic Functioning bit
 (43 12)  (535 428)  (535 428)  LC_6 Logic Functioning bit
 (11 13)  (503 429)  (503 429)  routing T_10_26.sp4_v_b_11 <X> T_10_26.sp4_h_r_11
 (17 13)  (509 429)  (509 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (513 429)  (513 429)  routing T_10_26.sp4_h_r_27 <X> T_10_26.lc_trk_g3_3
 (22 13)  (514 429)  (514 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (518 429)  (518 429)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 429)  (519 429)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 429)  (520 429)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 429)  (521 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 429)  (523 429)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 429)  (529 429)  LC_6 Logic Functioning bit
 (39 13)  (531 429)  (531 429)  LC_6 Logic Functioning bit
 (41 13)  (533 429)  (533 429)  LC_6 Logic Functioning bit
 (43 13)  (535 429)  (535 429)  LC_6 Logic Functioning bit
 (52 13)  (544 429)  (544 429)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (496 430)  (496 430)  routing T_10_26.sp4_h_r_3 <X> T_10_26.sp4_v_t_44
 (6 14)  (498 430)  (498 430)  routing T_10_26.sp4_h_r_3 <X> T_10_26.sp4_v_t_44
 (21 14)  (513 430)  (513 430)  routing T_10_26.sp4_h_l_34 <X> T_10_26.lc_trk_g3_7
 (22 14)  (514 430)  (514 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (515 430)  (515 430)  routing T_10_26.sp4_h_l_34 <X> T_10_26.lc_trk_g3_7
 (24 14)  (516 430)  (516 430)  routing T_10_26.sp4_h_l_34 <X> T_10_26.lc_trk_g3_7
 (26 14)  (518 430)  (518 430)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 430)  (519 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 430)  (523 430)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 430)  (526 430)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (43 14)  (535 430)  (535 430)  LC_7 Logic Functioning bit
 (45 14)  (537 430)  (537 430)  LC_7 Logic Functioning bit
 (47 14)  (539 430)  (539 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (543 430)  (543 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (497 431)  (497 431)  routing T_10_26.sp4_h_r_3 <X> T_10_26.sp4_v_t_44
 (21 15)  (513 431)  (513 431)  routing T_10_26.sp4_h_l_34 <X> T_10_26.lc_trk_g3_7
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 431)  (523 431)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 431)  (524 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (525 431)  (525 431)  routing T_10_26.lc_trk_g2_1 <X> T_10_26.input_2_7
 (48 15)  (540 431)  (540 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (543 431)  (543 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_26

 (8 0)  (554 416)  (554 416)  routing T_11_26.sp4_v_b_1 <X> T_11_26.sp4_h_r_1
 (9 0)  (555 416)  (555 416)  routing T_11_26.sp4_v_b_1 <X> T_11_26.sp4_h_r_1
 (17 0)  (563 416)  (563 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 416)  (564 416)  routing T_11_26.wire_logic_cluster/lc_1/out <X> T_11_26.lc_trk_g0_1
 (29 0)  (575 416)  (575 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 416)  (576 416)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 416)  (579 416)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 416)  (580 416)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 416)  (582 416)  LC_0 Logic Functioning bit
 (37 0)  (583 416)  (583 416)  LC_0 Logic Functioning bit
 (38 0)  (584 416)  (584 416)  LC_0 Logic Functioning bit
 (39 0)  (585 416)  (585 416)  LC_0 Logic Functioning bit
 (41 0)  (587 416)  (587 416)  LC_0 Logic Functioning bit
 (43 0)  (589 416)  (589 416)  LC_0 Logic Functioning bit
 (45 0)  (591 416)  (591 416)  LC_0 Logic Functioning bit
 (15 1)  (561 417)  (561 417)  routing T_11_26.sp4_v_t_5 <X> T_11_26.lc_trk_g0_0
 (16 1)  (562 417)  (562 417)  routing T_11_26.sp4_v_t_5 <X> T_11_26.lc_trk_g0_0
 (17 1)  (563 417)  (563 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (568 417)  (568 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 417)  (570 417)  routing T_11_26.bot_op_2 <X> T_11_26.lc_trk_g0_2
 (27 1)  (573 417)  (573 417)  routing T_11_26.lc_trk_g1_1 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 417)  (575 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 417)  (576 417)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (37 1)  (583 417)  (583 417)  LC_0 Logic Functioning bit
 (39 1)  (585 417)  (585 417)  LC_0 Logic Functioning bit
 (52 1)  (598 417)  (598 417)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (546 418)  (546 418)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (548 418)  (548 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (551 418)  (551 418)  routing T_11_26.sp4_v_t_37 <X> T_11_26.sp4_h_l_37
 (14 2)  (560 418)  (560 418)  routing T_11_26.wire_logic_cluster/lc_4/out <X> T_11_26.lc_trk_g0_4
 (15 2)  (561 418)  (561 418)  routing T_11_26.sp12_h_r_5 <X> T_11_26.lc_trk_g0_5
 (17 2)  (563 418)  (563 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (564 418)  (564 418)  routing T_11_26.sp12_h_r_5 <X> T_11_26.lc_trk_g0_5
 (21 2)  (567 418)  (567 418)  routing T_11_26.sp4_v_b_15 <X> T_11_26.lc_trk_g0_7
 (22 2)  (568 418)  (568 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 418)  (569 418)  routing T_11_26.sp4_v_b_15 <X> T_11_26.lc_trk_g0_7
 (25 2)  (571 418)  (571 418)  routing T_11_26.sp4_h_r_14 <X> T_11_26.lc_trk_g0_6
 (27 2)  (573 418)  (573 418)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 418)  (575 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 418)  (576 418)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 418)  (579 418)  routing T_11_26.lc_trk_g2_0 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (38 2)  (584 418)  (584 418)  LC_1 Logic Functioning bit
 (45 2)  (591 418)  (591 418)  LC_1 Logic Functioning bit
 (0 3)  (546 419)  (546 419)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (6 3)  (552 419)  (552 419)  routing T_11_26.sp4_v_t_37 <X> T_11_26.sp4_h_l_37
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 419)  (564 419)  routing T_11_26.sp12_h_r_5 <X> T_11_26.lc_trk_g0_5
 (21 3)  (567 419)  (567 419)  routing T_11_26.sp4_v_b_15 <X> T_11_26.lc_trk_g0_7
 (22 3)  (568 419)  (568 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 419)  (569 419)  routing T_11_26.sp4_h_r_14 <X> T_11_26.lc_trk_g0_6
 (24 3)  (570 419)  (570 419)  routing T_11_26.sp4_h_r_14 <X> T_11_26.lc_trk_g0_6
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 419)  (576 419)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (37 3)  (583 419)  (583 419)  LC_1 Logic Functioning bit
 (39 3)  (585 419)  (585 419)  LC_1 Logic Functioning bit
 (41 3)  (587 419)  (587 419)  LC_1 Logic Functioning bit
 (43 3)  (589 419)  (589 419)  LC_1 Logic Functioning bit
 (47 3)  (593 419)  (593 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (597 419)  (597 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (549 420)  (549 420)  routing T_11_26.sp12_v_t_23 <X> T_11_26.sp12_h_r_0
 (5 4)  (551 420)  (551 420)  routing T_11_26.sp4_v_b_3 <X> T_11_26.sp4_h_r_3
 (14 4)  (560 420)  (560 420)  routing T_11_26.sp4_h_r_8 <X> T_11_26.lc_trk_g1_0
 (15 4)  (561 420)  (561 420)  routing T_11_26.bot_op_1 <X> T_11_26.lc_trk_g1_1
 (17 4)  (563 420)  (563 420)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (571 420)  (571 420)  routing T_11_26.lft_op_2 <X> T_11_26.lc_trk_g1_2
 (27 4)  (573 420)  (573 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 420)  (574 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 420)  (577 420)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 420)  (580 420)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (45 4)  (591 420)  (591 420)  LC_2 Logic Functioning bit
 (6 5)  (552 421)  (552 421)  routing T_11_26.sp4_v_b_3 <X> T_11_26.sp4_h_r_3
 (15 5)  (561 421)  (561 421)  routing T_11_26.sp4_h_r_8 <X> T_11_26.lc_trk_g1_0
 (16 5)  (562 421)  (562 421)  routing T_11_26.sp4_h_r_8 <X> T_11_26.lc_trk_g1_0
 (17 5)  (563 421)  (563 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (568 421)  (568 421)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 421)  (570 421)  routing T_11_26.lft_op_2 <X> T_11_26.lc_trk_g1_2
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 421)  (576 421)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 421)  (577 421)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 421)  (582 421)  LC_2 Logic Functioning bit
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (38 5)  (584 421)  (584 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (6 6)  (552 422)  (552 422)  routing T_11_26.sp4_v_b_0 <X> T_11_26.sp4_v_t_38
 (16 6)  (562 422)  (562 422)  routing T_11_26.sp12_h_r_13 <X> T_11_26.lc_trk_g1_5
 (17 6)  (563 422)  (563 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (567 422)  (567 422)  routing T_11_26.sp4_h_l_10 <X> T_11_26.lc_trk_g1_7
 (22 6)  (568 422)  (568 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (569 422)  (569 422)  routing T_11_26.sp4_h_l_10 <X> T_11_26.lc_trk_g1_7
 (24 6)  (570 422)  (570 422)  routing T_11_26.sp4_h_l_10 <X> T_11_26.lc_trk_g1_7
 (27 6)  (573 422)  (573 422)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 422)  (575 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 422)  (576 422)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 422)  (577 422)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 422)  (578 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 422)  (579 422)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 422)  (581 422)  routing T_11_26.lc_trk_g0_5 <X> T_11_26.input_2_3
 (36 6)  (582 422)  (582 422)  LC_3 Logic Functioning bit
 (38 6)  (584 422)  (584 422)  LC_3 Logic Functioning bit
 (43 6)  (589 422)  (589 422)  LC_3 Logic Functioning bit
 (5 7)  (551 423)  (551 423)  routing T_11_26.sp4_v_b_0 <X> T_11_26.sp4_v_t_38
 (17 7)  (563 423)  (563 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (567 423)  (567 423)  routing T_11_26.sp4_h_l_10 <X> T_11_26.lc_trk_g1_7
 (26 7)  (572 423)  (572 423)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 423)  (573 423)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 423)  (575 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 423)  (578 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (583 423)  (583 423)  LC_3 Logic Functioning bit
 (39 7)  (585 423)  (585 423)  LC_3 Logic Functioning bit
 (41 7)  (587 423)  (587 423)  LC_3 Logic Functioning bit
 (42 7)  (588 423)  (588 423)  LC_3 Logic Functioning bit
 (43 7)  (589 423)  (589 423)  LC_3 Logic Functioning bit
 (48 7)  (594 423)  (594 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (560 424)  (560 424)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g2_0
 (22 8)  (568 424)  (568 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 424)  (576 424)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 424)  (579 424)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (45 8)  (591 424)  (591 424)  LC_4 Logic Functioning bit
 (15 9)  (561 425)  (561 425)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g2_0
 (16 9)  (562 425)  (562 425)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g2_0
 (17 9)  (563 425)  (563 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (567 425)  (567 425)  routing T_11_26.sp4_r_v_b_35 <X> T_11_26.lc_trk_g2_3
 (22 9)  (568 425)  (568 425)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 425)  (570 425)  routing T_11_26.tnr_op_2 <X> T_11_26.lc_trk_g2_2
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 425)  (576 425)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 425)  (577 425)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 425)  (582 425)  LC_4 Logic Functioning bit
 (37 9)  (583 425)  (583 425)  LC_4 Logic Functioning bit
 (38 9)  (584 425)  (584 425)  LC_4 Logic Functioning bit
 (39 9)  (585 425)  (585 425)  LC_4 Logic Functioning bit
 (40 9)  (586 425)  (586 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (48 9)  (594 425)  (594 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (560 426)  (560 426)  routing T_11_26.sp4_h_r_44 <X> T_11_26.lc_trk_g2_4
 (15 10)  (561 426)  (561 426)  routing T_11_26.tnl_op_5 <X> T_11_26.lc_trk_g2_5
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (572 426)  (572 426)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 426)  (573 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 426)  (574 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 426)  (576 426)  routing T_11_26.lc_trk_g3_5 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 426)  (579 426)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 426)  (582 426)  LC_5 Logic Functioning bit
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (45 10)  (591 426)  (591 426)  LC_5 Logic Functioning bit
 (14 11)  (560 427)  (560 427)  routing T_11_26.sp4_h_r_44 <X> T_11_26.lc_trk_g2_4
 (15 11)  (561 427)  (561 427)  routing T_11_26.sp4_h_r_44 <X> T_11_26.lc_trk_g2_4
 (16 11)  (562 427)  (562 427)  routing T_11_26.sp4_h_r_44 <X> T_11_26.lc_trk_g2_4
 (17 11)  (563 427)  (563 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (564 427)  (564 427)  routing T_11_26.tnl_op_5 <X> T_11_26.lc_trk_g2_5
 (27 11)  (573 427)  (573 427)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 427)  (574 427)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 427)  (577 427)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 427)  (582 427)  LC_5 Logic Functioning bit
 (37 11)  (583 427)  (583 427)  LC_5 Logic Functioning bit
 (38 11)  (584 427)  (584 427)  LC_5 Logic Functioning bit
 (39 11)  (585 427)  (585 427)  LC_5 Logic Functioning bit
 (41 11)  (587 427)  (587 427)  LC_5 Logic Functioning bit
 (43 11)  (589 427)  (589 427)  LC_5 Logic Functioning bit
 (14 12)  (560 428)  (560 428)  routing T_11_26.wire_logic_cluster/lc_0/out <X> T_11_26.lc_trk_g3_0
 (25 12)  (571 428)  (571 428)  routing T_11_26.wire_logic_cluster/lc_2/out <X> T_11_26.lc_trk_g3_2
 (28 12)  (574 428)  (574 428)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 428)  (575 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 428)  (576 428)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 428)  (577 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 428)  (578 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 428)  (579 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 428)  (580 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 428)  (582 428)  LC_6 Logic Functioning bit
 (37 12)  (583 428)  (583 428)  LC_6 Logic Functioning bit
 (38 12)  (584 428)  (584 428)  LC_6 Logic Functioning bit
 (39 12)  (585 428)  (585 428)  LC_6 Logic Functioning bit
 (41 12)  (587 428)  (587 428)  LC_6 Logic Functioning bit
 (43 12)  (589 428)  (589 428)  LC_6 Logic Functioning bit
 (45 12)  (591 428)  (591 428)  LC_6 Logic Functioning bit
 (9 13)  (555 429)  (555 429)  routing T_11_26.sp4_v_t_39 <X> T_11_26.sp4_v_b_10
 (10 13)  (556 429)  (556 429)  routing T_11_26.sp4_v_t_39 <X> T_11_26.sp4_v_b_10
 (17 13)  (563 429)  (563 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 429)  (577 429)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 429)  (582 429)  LC_6 Logic Functioning bit
 (38 13)  (584 429)  (584 429)  LC_6 Logic Functioning bit
 (14 14)  (560 430)  (560 430)  routing T_11_26.rgt_op_4 <X> T_11_26.lc_trk_g3_4
 (17 14)  (563 430)  (563 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 430)  (564 430)  routing T_11_26.wire_logic_cluster/lc_5/out <X> T_11_26.lc_trk_g3_5
 (25 14)  (571 430)  (571 430)  routing T_11_26.wire_logic_cluster/lc_6/out <X> T_11_26.lc_trk_g3_6
 (29 14)  (575 430)  (575 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 430)  (576 430)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 430)  (578 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 430)  (581 430)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.input_2_7
 (38 14)  (584 430)  (584 430)  LC_7 Logic Functioning bit
 (41 14)  (587 430)  (587 430)  LC_7 Logic Functioning bit
 (43 14)  (589 430)  (589 430)  LC_7 Logic Functioning bit
 (45 14)  (591 430)  (591 430)  LC_7 Logic Functioning bit
 (52 14)  (598 430)  (598 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (561 431)  (561 431)  routing T_11_26.rgt_op_4 <X> T_11_26.lc_trk_g3_4
 (17 15)  (563 431)  (563 431)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 431)  (568 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 431)  (573 431)  routing T_11_26.lc_trk_g1_0 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 431)  (575 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 431)  (576 431)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 431)  (577 431)  routing T_11_26.lc_trk_g0_2 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 431)  (578 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (580 431)  (580 431)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.input_2_7
 (38 15)  (584 431)  (584 431)  LC_7 Logic Functioning bit
 (41 15)  (587 431)  (587 431)  LC_7 Logic Functioning bit
 (42 15)  (588 431)  (588 431)  LC_7 Logic Functioning bit
 (46 15)  (592 431)  (592 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (599 431)  (599 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_26

 (11 0)  (611 416)  (611 416)  routing T_12_26.sp4_v_t_43 <X> T_12_26.sp4_v_b_2
 (13 0)  (613 416)  (613 416)  routing T_12_26.sp4_v_t_43 <X> T_12_26.sp4_v_b_2
 (26 0)  (626 416)  (626 416)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 416)  (628 416)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 416)  (629 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 416)  (631 416)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 416)  (632 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 416)  (633 416)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 416)  (634 416)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 416)  (636 416)  LC_0 Logic Functioning bit
 (39 0)  (639 416)  (639 416)  LC_0 Logic Functioning bit
 (43 0)  (643 416)  (643 416)  LC_0 Logic Functioning bit
 (22 1)  (622 417)  (622 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (623 417)  (623 417)  routing T_12_26.sp12_h_r_10 <X> T_12_26.lc_trk_g0_2
 (27 1)  (627 417)  (627 417)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 417)  (628 417)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 417)  (629 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 417)  (630 417)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 417)  (632 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 417)  (633 417)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.input_2_0
 (35 1)  (635 417)  (635 417)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.input_2_0
 (39 1)  (639 417)  (639 417)  LC_0 Logic Functioning bit
 (0 2)  (600 418)  (600 418)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (608 418)  (608 418)  routing T_12_26.sp4_v_t_36 <X> T_12_26.sp4_h_l_36
 (9 2)  (609 418)  (609 418)  routing T_12_26.sp4_v_t_36 <X> T_12_26.sp4_h_l_36
 (14 2)  (614 418)  (614 418)  routing T_12_26.sp4_v_b_4 <X> T_12_26.lc_trk_g0_4
 (28 2)  (628 418)  (628 418)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (38 2)  (638 418)  (638 418)  LC_1 Logic Functioning bit
 (41 2)  (641 418)  (641 418)  LC_1 Logic Functioning bit
 (42 2)  (642 418)  (642 418)  LC_1 Logic Functioning bit
 (45 2)  (645 418)  (645 418)  LC_1 Logic Functioning bit
 (46 2)  (646 418)  (646 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 418)  (650 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 419)  (600 419)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (16 3)  (616 419)  (616 419)  routing T_12_26.sp4_v_b_4 <X> T_12_26.lc_trk_g0_4
 (17 3)  (617 419)  (617 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (28 3)  (628 419)  (628 419)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 419)  (630 419)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 419)  (631 419)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 419)  (637 419)  LC_1 Logic Functioning bit
 (39 3)  (639 419)  (639 419)  LC_1 Logic Functioning bit
 (40 3)  (640 419)  (640 419)  LC_1 Logic Functioning bit
 (42 3)  (642 419)  (642 419)  LC_1 Logic Functioning bit
 (52 3)  (652 419)  (652 419)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (8 4)  (608 420)  (608 420)  routing T_12_26.sp4_v_b_4 <X> T_12_26.sp4_h_r_4
 (9 4)  (609 420)  (609 420)  routing T_12_26.sp4_v_b_4 <X> T_12_26.sp4_h_r_4
 (28 4)  (628 420)  (628 420)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 420)  (630 420)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 420)  (633 420)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 420)  (641 420)  LC_2 Logic Functioning bit
 (43 4)  (643 420)  (643 420)  LC_2 Logic Functioning bit
 (11 5)  (611 421)  (611 421)  routing T_12_26.sp4_h_l_44 <X> T_12_26.sp4_h_r_5
 (13 5)  (613 421)  (613 421)  routing T_12_26.sp4_h_l_44 <X> T_12_26.sp4_h_r_5
 (41 5)  (641 421)  (641 421)  LC_2 Logic Functioning bit
 (43 5)  (643 421)  (643 421)  LC_2 Logic Functioning bit
 (5 6)  (605 422)  (605 422)  routing T_12_26.sp4_v_t_38 <X> T_12_26.sp4_h_l_38
 (25 6)  (625 422)  (625 422)  routing T_12_26.wire_logic_cluster/lc_6/out <X> T_12_26.lc_trk_g1_6
 (6 7)  (606 423)  (606 423)  routing T_12_26.sp4_v_t_38 <X> T_12_26.sp4_h_l_38
 (22 7)  (622 423)  (622 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (17 8)  (617 424)  (617 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 424)  (618 424)  routing T_12_26.wire_logic_cluster/lc_1/out <X> T_12_26.lc_trk_g2_1
 (21 8)  (621 424)  (621 424)  routing T_12_26.sp4_h_r_35 <X> T_12_26.lc_trk_g2_3
 (22 8)  (622 424)  (622 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 424)  (623 424)  routing T_12_26.sp4_h_r_35 <X> T_12_26.lc_trk_g2_3
 (24 8)  (624 424)  (624 424)  routing T_12_26.sp4_h_r_35 <X> T_12_26.lc_trk_g2_3
 (25 8)  (625 424)  (625 424)  routing T_12_26.sp4_h_r_34 <X> T_12_26.lc_trk_g2_2
 (28 8)  (628 424)  (628 424)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 424)  (629 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 424)  (631 424)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 424)  (632 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 424)  (633 424)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 424)  (634 424)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (39 8)  (639 424)  (639 424)  LC_4 Logic Functioning bit
 (47 8)  (647 424)  (647 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (53 8)  (653 424)  (653 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (622 425)  (622 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 425)  (623 425)  routing T_12_26.sp4_h_r_34 <X> T_12_26.lc_trk_g2_2
 (24 9)  (624 425)  (624 425)  routing T_12_26.sp4_h_r_34 <X> T_12_26.lc_trk_g2_2
 (26 9)  (626 425)  (626 425)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 425)  (629 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 425)  (630 425)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 425)  (632 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 425)  (633 425)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.input_2_4
 (35 9)  (635 425)  (635 425)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.input_2_4
 (17 10)  (617 426)  (617 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 426)  (618 426)  routing T_12_26.wire_logic_cluster/lc_5/out <X> T_12_26.lc_trk_g2_5
 (22 10)  (622 426)  (622 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (36 10)  (636 426)  (636 426)  LC_5 Logic Functioning bit
 (38 10)  (638 426)  (638 426)  LC_5 Logic Functioning bit
 (41 10)  (641 426)  (641 426)  LC_5 Logic Functioning bit
 (43 10)  (643 426)  (643 426)  LC_5 Logic Functioning bit
 (45 10)  (645 426)  (645 426)  LC_5 Logic Functioning bit
 (21 11)  (621 427)  (621 427)  routing T_12_26.sp4_r_v_b_39 <X> T_12_26.lc_trk_g2_7
 (22 11)  (622 427)  (622 427)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (623 427)  (623 427)  routing T_12_26.sp12_v_t_21 <X> T_12_26.lc_trk_g2_6
 (25 11)  (625 427)  (625 427)  routing T_12_26.sp12_v_t_21 <X> T_12_26.lc_trk_g2_6
 (28 11)  (628 427)  (628 427)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 427)  (637 427)  LC_5 Logic Functioning bit
 (39 11)  (639 427)  (639 427)  LC_5 Logic Functioning bit
 (40 11)  (640 427)  (640 427)  LC_5 Logic Functioning bit
 (42 11)  (642 427)  (642 427)  LC_5 Logic Functioning bit
 (15 12)  (615 428)  (615 428)  routing T_12_26.rgt_op_1 <X> T_12_26.lc_trk_g3_1
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 428)  (618 428)  routing T_12_26.rgt_op_1 <X> T_12_26.lc_trk_g3_1
 (22 12)  (622 428)  (622 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 428)  (623 428)  routing T_12_26.sp4_h_r_27 <X> T_12_26.lc_trk_g3_3
 (24 12)  (624 428)  (624 428)  routing T_12_26.sp4_h_r_27 <X> T_12_26.lc_trk_g3_3
 (25 12)  (625 428)  (625 428)  routing T_12_26.bnl_op_2 <X> T_12_26.lc_trk_g3_2
 (27 12)  (627 428)  (627 428)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 428)  (630 428)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 428)  (634 428)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 428)  (635 428)  routing T_12_26.lc_trk_g0_4 <X> T_12_26.input_2_6
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (41 12)  (641 428)  (641 428)  LC_6 Logic Functioning bit
 (43 12)  (643 428)  (643 428)  LC_6 Logic Functioning bit
 (45 12)  (645 428)  (645 428)  LC_6 Logic Functioning bit
 (47 12)  (647 428)  (647 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (10 13)  (610 429)  (610 429)  routing T_12_26.sp4_h_r_5 <X> T_12_26.sp4_v_b_10
 (21 13)  (621 429)  (621 429)  routing T_12_26.sp4_h_r_27 <X> T_12_26.lc_trk_g3_3
 (22 13)  (622 429)  (622 429)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 429)  (625 429)  routing T_12_26.bnl_op_2 <X> T_12_26.lc_trk_g3_2
 (27 13)  (627 429)  (627 429)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 429)  (628 429)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 429)  (630 429)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 429)  (631 429)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 429)  (632 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (38 13)  (638 429)  (638 429)  LC_6 Logic Functioning bit
 (41 13)  (641 429)  (641 429)  LC_6 Logic Functioning bit
 (42 13)  (642 429)  (642 429)  LC_6 Logic Functioning bit
 (48 13)  (648 429)  (648 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (651 429)  (651 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (653 429)  (653 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (615 430)  (615 430)  routing T_12_26.sp4_h_l_24 <X> T_12_26.lc_trk_g3_5
 (16 14)  (616 430)  (616 430)  routing T_12_26.sp4_h_l_24 <X> T_12_26.lc_trk_g3_5
 (17 14)  (617 430)  (617 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 430)  (618 430)  routing T_12_26.sp4_h_l_24 <X> T_12_26.lc_trk_g3_5
 (26 14)  (626 430)  (626 430)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 430)  (628 430)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 430)  (629 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 430)  (630 430)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 430)  (633 430)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 430)  (634 430)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 430)  (636 430)  LC_7 Logic Functioning bit
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (41 14)  (641 430)  (641 430)  LC_7 Logic Functioning bit
 (43 14)  (643 430)  (643 430)  LC_7 Logic Functioning bit
 (14 15)  (614 431)  (614 431)  routing T_12_26.sp4_r_v_b_44 <X> T_12_26.lc_trk_g3_4
 (17 15)  (617 431)  (617 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (626 431)  (626 431)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 431)  (628 431)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 431)  (629 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 431)  (630 431)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 431)  (637 431)  LC_7 Logic Functioning bit
 (39 15)  (639 431)  (639 431)  LC_7 Logic Functioning bit
 (41 15)  (641 431)  (641 431)  LC_7 Logic Functioning bit
 (43 15)  (643 431)  (643 431)  LC_7 Logic Functioning bit
 (47 15)  (647 431)  (647 431)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_13_26

 (12 0)  (666 416)  (666 416)  routing T_13_26.sp4_h_l_46 <X> T_13_26.sp4_h_r_2
 (22 0)  (676 416)  (676 416)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 416)  (678 416)  routing T_13_26.top_op_3 <X> T_13_26.lc_trk_g0_3
 (27 0)  (681 416)  (681 416)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (689 416)  (689 416)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.input_2_0
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (39 0)  (693 416)  (693 416)  LC_0 Logic Functioning bit
 (41 0)  (695 416)  (695 416)  LC_0 Logic Functioning bit
 (42 0)  (696 416)  (696 416)  LC_0 Logic Functioning bit
 (44 0)  (698 416)  (698 416)  LC_0 Logic Functioning bit
 (13 1)  (667 417)  (667 417)  routing T_13_26.sp4_h_l_46 <X> T_13_26.sp4_h_r_2
 (21 1)  (675 417)  (675 417)  routing T_13_26.top_op_3 <X> T_13_26.lc_trk_g0_3
 (30 1)  (684 417)  (684 417)  routing T_13_26.lc_trk_g1_2 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 417)  (686 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 417)  (687 417)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.input_2_0
 (35 1)  (689 417)  (689 417)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.input_2_0
 (36 1)  (690 417)  (690 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (41 1)  (695 417)  (695 417)  LC_0 Logic Functioning bit
 (42 1)  (696 417)  (696 417)  LC_0 Logic Functioning bit
 (47 1)  (701 417)  (701 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (25 2)  (679 418)  (679 418)  routing T_13_26.lft_op_6 <X> T_13_26.lc_trk_g0_6
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 418)  (684 418)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (39 2)  (693 418)  (693 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (42 2)  (696 418)  (696 418)  LC_1 Logic Functioning bit
 (44 2)  (698 418)  (698 418)  LC_1 Logic Functioning bit
 (22 3)  (676 419)  (676 419)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 419)  (678 419)  routing T_13_26.lft_op_6 <X> T_13_26.lc_trk_g0_6
 (30 3)  (684 419)  (684 419)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 419)  (690 419)  LC_1 Logic Functioning bit
 (39 3)  (693 419)  (693 419)  LC_1 Logic Functioning bit
 (41 3)  (695 419)  (695 419)  LC_1 Logic Functioning bit
 (42 3)  (696 419)  (696 419)  LC_1 Logic Functioning bit
 (5 4)  (659 420)  (659 420)  routing T_13_26.sp4_v_t_38 <X> T_13_26.sp4_h_r_3
 (25 4)  (679 420)  (679 420)  routing T_13_26.lft_op_2 <X> T_13_26.lc_trk_g1_2
 (28 4)  (682 420)  (682 420)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 420)  (683 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 420)  (690 420)  LC_2 Logic Functioning bit
 (39 4)  (693 420)  (693 420)  LC_2 Logic Functioning bit
 (41 4)  (695 420)  (695 420)  LC_2 Logic Functioning bit
 (42 4)  (696 420)  (696 420)  LC_2 Logic Functioning bit
 (44 4)  (698 420)  (698 420)  LC_2 Logic Functioning bit
 (22 5)  (676 421)  (676 421)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 421)  (678 421)  routing T_13_26.lft_op_2 <X> T_13_26.lc_trk_g1_2
 (30 5)  (684 421)  (684 421)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 421)  (690 421)  LC_2 Logic Functioning bit
 (39 5)  (693 421)  (693 421)  LC_2 Logic Functioning bit
 (41 5)  (695 421)  (695 421)  LC_2 Logic Functioning bit
 (42 5)  (696 421)  (696 421)  LC_2 Logic Functioning bit
 (51 5)  (705 421)  (705 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (28 6)  (682 422)  (682 422)  routing T_13_26.lc_trk_g2_0 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (39 6)  (693 422)  (693 422)  LC_3 Logic Functioning bit
 (41 6)  (695 422)  (695 422)  LC_3 Logic Functioning bit
 (42 6)  (696 422)  (696 422)  LC_3 Logic Functioning bit
 (44 6)  (698 422)  (698 422)  LC_3 Logic Functioning bit
 (48 6)  (702 422)  (702 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (705 422)  (705 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (39 7)  (693 423)  (693 423)  LC_3 Logic Functioning bit
 (41 7)  (695 423)  (695 423)  LC_3 Logic Functioning bit
 (42 7)  (696 423)  (696 423)  LC_3 Logic Functioning bit
 (10 8)  (664 424)  (664 424)  routing T_13_26.sp4_v_t_39 <X> T_13_26.sp4_h_r_7
 (14 8)  (668 424)  (668 424)  routing T_13_26.rgt_op_0 <X> T_13_26.lc_trk_g2_0
 (22 8)  (676 424)  (676 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 424)  (677 424)  routing T_13_26.sp4_h_r_27 <X> T_13_26.lc_trk_g2_3
 (24 8)  (678 424)  (678 424)  routing T_13_26.sp4_h_r_27 <X> T_13_26.lc_trk_g2_3
 (29 8)  (683 424)  (683 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 424)  (690 424)  LC_4 Logic Functioning bit
 (39 8)  (693 424)  (693 424)  LC_4 Logic Functioning bit
 (41 8)  (695 424)  (695 424)  LC_4 Logic Functioning bit
 (42 8)  (696 424)  (696 424)  LC_4 Logic Functioning bit
 (44 8)  (698 424)  (698 424)  LC_4 Logic Functioning bit
 (15 9)  (669 425)  (669 425)  routing T_13_26.rgt_op_0 <X> T_13_26.lc_trk_g2_0
 (17 9)  (671 425)  (671 425)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (675 425)  (675 425)  routing T_13_26.sp4_h_r_27 <X> T_13_26.lc_trk_g2_3
 (30 9)  (684 425)  (684 425)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (39 9)  (693 425)  (693 425)  LC_4 Logic Functioning bit
 (41 9)  (695 425)  (695 425)  LC_4 Logic Functioning bit
 (42 9)  (696 425)  (696 425)  LC_4 Logic Functioning bit
 (25 10)  (679 426)  (679 426)  routing T_13_26.sp4_h_r_38 <X> T_13_26.lc_trk_g2_6
 (27 10)  (681 426)  (681 426)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 426)  (682 426)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 426)  (683 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 426)  (686 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 426)  (690 426)  LC_5 Logic Functioning bit
 (39 10)  (693 426)  (693 426)  LC_5 Logic Functioning bit
 (41 10)  (695 426)  (695 426)  LC_5 Logic Functioning bit
 (42 10)  (696 426)  (696 426)  LC_5 Logic Functioning bit
 (44 10)  (698 426)  (698 426)  LC_5 Logic Functioning bit
 (51 10)  (705 426)  (705 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 427)  (676 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 427)  (677 427)  routing T_13_26.sp4_h_r_38 <X> T_13_26.lc_trk_g2_6
 (24 11)  (678 427)  (678 427)  routing T_13_26.sp4_h_r_38 <X> T_13_26.lc_trk_g2_6
 (36 11)  (690 427)  (690 427)  LC_5 Logic Functioning bit
 (39 11)  (693 427)  (693 427)  LC_5 Logic Functioning bit
 (41 11)  (695 427)  (695 427)  LC_5 Logic Functioning bit
 (42 11)  (696 427)  (696 427)  LC_5 Logic Functioning bit
 (11 12)  (665 428)  (665 428)  routing T_13_26.sp4_v_t_38 <X> T_13_26.sp4_v_b_11
 (13 12)  (667 428)  (667 428)  routing T_13_26.sp4_v_t_38 <X> T_13_26.sp4_v_b_11
 (15 12)  (669 428)  (669 428)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g3_1
 (16 12)  (670 428)  (670 428)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g3_1
 (17 12)  (671 428)  (671 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 428)  (675 428)  routing T_13_26.rgt_op_3 <X> T_13_26.lc_trk_g3_3
 (22 12)  (676 428)  (676 428)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 428)  (678 428)  routing T_13_26.rgt_op_3 <X> T_13_26.lc_trk_g3_3
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 428)  (690 428)  LC_6 Logic Functioning bit
 (39 12)  (693 428)  (693 428)  LC_6 Logic Functioning bit
 (41 12)  (695 428)  (695 428)  LC_6 Logic Functioning bit
 (42 12)  (696 428)  (696 428)  LC_6 Logic Functioning bit
 (44 12)  (698 428)  (698 428)  LC_6 Logic Functioning bit
 (18 13)  (672 429)  (672 429)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g3_1
 (32 13)  (686 429)  (686 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (687 429)  (687 429)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.input_2_6
 (34 13)  (688 429)  (688 429)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.input_2_6
 (35 13)  (689 429)  (689 429)  routing T_13_26.lc_trk_g3_3 <X> T_13_26.input_2_6
 (36 13)  (690 429)  (690 429)  LC_6 Logic Functioning bit
 (39 13)  (693 429)  (693 429)  LC_6 Logic Functioning bit
 (41 13)  (695 429)  (695 429)  LC_6 Logic Functioning bit
 (42 13)  (696 429)  (696 429)  LC_6 Logic Functioning bit
 (46 13)  (700 429)  (700 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (658 430)  (658 430)  routing T_13_26.sp4_h_r_9 <X> T_13_26.sp4_v_t_44
 (21 14)  (675 430)  (675 430)  routing T_13_26.bnl_op_7 <X> T_13_26.lc_trk_g3_7
 (22 14)  (676 430)  (676 430)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (681 430)  (681 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 430)  (682 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 430)  (684 430)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 430)  (690 430)  LC_7 Logic Functioning bit
 (39 14)  (693 430)  (693 430)  LC_7 Logic Functioning bit
 (41 14)  (695 430)  (695 430)  LC_7 Logic Functioning bit
 (42 14)  (696 430)  (696 430)  LC_7 Logic Functioning bit
 (5 15)  (659 431)  (659 431)  routing T_13_26.sp4_h_r_9 <X> T_13_26.sp4_v_t_44
 (21 15)  (675 431)  (675 431)  routing T_13_26.bnl_op_7 <X> T_13_26.lc_trk_g3_7
 (30 15)  (684 431)  (684 431)  routing T_13_26.lc_trk_g3_7 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 431)  (690 431)  LC_7 Logic Functioning bit
 (39 15)  (693 431)  (693 431)  LC_7 Logic Functioning bit
 (41 15)  (695 431)  (695 431)  LC_7 Logic Functioning bit
 (42 15)  (696 431)  (696 431)  LC_7 Logic Functioning bit


LogicTile_14_26

 (14 0)  (722 416)  (722 416)  routing T_14_26.wire_logic_cluster/lc_0/out <X> T_14_26.lc_trk_g0_0
 (21 0)  (729 416)  (729 416)  routing T_14_26.lft_op_3 <X> T_14_26.lc_trk_g0_3
 (22 0)  (730 416)  (730 416)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 416)  (732 416)  routing T_14_26.lft_op_3 <X> T_14_26.lc_trk_g0_3
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 416)  (739 416)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 416)  (740 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 416)  (741 416)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 416)  (742 416)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 416)  (743 416)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.input_2_0
 (38 0)  (746 416)  (746 416)  LC_0 Logic Functioning bit
 (41 0)  (749 416)  (749 416)  LC_0 Logic Functioning bit
 (43 0)  (751 416)  (751 416)  LC_0 Logic Functioning bit
 (45 0)  (753 416)  (753 416)  LC_0 Logic Functioning bit
 (48 0)  (756 416)  (756 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (725 417)  (725 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 417)  (737 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 417)  (738 417)  routing T_14_26.lc_trk_g0_3 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 417)  (739 417)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 417)  (740 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 417)  (741 417)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.input_2_0
 (39 1)  (747 417)  (747 417)  LC_0 Logic Functioning bit
 (40 1)  (748 417)  (748 417)  LC_0 Logic Functioning bit
 (43 1)  (751 417)  (751 417)  LC_0 Logic Functioning bit
 (48 1)  (756 417)  (756 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 418)  (708 418)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (734 418)  (734 418)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 418)  (735 418)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 418)  (736 418)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 418)  (742 418)  routing T_14_26.lc_trk_g1_1 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 418)  (744 418)  LC_1 Logic Functioning bit
 (38 2)  (746 418)  (746 418)  LC_1 Logic Functioning bit
 (45 2)  (753 418)  (753 418)  LC_1 Logic Functioning bit
 (47 2)  (755 418)  (755 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (708 419)  (708 419)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (27 3)  (735 419)  (735 419)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 419)  (737 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 419)  (744 419)  LC_1 Logic Functioning bit
 (37 3)  (745 419)  (745 419)  LC_1 Logic Functioning bit
 (38 3)  (746 419)  (746 419)  LC_1 Logic Functioning bit
 (39 3)  (747 419)  (747 419)  LC_1 Logic Functioning bit
 (41 3)  (749 419)  (749 419)  LC_1 Logic Functioning bit
 (43 3)  (751 419)  (751 419)  LC_1 Logic Functioning bit
 (4 4)  (712 420)  (712 420)  routing T_14_26.sp4_v_t_42 <X> T_14_26.sp4_v_b_3
 (6 4)  (714 420)  (714 420)  routing T_14_26.sp4_v_t_42 <X> T_14_26.sp4_v_b_3
 (15 4)  (723 420)  (723 420)  routing T_14_26.sp4_h_r_9 <X> T_14_26.lc_trk_g1_1
 (16 4)  (724 420)  (724 420)  routing T_14_26.sp4_h_r_9 <X> T_14_26.lc_trk_g1_1
 (17 4)  (725 420)  (725 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 420)  (726 420)  routing T_14_26.sp4_h_r_9 <X> T_14_26.lc_trk_g1_1
 (21 4)  (729 420)  (729 420)  routing T_14_26.wire_logic_cluster/lc_3/out <X> T_14_26.lc_trk_g1_3
 (22 4)  (730 420)  (730 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 420)  (735 420)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 420)  (736 420)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 420)  (737 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 420)  (740 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 420)  (741 420)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 420)  (743 420)  routing T_14_26.lc_trk_g1_7 <X> T_14_26.input_2_2
 (36 4)  (744 420)  (744 420)  LC_2 Logic Functioning bit
 (37 4)  (745 420)  (745 420)  LC_2 Logic Functioning bit
 (38 4)  (746 420)  (746 420)  LC_2 Logic Functioning bit
 (39 4)  (747 420)  (747 420)  LC_2 Logic Functioning bit
 (41 4)  (749 420)  (749 420)  LC_2 Logic Functioning bit
 (43 4)  (751 420)  (751 420)  LC_2 Logic Functioning bit
 (45 4)  (753 420)  (753 420)  LC_2 Logic Functioning bit
 (46 4)  (754 420)  (754 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (756 420)  (756 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (759 420)  (759 420)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (760 420)  (760 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (734 421)  (734 421)  routing T_14_26.lc_trk_g2_2 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 421)  (736 421)  routing T_14_26.lc_trk_g2_2 <X> T_14_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 421)  (737 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 421)  (738 421)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 421)  (739 421)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 421)  (740 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 421)  (742 421)  routing T_14_26.lc_trk_g1_7 <X> T_14_26.input_2_2
 (35 5)  (743 421)  (743 421)  routing T_14_26.lc_trk_g1_7 <X> T_14_26.input_2_2
 (36 5)  (744 421)  (744 421)  LC_2 Logic Functioning bit
 (43 5)  (751 421)  (751 421)  LC_2 Logic Functioning bit
 (51 5)  (759 421)  (759 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (761 421)  (761 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (722 422)  (722 422)  routing T_14_26.sp12_h_l_3 <X> T_14_26.lc_trk_g1_4
 (22 6)  (730 422)  (730 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 422)  (731 422)  routing T_14_26.sp4_h_r_7 <X> T_14_26.lc_trk_g1_7
 (24 6)  (732 422)  (732 422)  routing T_14_26.sp4_h_r_7 <X> T_14_26.lc_trk_g1_7
 (26 6)  (734 422)  (734 422)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 422)  (736 422)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 422)  (737 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 422)  (738 422)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 422)  (740 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 422)  (742 422)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 422)  (745 422)  LC_3 Logic Functioning bit
 (39 6)  (747 422)  (747 422)  LC_3 Logic Functioning bit
 (45 6)  (753 422)  (753 422)  LC_3 Logic Functioning bit
 (5 7)  (713 423)  (713 423)  routing T_14_26.sp4_h_l_38 <X> T_14_26.sp4_v_t_38
 (14 7)  (722 423)  (722 423)  routing T_14_26.sp12_h_l_3 <X> T_14_26.lc_trk_g1_4
 (15 7)  (723 423)  (723 423)  routing T_14_26.sp12_h_l_3 <X> T_14_26.lc_trk_g1_4
 (17 7)  (725 423)  (725 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (729 423)  (729 423)  routing T_14_26.sp4_h_r_7 <X> T_14_26.lc_trk_g1_7
 (22 7)  (730 423)  (730 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 423)  (731 423)  routing T_14_26.sp4_h_r_6 <X> T_14_26.lc_trk_g1_6
 (24 7)  (732 423)  (732 423)  routing T_14_26.sp4_h_r_6 <X> T_14_26.lc_trk_g1_6
 (25 7)  (733 423)  (733 423)  routing T_14_26.sp4_h_r_6 <X> T_14_26.lc_trk_g1_6
 (26 7)  (734 423)  (734 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 423)  (735 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 423)  (736 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 423)  (737 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 423)  (739 423)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 423)  (740 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 423)  (741 423)  routing T_14_26.lc_trk_g2_1 <X> T_14_26.input_2_3
 (36 7)  (744 423)  (744 423)  LC_3 Logic Functioning bit
 (37 7)  (745 423)  (745 423)  LC_3 Logic Functioning bit
 (39 7)  (747 423)  (747 423)  LC_3 Logic Functioning bit
 (43 7)  (751 423)  (751 423)  LC_3 Logic Functioning bit
 (5 8)  (713 424)  (713 424)  routing T_14_26.sp4_h_l_38 <X> T_14_26.sp4_h_r_6
 (8 8)  (716 424)  (716 424)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_h_r_7
 (9 8)  (717 424)  (717 424)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_h_r_7
 (10 8)  (718 424)  (718 424)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_h_r_7
 (15 8)  (723 424)  (723 424)  routing T_14_26.sp4_h_r_25 <X> T_14_26.lc_trk_g2_1
 (16 8)  (724 424)  (724 424)  routing T_14_26.sp4_h_r_25 <X> T_14_26.lc_trk_g2_1
 (17 8)  (725 424)  (725 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (730 424)  (730 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 424)  (731 424)  routing T_14_26.sp4_v_t_30 <X> T_14_26.lc_trk_g2_3
 (24 8)  (732 424)  (732 424)  routing T_14_26.sp4_v_t_30 <X> T_14_26.lc_trk_g2_3
 (27 8)  (735 424)  (735 424)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 424)  (736 424)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 424)  (737 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 424)  (741 424)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 424)  (742 424)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (37 8)  (745 424)  (745 424)  LC_4 Logic Functioning bit
 (38 8)  (746 424)  (746 424)  LC_4 Logic Functioning bit
 (39 8)  (747 424)  (747 424)  LC_4 Logic Functioning bit
 (41 8)  (749 424)  (749 424)  LC_4 Logic Functioning bit
 (43 8)  (751 424)  (751 424)  LC_4 Logic Functioning bit
 (4 9)  (712 425)  (712 425)  routing T_14_26.sp4_h_l_38 <X> T_14_26.sp4_h_r_6
 (18 9)  (726 425)  (726 425)  routing T_14_26.sp4_h_r_25 <X> T_14_26.lc_trk_g2_1
 (22 9)  (730 425)  (730 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (738 425)  (738 425)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 425)  (744 425)  LC_4 Logic Functioning bit
 (37 9)  (745 425)  (745 425)  LC_4 Logic Functioning bit
 (38 9)  (746 425)  (746 425)  LC_4 Logic Functioning bit
 (39 9)  (747 425)  (747 425)  LC_4 Logic Functioning bit
 (41 9)  (749 425)  (749 425)  LC_4 Logic Functioning bit
 (43 9)  (751 425)  (751 425)  LC_4 Logic Functioning bit
 (22 10)  (730 426)  (730 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (734 426)  (734 426)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 426)  (735 426)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 426)  (736 426)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 426)  (737 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 426)  (738 426)  routing T_14_26.lc_trk_g3_5 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 426)  (740 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 426)  (741 426)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 426)  (742 426)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 426)  (744 426)  LC_5 Logic Functioning bit
 (38 10)  (746 426)  (746 426)  LC_5 Logic Functioning bit
 (45 10)  (753 426)  (753 426)  LC_5 Logic Functioning bit
 (48 10)  (756 426)  (756 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (722 427)  (722 427)  routing T_14_26.sp4_h_l_17 <X> T_14_26.lc_trk_g2_4
 (15 11)  (723 427)  (723 427)  routing T_14_26.sp4_h_l_17 <X> T_14_26.lc_trk_g2_4
 (16 11)  (724 427)  (724 427)  routing T_14_26.sp4_h_l_17 <X> T_14_26.lc_trk_g2_4
 (17 11)  (725 427)  (725 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (735 427)  (735 427)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 427)  (737 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 427)  (739 427)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 427)  (744 427)  LC_5 Logic Functioning bit
 (37 11)  (745 427)  (745 427)  LC_5 Logic Functioning bit
 (38 11)  (746 427)  (746 427)  LC_5 Logic Functioning bit
 (39 11)  (747 427)  (747 427)  LC_5 Logic Functioning bit
 (41 11)  (749 427)  (749 427)  LC_5 Logic Functioning bit
 (43 11)  (751 427)  (751 427)  LC_5 Logic Functioning bit
 (4 12)  (712 428)  (712 428)  routing T_14_26.sp4_h_l_38 <X> T_14_26.sp4_v_b_9
 (6 12)  (714 428)  (714 428)  routing T_14_26.sp4_h_l_38 <X> T_14_26.sp4_v_b_9
 (14 12)  (722 428)  (722 428)  routing T_14_26.bnl_op_0 <X> T_14_26.lc_trk_g3_0
 (17 12)  (725 428)  (725 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 428)  (726 428)  routing T_14_26.wire_logic_cluster/lc_1/out <X> T_14_26.lc_trk_g3_1
 (21 12)  (729 428)  (729 428)  routing T_14_26.rgt_op_3 <X> T_14_26.lc_trk_g3_3
 (22 12)  (730 428)  (730 428)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 428)  (732 428)  routing T_14_26.rgt_op_3 <X> T_14_26.lc_trk_g3_3
 (25 12)  (733 428)  (733 428)  routing T_14_26.wire_logic_cluster/lc_2/out <X> T_14_26.lc_trk_g3_2
 (26 12)  (734 428)  (734 428)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 428)  (736 428)  routing T_14_26.lc_trk_g2_7 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 428)  (737 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 428)  (738 428)  routing T_14_26.lc_trk_g2_7 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 428)  (739 428)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 428)  (740 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 428)  (742 428)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 428)  (744 428)  LC_6 Logic Functioning bit
 (38 12)  (746 428)  (746 428)  LC_6 Logic Functioning bit
 (41 12)  (749 428)  (749 428)  LC_6 Logic Functioning bit
 (43 12)  (751 428)  (751 428)  LC_6 Logic Functioning bit
 (53 12)  (761 428)  (761 428)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (713 429)  (713 429)  routing T_14_26.sp4_h_l_38 <X> T_14_26.sp4_v_b_9
 (14 13)  (722 429)  (722 429)  routing T_14_26.bnl_op_0 <X> T_14_26.lc_trk_g3_0
 (17 13)  (725 429)  (725 429)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (730 429)  (730 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 429)  (734 429)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 429)  (735 429)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 429)  (736 429)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 429)  (737 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 429)  (738 429)  routing T_14_26.lc_trk_g2_7 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 429)  (739 429)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 429)  (744 429)  LC_6 Logic Functioning bit
 (38 13)  (746 429)  (746 429)  LC_6 Logic Functioning bit
 (40 13)  (748 429)  (748 429)  LC_6 Logic Functioning bit
 (42 13)  (750 429)  (750 429)  LC_6 Logic Functioning bit
 (17 14)  (725 430)  (725 430)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 430)  (726 430)  routing T_14_26.wire_logic_cluster/lc_5/out <X> T_14_26.lc_trk_g3_5
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (22 15)  (730 431)  (730 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (731 431)  (731 431)  routing T_14_26.sp12_v_t_21 <X> T_14_26.lc_trk_g3_6
 (25 15)  (733 431)  (733 431)  routing T_14_26.sp12_v_t_21 <X> T_14_26.lc_trk_g3_6


LogicTile_15_26

 (21 0)  (783 416)  (783 416)  routing T_15_26.sp4_h_r_19 <X> T_15_26.lc_trk_g0_3
 (22 0)  (784 416)  (784 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 416)  (785 416)  routing T_15_26.sp4_h_r_19 <X> T_15_26.lc_trk_g0_3
 (24 0)  (786 416)  (786 416)  routing T_15_26.sp4_h_r_19 <X> T_15_26.lc_trk_g0_3
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (37 0)  (799 416)  (799 416)  LC_0 Logic Functioning bit
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (39 0)  (801 416)  (801 416)  LC_0 Logic Functioning bit
 (41 0)  (803 416)  (803 416)  LC_0 Logic Functioning bit
 (43 0)  (805 416)  (805 416)  LC_0 Logic Functioning bit
 (8 1)  (770 417)  (770 417)  routing T_15_26.sp4_h_l_42 <X> T_15_26.sp4_v_b_1
 (9 1)  (771 417)  (771 417)  routing T_15_26.sp4_h_l_42 <X> T_15_26.sp4_v_b_1
 (10 1)  (772 417)  (772 417)  routing T_15_26.sp4_h_l_42 <X> T_15_26.sp4_v_b_1
 (16 1)  (778 417)  (778 417)  routing T_15_26.sp12_h_r_8 <X> T_15_26.lc_trk_g0_0
 (17 1)  (779 417)  (779 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (783 417)  (783 417)  routing T_15_26.sp4_h_r_19 <X> T_15_26.lc_trk_g0_3
 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 417)  (786 417)  routing T_15_26.top_op_2 <X> T_15_26.lc_trk_g0_2
 (25 1)  (787 417)  (787 417)  routing T_15_26.top_op_2 <X> T_15_26.lc_trk_g0_2
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 417)  (793 417)  routing T_15_26.lc_trk_g0_3 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 417)  (798 417)  LC_0 Logic Functioning bit
 (37 1)  (799 417)  (799 417)  LC_0 Logic Functioning bit
 (38 1)  (800 417)  (800 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (40 1)  (802 417)  (802 417)  LC_0 Logic Functioning bit
 (42 1)  (804 417)  (804 417)  LC_0 Logic Functioning bit
 (13 2)  (775 418)  (775 418)  routing T_15_26.sp4_v_b_2 <X> T_15_26.sp4_v_t_39
 (15 2)  (777 418)  (777 418)  routing T_15_26.sp4_v_b_21 <X> T_15_26.lc_trk_g0_5
 (16 2)  (778 418)  (778 418)  routing T_15_26.sp4_v_b_21 <X> T_15_26.lc_trk_g0_5
 (17 2)  (779 418)  (779 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (784 418)  (784 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 418)  (785 418)  routing T_15_26.sp4_h_r_7 <X> T_15_26.lc_trk_g0_7
 (24 2)  (786 418)  (786 418)  routing T_15_26.sp4_h_r_7 <X> T_15_26.lc_trk_g0_7
 (26 2)  (788 418)  (788 418)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 418)  (792 418)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 418)  (796 418)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 418)  (797 418)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.input_2_1
 (37 2)  (799 418)  (799 418)  LC_1 Logic Functioning bit
 (21 3)  (783 419)  (783 419)  routing T_15_26.sp4_h_r_7 <X> T_15_26.lc_trk_g0_7
 (22 3)  (784 419)  (784 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 419)  (785 419)  routing T_15_26.sp4_h_r_6 <X> T_15_26.lc_trk_g0_6
 (24 3)  (786 419)  (786 419)  routing T_15_26.sp4_h_r_6 <X> T_15_26.lc_trk_g0_6
 (25 3)  (787 419)  (787 419)  routing T_15_26.sp4_h_r_6 <X> T_15_26.lc_trk_g0_6
 (27 3)  (789 419)  (789 419)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 419)  (790 419)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 419)  (791 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 419)  (792 419)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 419)  (793 419)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 419)  (794 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 419)  (795 419)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.input_2_1
 (35 3)  (797 419)  (797 419)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.input_2_1
 (37 3)  (799 419)  (799 419)  LC_1 Logic Functioning bit
 (40 3)  (802 419)  (802 419)  LC_1 Logic Functioning bit
 (42 3)  (804 419)  (804 419)  LC_1 Logic Functioning bit
 (4 4)  (766 420)  (766 420)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_3
 (14 4)  (776 420)  (776 420)  routing T_15_26.lft_op_0 <X> T_15_26.lc_trk_g1_0
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 420)  (785 420)  routing T_15_26.sp12_h_r_11 <X> T_15_26.lc_trk_g1_3
 (27 4)  (789 420)  (789 420)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 420)  (790 420)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 420)  (792 420)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 420)  (796 420)  routing T_15_26.lc_trk_g1_0 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 420)  (799 420)  LC_2 Logic Functioning bit
 (46 4)  (808 420)  (808 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (812 420)  (812 420)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (767 421)  (767 421)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_b_3
 (15 5)  (777 421)  (777 421)  routing T_15_26.lft_op_0 <X> T_15_26.lc_trk_g1_0
 (17 5)  (779 421)  (779 421)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (788 421)  (788 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 421)  (789 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 421)  (790 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (43 5)  (805 421)  (805 421)  LC_2 Logic Functioning bit
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 422)  (795 422)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 422)  (796 422)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 422)  (797 422)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.input_2_3
 (43 6)  (805 422)  (805 422)  LC_3 Logic Functioning bit
 (27 7)  (789 423)  (789 423)  routing T_15_26.lc_trk_g1_0 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 423)  (791 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 423)  (792 423)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 423)  (793 423)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 423)  (794 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (795 423)  (795 423)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.input_2_3
 (41 7)  (803 423)  (803 423)  LC_3 Logic Functioning bit
 (42 7)  (804 423)  (804 423)  LC_3 Logic Functioning bit
 (43 7)  (805 423)  (805 423)  LC_3 Logic Functioning bit
 (5 8)  (767 424)  (767 424)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_h_r_6
 (9 8)  (771 424)  (771 424)  routing T_15_26.sp4_v_t_42 <X> T_15_26.sp4_h_r_7
 (26 8)  (788 424)  (788 424)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 424)  (792 424)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (38 8)  (800 424)  (800 424)  LC_4 Logic Functioning bit
 (41 8)  (803 424)  (803 424)  LC_4 Logic Functioning bit
 (43 8)  (805 424)  (805 424)  LC_4 Logic Functioning bit
 (4 9)  (766 425)  (766 425)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_h_r_6
 (26 9)  (788 425)  (788 425)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 425)  (789 425)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 425)  (790 425)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 425)  (792 425)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 425)  (793 425)  routing T_15_26.lc_trk_g0_3 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 425)  (799 425)  LC_4 Logic Functioning bit
 (39 9)  (801 425)  (801 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (43 9)  (805 425)  (805 425)  LC_4 Logic Functioning bit
 (4 10)  (766 426)  (766 426)  routing T_15_26.sp4_h_r_6 <X> T_15_26.sp4_v_t_43
 (11 10)  (773 426)  (773 426)  routing T_15_26.sp4_h_l_38 <X> T_15_26.sp4_v_t_45
 (15 10)  (777 426)  (777 426)  routing T_15_26.sp4_v_t_32 <X> T_15_26.lc_trk_g2_5
 (16 10)  (778 426)  (778 426)  routing T_15_26.sp4_v_t_32 <X> T_15_26.lc_trk_g2_5
 (17 10)  (779 426)  (779 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (784 426)  (784 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (788 426)  (788 426)  routing T_15_26.lc_trk_g0_5 <X> T_15_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 426)  (792 426)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 426)  (796 426)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (37 10)  (799 426)  (799 426)  LC_5 Logic Functioning bit
 (39 10)  (801 426)  (801 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (43 10)  (805 426)  (805 426)  LC_5 Logic Functioning bit
 (50 10)  (812 426)  (812 426)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (767 427)  (767 427)  routing T_15_26.sp4_h_r_6 <X> T_15_26.sp4_v_t_43
 (21 11)  (783 427)  (783 427)  routing T_15_26.sp4_r_v_b_39 <X> T_15_26.lc_trk_g2_7
 (29 11)  (791 427)  (791 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 427)  (792 427)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 427)  (793 427)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 427)  (798 427)  LC_5 Logic Functioning bit
 (37 11)  (799 427)  (799 427)  LC_5 Logic Functioning bit
 (39 11)  (801 427)  (801 427)  LC_5 Logic Functioning bit
 (14 12)  (776 428)  (776 428)  routing T_15_26.wire_logic_cluster/lc_0/out <X> T_15_26.lc_trk_g3_0
 (22 12)  (784 428)  (784 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 428)  (785 428)  routing T_15_26.sp4_h_r_27 <X> T_15_26.lc_trk_g3_3
 (24 12)  (786 428)  (786 428)  routing T_15_26.sp4_h_r_27 <X> T_15_26.lc_trk_g3_3
 (26 12)  (788 428)  (788 428)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 428)  (789 428)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 428)  (790 428)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 428)  (795 428)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 428)  (796 428)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (37 12)  (799 428)  (799 428)  LC_6 Logic Functioning bit
 (43 12)  (805 428)  (805 428)  LC_6 Logic Functioning bit
 (50 12)  (812 428)  (812 428)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (783 429)  (783 429)  routing T_15_26.sp4_h_r_27 <X> T_15_26.lc_trk_g3_3
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 429)  (785 429)  routing T_15_26.sp4_h_l_15 <X> T_15_26.lc_trk_g3_2
 (24 13)  (786 429)  (786 429)  routing T_15_26.sp4_h_l_15 <X> T_15_26.lc_trk_g3_2
 (25 13)  (787 429)  (787 429)  routing T_15_26.sp4_h_l_15 <X> T_15_26.lc_trk_g3_2
 (26 13)  (788 429)  (788 429)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 429)  (791 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 429)  (793 429)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (37 13)  (799 429)  (799 429)  LC_6 Logic Functioning bit
 (38 13)  (800 429)  (800 429)  LC_6 Logic Functioning bit
 (41 13)  (803 429)  (803 429)  LC_6 Logic Functioning bit
 (42 13)  (804 429)  (804 429)  LC_6 Logic Functioning bit
 (14 14)  (776 430)  (776 430)  routing T_15_26.sp4_h_r_44 <X> T_15_26.lc_trk_g3_4
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 430)  (785 430)  routing T_15_26.sp4_h_r_31 <X> T_15_26.lc_trk_g3_7
 (24 14)  (786 430)  (786 430)  routing T_15_26.sp4_h_r_31 <X> T_15_26.lc_trk_g3_7
 (25 14)  (787 430)  (787 430)  routing T_15_26.wire_logic_cluster/lc_6/out <X> T_15_26.lc_trk_g3_6
 (14 15)  (776 431)  (776 431)  routing T_15_26.sp4_h_r_44 <X> T_15_26.lc_trk_g3_4
 (15 15)  (777 431)  (777 431)  routing T_15_26.sp4_h_r_44 <X> T_15_26.lc_trk_g3_4
 (16 15)  (778 431)  (778 431)  routing T_15_26.sp4_h_r_44 <X> T_15_26.lc_trk_g3_4
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (783 431)  (783 431)  routing T_15_26.sp4_h_r_31 <X> T_15_26.lc_trk_g3_7
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_26

 (5 14)  (821 430)  (821 430)  routing T_16_26.sp4_v_t_44 <X> T_16_26.sp4_h_l_44
 (6 15)  (822 431)  (822 431)  routing T_16_26.sp4_v_t_44 <X> T_16_26.sp4_h_l_44


IO_Tile_0_25



LogicTile_1_25

 (17 0)  (35 400)  (35 400)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 400)  (36 400)  routing T_1_25.bnr_op_1 <X> T_1_25.lc_trk_g0_1
 (21 0)  (39 400)  (39 400)  routing T_1_25.sp4_v_b_3 <X> T_1_25.lc_trk_g0_3
 (22 0)  (40 400)  (40 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (41 400)  (41 400)  routing T_1_25.sp4_v_b_3 <X> T_1_25.lc_trk_g0_3
 (28 0)  (46 400)  (46 400)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 400)  (47 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 400)  (48 400)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 400)  (50 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 400)  (52 400)  routing T_1_25.lc_trk_g1_0 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 400)  (54 400)  LC_0 Logic Functioning bit
 (37 0)  (55 400)  (55 400)  LC_0 Logic Functioning bit
 (39 0)  (57 400)  (57 400)  LC_0 Logic Functioning bit
 (41 0)  (59 400)  (59 400)  LC_0 Logic Functioning bit
 (43 0)  (61 400)  (61 400)  LC_0 Logic Functioning bit
 (13 1)  (31 401)  (31 401)  routing T_1_25.sp4_v_t_44 <X> T_1_25.sp4_h_r_2
 (18 1)  (36 401)  (36 401)  routing T_1_25.bnr_op_1 <X> T_1_25.lc_trk_g0_1
 (22 1)  (40 401)  (40 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 401)  (43 401)  routing T_1_25.sp4_r_v_b_33 <X> T_1_25.lc_trk_g0_2
 (26 1)  (44 401)  (44 401)  routing T_1_25.lc_trk_g1_3 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 401)  (45 401)  routing T_1_25.lc_trk_g1_3 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 401)  (47 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 401)  (50 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (51 401)  (51 401)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.input_2_0
 (34 1)  (52 401)  (52 401)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.input_2_0
 (35 1)  (53 401)  (53 401)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.input_2_0
 (36 1)  (54 401)  (54 401)  LC_0 Logic Functioning bit
 (37 1)  (55 401)  (55 401)  LC_0 Logic Functioning bit
 (39 1)  (57 401)  (57 401)  LC_0 Logic Functioning bit
 (0 2)  (18 402)  (18 402)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (2 2)  (20 402)  (20 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (24 402)  (24 402)  routing T_1_25.sp4_v_b_9 <X> T_1_25.sp4_v_t_37
 (26 2)  (44 402)  (44 402)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 402)  (47 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 402)  (48 402)  routing T_1_25.lc_trk_g0_4 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 402)  (49 402)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 402)  (50 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 402)  (52 402)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 402)  (54 402)  LC_1 Logic Functioning bit
 (37 2)  (55 402)  (55 402)  LC_1 Logic Functioning bit
 (43 2)  (61 402)  (61 402)  LC_1 Logic Functioning bit
 (50 2)  (68 402)  (68 402)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 403)  (18 403)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (5 3)  (23 403)  (23 403)  routing T_1_25.sp4_v_b_9 <X> T_1_25.sp4_v_t_37
 (14 3)  (32 403)  (32 403)  routing T_1_25.top_op_4 <X> T_1_25.lc_trk_g0_4
 (15 3)  (33 403)  (33 403)  routing T_1_25.top_op_4 <X> T_1_25.lc_trk_g0_4
 (17 3)  (35 403)  (35 403)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (46 403)  (46 403)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 403)  (47 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 403)  (49 403)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 403)  (54 403)  LC_1 Logic Functioning bit
 (37 3)  (55 403)  (55 403)  LC_1 Logic Functioning bit
 (38 3)  (56 403)  (56 403)  LC_1 Logic Functioning bit
 (41 3)  (59 403)  (59 403)  LC_1 Logic Functioning bit
 (42 3)  (60 403)  (60 403)  LC_1 Logic Functioning bit
 (1 4)  (19 404)  (19 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (33 404)  (33 404)  routing T_1_25.bot_op_1 <X> T_1_25.lc_trk_g1_1
 (17 4)  (35 404)  (35 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (39 404)  (39 404)  routing T_1_25.bnr_op_3 <X> T_1_25.lc_trk_g1_3
 (22 4)  (40 404)  (40 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (44 404)  (44 404)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 404)  (46 404)  routing T_1_25.lc_trk_g2_1 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 404)  (47 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 404)  (49 404)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 404)  (50 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 404)  (51 404)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 404)  (55 404)  LC_2 Logic Functioning bit
 (41 4)  (59 404)  (59 404)  LC_2 Logic Functioning bit
 (42 4)  (60 404)  (60 404)  LC_2 Logic Functioning bit
 (43 4)  (61 404)  (61 404)  LC_2 Logic Functioning bit
 (50 4)  (68 404)  (68 404)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (19 405)  (19 405)  routing T_1_25.lc_trk_g0_2 <X> T_1_25.wire_logic_cluster/lc_7/cen
 (14 5)  (32 405)  (32 405)  routing T_1_25.sp4_r_v_b_24 <X> T_1_25.lc_trk_g1_0
 (17 5)  (35 405)  (35 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (39 405)  (39 405)  routing T_1_25.bnr_op_3 <X> T_1_25.lc_trk_g1_3
 (26 5)  (44 405)  (44 405)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 405)  (45 405)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 405)  (46 405)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 405)  (47 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 405)  (49 405)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 405)  (54 405)  LC_2 Logic Functioning bit
 (43 5)  (61 405)  (61 405)  LC_2 Logic Functioning bit
 (16 6)  (34 406)  (34 406)  routing T_1_25.sp4_v_b_5 <X> T_1_25.lc_trk_g1_5
 (17 6)  (35 406)  (35 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (36 406)  (36 406)  routing T_1_25.sp4_v_b_5 <X> T_1_25.lc_trk_g1_5
 (22 6)  (40 406)  (40 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 406)  (42 406)  routing T_1_25.bot_op_7 <X> T_1_25.lc_trk_g1_7
 (27 6)  (45 406)  (45 406)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 406)  (46 406)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 406)  (47 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 406)  (48 406)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 406)  (50 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 406)  (52 406)  routing T_1_25.lc_trk_g1_1 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 406)  (54 406)  LC_3 Logic Functioning bit
 (37 6)  (55 406)  (55 406)  LC_3 Logic Functioning bit
 (38 6)  (56 406)  (56 406)  LC_3 Logic Functioning bit
 (41 6)  (59 406)  (59 406)  LC_3 Logic Functioning bit
 (43 6)  (61 406)  (61 406)  LC_3 Logic Functioning bit
 (29 7)  (47 407)  (47 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 407)  (48 407)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 407)  (50 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (53 407)  (53 407)  routing T_1_25.lc_trk_g0_3 <X> T_1_25.input_2_3
 (37 7)  (55 407)  (55 407)  LC_3 Logic Functioning bit
 (38 7)  (56 407)  (56 407)  LC_3 Logic Functioning bit
 (41 7)  (59 407)  (59 407)  LC_3 Logic Functioning bit
 (15 8)  (33 408)  (33 408)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g2_1
 (16 8)  (34 408)  (34 408)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g2_1
 (17 8)  (35 408)  (35 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (45 408)  (45 408)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 408)  (46 408)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 408)  (47 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 408)  (48 408)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 408)  (49 408)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 408)  (50 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 408)  (51 408)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 408)  (52 408)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 408)  (54 408)  LC_4 Logic Functioning bit
 (37 8)  (55 408)  (55 408)  LC_4 Logic Functioning bit
 (43 8)  (61 408)  (61 408)  LC_4 Logic Functioning bit
 (50 8)  (68 408)  (68 408)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (36 409)  (36 409)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g2_1
 (27 9)  (45 409)  (45 409)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 409)  (46 409)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 409)  (47 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 409)  (49 409)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 409)  (54 409)  LC_4 Logic Functioning bit
 (37 9)  (55 409)  (55 409)  LC_4 Logic Functioning bit
 (38 9)  (56 409)  (56 409)  LC_4 Logic Functioning bit
 (41 9)  (59 409)  (59 409)  LC_4 Logic Functioning bit
 (42 9)  (60 409)  (60 409)  LC_4 Logic Functioning bit
 (7 10)  (25 410)  (25 410)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (29 410)  (29 410)  routing T_1_25.sp4_v_b_5 <X> T_1_25.sp4_v_t_45
 (16 10)  (34 410)  (34 410)  routing T_1_25.sp12_v_t_10 <X> T_1_25.lc_trk_g2_5
 (17 10)  (35 410)  (35 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (40 410)  (40 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (45 410)  (45 410)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 410)  (46 410)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 410)  (47 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 410)  (49 410)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 410)  (50 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 410)  (52 410)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (42 10)  (60 410)  (60 410)  LC_5 Logic Functioning bit
 (43 10)  (61 410)  (61 410)  LC_5 Logic Functioning bit
 (45 10)  (63 410)  (63 410)  LC_5 Logic Functioning bit
 (50 10)  (68 410)  (68 410)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (30 411)  (30 411)  routing T_1_25.sp4_v_b_5 <X> T_1_25.sp4_v_t_45
 (21 11)  (39 411)  (39 411)  routing T_1_25.sp4_r_v_b_39 <X> T_1_25.lc_trk_g2_7
 (26 11)  (44 411)  (44 411)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 411)  (45 411)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 411)  (46 411)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 411)  (47 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (55 411)  (55 411)  LC_5 Logic Functioning bit
 (39 11)  (57 411)  (57 411)  LC_5 Logic Functioning bit
 (42 11)  (60 411)  (60 411)  LC_5 Logic Functioning bit
 (43 11)  (61 411)  (61 411)  LC_5 Logic Functioning bit
 (51 11)  (69 411)  (69 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (29 412)  (29 412)  routing T_1_25.sp4_h_r_6 <X> T_1_25.sp4_v_b_11
 (16 12)  (34 412)  (34 412)  routing T_1_25.sp12_v_t_14 <X> T_1_25.lc_trk_g3_1
 (17 12)  (35 412)  (35 412)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (39 412)  (39 412)  routing T_1_25.sp4_h_r_43 <X> T_1_25.lc_trk_g3_3
 (22 12)  (40 412)  (40 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (41 412)  (41 412)  routing T_1_25.sp4_h_r_43 <X> T_1_25.lc_trk_g3_3
 (24 12)  (42 412)  (42 412)  routing T_1_25.sp4_h_r_43 <X> T_1_25.lc_trk_g3_3
 (25 12)  (43 412)  (43 412)  routing T_1_25.wire_logic_cluster/lc_2/out <X> T_1_25.lc_trk_g3_2
 (8 13)  (26 413)  (26 413)  routing T_1_25.sp4_h_r_10 <X> T_1_25.sp4_v_b_10
 (18 13)  (36 413)  (36 413)  routing T_1_25.sp12_v_t_14 <X> T_1_25.lc_trk_g3_1
 (21 13)  (39 413)  (39 413)  routing T_1_25.sp4_h_r_43 <X> T_1_25.lc_trk_g3_3
 (22 13)  (40 413)  (40 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (13 14)  (31 414)  (31 414)  routing T_1_25.sp4_h_r_11 <X> T_1_25.sp4_v_t_46
 (22 14)  (40 414)  (40 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (41 414)  (41 414)  routing T_1_25.sp12_v_t_12 <X> T_1_25.lc_trk_g3_7
 (25 14)  (43 414)  (43 414)  routing T_1_25.sp4_h_r_46 <X> T_1_25.lc_trk_g3_6
 (12 15)  (30 415)  (30 415)  routing T_1_25.sp4_h_r_11 <X> T_1_25.sp4_v_t_46
 (16 15)  (34 415)  (34 415)  routing T_1_25.sp12_v_b_12 <X> T_1_25.lc_trk_g3_4
 (17 15)  (35 415)  (35 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (40 415)  (40 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (41 415)  (41 415)  routing T_1_25.sp4_h_r_46 <X> T_1_25.lc_trk_g3_6
 (24 15)  (42 415)  (42 415)  routing T_1_25.sp4_h_r_46 <X> T_1_25.lc_trk_g3_6
 (25 15)  (43 415)  (43 415)  routing T_1_25.sp4_h_r_46 <X> T_1_25.lc_trk_g3_6


LogicTile_2_25

 (21 0)  (93 400)  (93 400)  routing T_2_25.sp4_h_r_11 <X> T_2_25.lc_trk_g0_3
 (22 0)  (94 400)  (94 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 400)  (95 400)  routing T_2_25.sp4_h_r_11 <X> T_2_25.lc_trk_g0_3
 (24 0)  (96 400)  (96 400)  routing T_2_25.sp4_h_r_11 <X> T_2_25.lc_trk_g0_3
 (26 0)  (98 400)  (98 400)  routing T_2_25.lc_trk_g0_4 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 400)  (99 400)  routing T_2_25.lc_trk_g1_0 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 400)  (101 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 400)  (104 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 400)  (105 400)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 400)  (108 400)  LC_0 Logic Functioning bit
 (38 0)  (110 400)  (110 400)  LC_0 Logic Functioning bit
 (41 0)  (113 400)  (113 400)  LC_0 Logic Functioning bit
 (43 0)  (115 400)  (115 400)  LC_0 Logic Functioning bit
 (45 0)  (117 400)  (117 400)  LC_0 Logic Functioning bit
 (52 0)  (124 400)  (124 400)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (87 401)  (87 401)  routing T_2_25.sp4_v_t_5 <X> T_2_25.lc_trk_g0_0
 (16 1)  (88 401)  (88 401)  routing T_2_25.sp4_v_t_5 <X> T_2_25.lc_trk_g0_0
 (17 1)  (89 401)  (89 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (101 401)  (101 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (109 401)  (109 401)  LC_0 Logic Functioning bit
 (39 1)  (111 401)  (111 401)  LC_0 Logic Functioning bit
 (41 1)  (113 401)  (113 401)  LC_0 Logic Functioning bit
 (43 1)  (115 401)  (115 401)  LC_0 Logic Functioning bit
 (0 2)  (72 402)  (72 402)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (2 2)  (74 402)  (74 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (85 402)  (85 402)  routing T_2_25.sp4_h_r_2 <X> T_2_25.sp4_v_t_39
 (27 2)  (99 402)  (99 402)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 402)  (100 402)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 402)  (101 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 402)  (102 402)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 402)  (104 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 402)  (105 402)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 402)  (106 402)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 402)  (108 402)  LC_1 Logic Functioning bit
 (37 2)  (109 402)  (109 402)  LC_1 Logic Functioning bit
 (38 2)  (110 402)  (110 402)  LC_1 Logic Functioning bit
 (39 2)  (111 402)  (111 402)  LC_1 Logic Functioning bit
 (41 2)  (113 402)  (113 402)  LC_1 Logic Functioning bit
 (43 2)  (115 402)  (115 402)  LC_1 Logic Functioning bit
 (45 2)  (117 402)  (117 402)  LC_1 Logic Functioning bit
 (0 3)  (72 403)  (72 403)  routing T_2_25.glb_netwk_3 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (12 3)  (84 403)  (84 403)  routing T_2_25.sp4_h_r_2 <X> T_2_25.sp4_v_t_39
 (14 3)  (86 403)  (86 403)  routing T_2_25.sp4_r_v_b_28 <X> T_2_25.lc_trk_g0_4
 (17 3)  (89 403)  (89 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (100 403)  (100 403)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 403)  (101 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 403)  (108 403)  LC_1 Logic Functioning bit
 (38 3)  (110 403)  (110 403)  LC_1 Logic Functioning bit
 (46 3)  (118 403)  (118 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (86 404)  (86 404)  routing T_2_25.wire_logic_cluster/lc_0/out <X> T_2_25.lc_trk_g1_0
 (21 4)  (93 404)  (93 404)  routing T_2_25.wire_logic_cluster/lc_3/out <X> T_2_25.lc_trk_g1_3
 (22 4)  (94 404)  (94 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 404)  (98 404)  routing T_2_25.lc_trk_g0_4 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 404)  (99 404)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 404)  (100 404)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 404)  (101 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 404)  (104 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 404)  (105 404)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 404)  (108 404)  LC_2 Logic Functioning bit
 (38 4)  (110 404)  (110 404)  LC_2 Logic Functioning bit
 (41 4)  (113 404)  (113 404)  LC_2 Logic Functioning bit
 (43 4)  (115 404)  (115 404)  LC_2 Logic Functioning bit
 (45 4)  (117 404)  (117 404)  LC_2 Logic Functioning bit
 (51 4)  (123 404)  (123 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (8 5)  (80 405)  (80 405)  routing T_2_25.sp4_h_l_41 <X> T_2_25.sp4_v_b_4
 (9 5)  (81 405)  (81 405)  routing T_2_25.sp4_h_l_41 <X> T_2_25.sp4_v_b_4
 (17 5)  (89 405)  (89 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (101 405)  (101 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 405)  (102 405)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (37 5)  (109 405)  (109 405)  LC_2 Logic Functioning bit
 (39 5)  (111 405)  (111 405)  LC_2 Logic Functioning bit
 (41 5)  (113 405)  (113 405)  LC_2 Logic Functioning bit
 (43 5)  (115 405)  (115 405)  LC_2 Logic Functioning bit
 (3 6)  (75 406)  (75 406)  routing T_2_25.sp12_v_b_0 <X> T_2_25.sp12_v_t_23
 (8 6)  (80 406)  (80 406)  routing T_2_25.sp4_v_t_47 <X> T_2_25.sp4_h_l_41
 (9 6)  (81 406)  (81 406)  routing T_2_25.sp4_v_t_47 <X> T_2_25.sp4_h_l_41
 (10 6)  (82 406)  (82 406)  routing T_2_25.sp4_v_t_47 <X> T_2_25.sp4_h_l_41
 (14 6)  (86 406)  (86 406)  routing T_2_25.wire_logic_cluster/lc_4/out <X> T_2_25.lc_trk_g1_4
 (17 6)  (89 406)  (89 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 406)  (90 406)  routing T_2_25.wire_logic_cluster/lc_5/out <X> T_2_25.lc_trk_g1_5
 (21 6)  (93 406)  (93 406)  routing T_2_25.wire_logic_cluster/lc_7/out <X> T_2_25.lc_trk_g1_7
 (22 6)  (94 406)  (94 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (100 406)  (100 406)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 406)  (101 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 406)  (104 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 406)  (106 406)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 406)  (108 406)  LC_3 Logic Functioning bit
 (37 6)  (109 406)  (109 406)  LC_3 Logic Functioning bit
 (38 6)  (110 406)  (110 406)  LC_3 Logic Functioning bit
 (39 6)  (111 406)  (111 406)  LC_3 Logic Functioning bit
 (41 6)  (113 406)  (113 406)  LC_3 Logic Functioning bit
 (43 6)  (115 406)  (115 406)  LC_3 Logic Functioning bit
 (45 6)  (117 406)  (117 406)  LC_3 Logic Functioning bit
 (46 6)  (118 406)  (118 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (89 407)  (89 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (100 407)  (100 407)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 407)  (101 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 407)  (102 407)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 407)  (103 407)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 407)  (108 407)  LC_3 Logic Functioning bit
 (38 7)  (110 407)  (110 407)  LC_3 Logic Functioning bit
 (15 8)  (87 408)  (87 408)  routing T_2_25.tnr_op_1 <X> T_2_25.lc_trk_g2_1
 (17 8)  (89 408)  (89 408)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (97 408)  (97 408)  routing T_2_25.sp4_v_t_23 <X> T_2_25.lc_trk_g2_2
 (26 8)  (98 408)  (98 408)  routing T_2_25.lc_trk_g0_4 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 408)  (99 408)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 408)  (101 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 408)  (102 408)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 408)  (104 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 408)  (105 408)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 408)  (108 408)  LC_4 Logic Functioning bit
 (38 8)  (110 408)  (110 408)  LC_4 Logic Functioning bit
 (41 8)  (113 408)  (113 408)  LC_4 Logic Functioning bit
 (43 8)  (115 408)  (115 408)  LC_4 Logic Functioning bit
 (45 8)  (117 408)  (117 408)  LC_4 Logic Functioning bit
 (22 9)  (94 409)  (94 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (95 409)  (95 409)  routing T_2_25.sp4_v_t_23 <X> T_2_25.lc_trk_g2_2
 (25 9)  (97 409)  (97 409)  routing T_2_25.sp4_v_t_23 <X> T_2_25.lc_trk_g2_2
 (29 9)  (101 409)  (101 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (109 409)  (109 409)  LC_4 Logic Functioning bit
 (39 9)  (111 409)  (111 409)  LC_4 Logic Functioning bit
 (41 9)  (113 409)  (113 409)  LC_4 Logic Functioning bit
 (43 9)  (115 409)  (115 409)  LC_4 Logic Functioning bit
 (47 9)  (119 409)  (119 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (79 410)  (79 410)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (97 410)  (97 410)  routing T_2_25.wire_logic_cluster/lc_6/out <X> T_2_25.lc_trk_g2_6
 (29 10)  (101 410)  (101 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 410)  (103 410)  routing T_2_25.lc_trk_g1_5 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 410)  (104 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 410)  (106 410)  routing T_2_25.lc_trk_g1_5 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 410)  (108 410)  LC_5 Logic Functioning bit
 (37 10)  (109 410)  (109 410)  LC_5 Logic Functioning bit
 (38 10)  (110 410)  (110 410)  LC_5 Logic Functioning bit
 (39 10)  (111 410)  (111 410)  LC_5 Logic Functioning bit
 (41 10)  (113 410)  (113 410)  LC_5 Logic Functioning bit
 (43 10)  (115 410)  (115 410)  LC_5 Logic Functioning bit
 (45 10)  (117 410)  (117 410)  LC_5 Logic Functioning bit
 (6 11)  (78 411)  (78 411)  routing T_2_25.sp4_h_r_6 <X> T_2_25.sp4_h_l_43
 (22 11)  (94 411)  (94 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (100 411)  (100 411)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 411)  (101 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 411)  (108 411)  LC_5 Logic Functioning bit
 (38 11)  (110 411)  (110 411)  LC_5 Logic Functioning bit
 (48 11)  (120 411)  (120 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (89 412)  (89 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 412)  (90 412)  routing T_2_25.wire_logic_cluster/lc_1/out <X> T_2_25.lc_trk_g3_1
 (21 12)  (93 412)  (93 412)  routing T_2_25.sp4_v_t_22 <X> T_2_25.lc_trk_g3_3
 (22 12)  (94 412)  (94 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 412)  (95 412)  routing T_2_25.sp4_v_t_22 <X> T_2_25.lc_trk_g3_3
 (25 12)  (97 412)  (97 412)  routing T_2_25.wire_logic_cluster/lc_2/out <X> T_2_25.lc_trk_g3_2
 (26 12)  (98 412)  (98 412)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 412)  (101 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 412)  (104 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 412)  (105 412)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 412)  (108 412)  LC_6 Logic Functioning bit
 (38 12)  (110 412)  (110 412)  LC_6 Logic Functioning bit
 (41 12)  (113 412)  (113 412)  LC_6 Logic Functioning bit
 (43 12)  (115 412)  (115 412)  LC_6 Logic Functioning bit
 (45 12)  (117 412)  (117 412)  LC_6 Logic Functioning bit
 (12 13)  (84 413)  (84 413)  routing T_2_25.sp4_h_r_11 <X> T_2_25.sp4_v_b_11
 (21 13)  (93 413)  (93 413)  routing T_2_25.sp4_v_t_22 <X> T_2_25.lc_trk_g3_3
 (22 13)  (94 413)  (94 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 413)  (98 413)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 413)  (100 413)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 413)  (101 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 413)  (102 413)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 413)  (108 413)  LC_6 Logic Functioning bit
 (38 13)  (110 413)  (110 413)  LC_6 Logic Functioning bit
 (40 13)  (112 413)  (112 413)  LC_6 Logic Functioning bit
 (42 13)  (114 413)  (114 413)  LC_6 Logic Functioning bit
 (11 14)  (83 414)  (83 414)  routing T_2_25.sp4_v_b_8 <X> T_2_25.sp4_v_t_46
 (12 14)  (84 414)  (84 414)  routing T_2_25.sp4_v_t_40 <X> T_2_25.sp4_h_l_46
 (17 14)  (89 414)  (89 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (99 414)  (99 414)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 414)  (100 414)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 414)  (101 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 414)  (103 414)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 414)  (104 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 414)  (106 414)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 414)  (108 414)  LC_7 Logic Functioning bit
 (37 14)  (109 414)  (109 414)  LC_7 Logic Functioning bit
 (38 14)  (110 414)  (110 414)  LC_7 Logic Functioning bit
 (39 14)  (111 414)  (111 414)  LC_7 Logic Functioning bit
 (41 14)  (113 414)  (113 414)  LC_7 Logic Functioning bit
 (43 14)  (115 414)  (115 414)  LC_7 Logic Functioning bit
 (45 14)  (117 414)  (117 414)  LC_7 Logic Functioning bit
 (11 15)  (83 415)  (83 415)  routing T_2_25.sp4_v_t_40 <X> T_2_25.sp4_h_l_46
 (12 15)  (84 415)  (84 415)  routing T_2_25.sp4_v_b_8 <X> T_2_25.sp4_v_t_46
 (13 15)  (85 415)  (85 415)  routing T_2_25.sp4_v_t_40 <X> T_2_25.sp4_h_l_46
 (18 15)  (90 415)  (90 415)  routing T_2_25.sp4_r_v_b_45 <X> T_2_25.lc_trk_g3_5
 (28 15)  (100 415)  (100 415)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 415)  (101 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 415)  (102 415)  routing T_2_25.lc_trk_g3_3 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 415)  (103 415)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 415)  (108 415)  LC_7 Logic Functioning bit
 (38 15)  (110 415)  (110 415)  LC_7 Logic Functioning bit
 (48 15)  (120 415)  (120 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_25

 (15 0)  (141 400)  (141 400)  routing T_3_25.top_op_1 <X> T_3_25.lc_trk_g0_1
 (17 0)  (143 400)  (143 400)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (151 400)  (151 400)  routing T_3_25.wire_logic_cluster/lc_2/out <X> T_3_25.lc_trk_g0_2
 (29 0)  (155 400)  (155 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 400)  (158 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 400)  (160 400)  routing T_3_25.lc_trk_g1_0 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 400)  (162 400)  LC_0 Logic Functioning bit
 (37 0)  (163 400)  (163 400)  LC_0 Logic Functioning bit
 (38 0)  (164 400)  (164 400)  LC_0 Logic Functioning bit
 (39 0)  (165 400)  (165 400)  LC_0 Logic Functioning bit
 (41 0)  (167 400)  (167 400)  LC_0 Logic Functioning bit
 (43 0)  (169 400)  (169 400)  LC_0 Logic Functioning bit
 (45 0)  (171 400)  (171 400)  LC_0 Logic Functioning bit
 (18 1)  (144 401)  (144 401)  routing T_3_25.top_op_1 <X> T_3_25.lc_trk_g0_1
 (22 1)  (148 401)  (148 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (152 401)  (152 401)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 401)  (154 401)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 401)  (155 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (163 401)  (163 401)  LC_0 Logic Functioning bit
 (39 1)  (165 401)  (165 401)  LC_0 Logic Functioning bit
 (0 2)  (126 402)  (126 402)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (2 2)  (128 402)  (128 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (135 402)  (135 402)  routing T_3_25.sp4_v_b_1 <X> T_3_25.sp4_h_l_36
 (15 2)  (141 402)  (141 402)  routing T_3_25.sp4_h_r_21 <X> T_3_25.lc_trk_g0_5
 (16 2)  (142 402)  (142 402)  routing T_3_25.sp4_h_r_21 <X> T_3_25.lc_trk_g0_5
 (17 2)  (143 402)  (143 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (144 402)  (144 402)  routing T_3_25.sp4_h_r_21 <X> T_3_25.lc_trk_g0_5
 (25 2)  (151 402)  (151 402)  routing T_3_25.sp4_v_b_6 <X> T_3_25.lc_trk_g0_6
 (27 2)  (153 402)  (153 402)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 402)  (155 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 402)  (158 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 402)  (159 402)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 402)  (160 402)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 402)  (162 402)  LC_1 Logic Functioning bit
 (37 2)  (163 402)  (163 402)  LC_1 Logic Functioning bit
 (38 2)  (164 402)  (164 402)  LC_1 Logic Functioning bit
 (39 2)  (165 402)  (165 402)  LC_1 Logic Functioning bit
 (41 2)  (167 402)  (167 402)  LC_1 Logic Functioning bit
 (43 2)  (169 402)  (169 402)  LC_1 Logic Functioning bit
 (45 2)  (171 402)  (171 402)  LC_1 Logic Functioning bit
 (52 2)  (178 402)  (178 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (126 403)  (126 403)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (18 3)  (144 403)  (144 403)  routing T_3_25.sp4_h_r_21 <X> T_3_25.lc_trk_g0_5
 (22 3)  (148 403)  (148 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (149 403)  (149 403)  routing T_3_25.sp4_v_b_6 <X> T_3_25.lc_trk_g0_6
 (29 3)  (155 403)  (155 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 403)  (162 403)  LC_1 Logic Functioning bit
 (38 3)  (164 403)  (164 403)  LC_1 Logic Functioning bit
 (13 4)  (139 404)  (139 404)  routing T_3_25.sp4_h_l_40 <X> T_3_25.sp4_v_b_5
 (14 4)  (140 404)  (140 404)  routing T_3_25.wire_logic_cluster/lc_0/out <X> T_3_25.lc_trk_g1_0
 (15 4)  (141 404)  (141 404)  routing T_3_25.sp4_h_l_4 <X> T_3_25.lc_trk_g1_1
 (16 4)  (142 404)  (142 404)  routing T_3_25.sp4_h_l_4 <X> T_3_25.lc_trk_g1_1
 (17 4)  (143 404)  (143 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (144 404)  (144 404)  routing T_3_25.sp4_h_l_4 <X> T_3_25.lc_trk_g1_1
 (21 4)  (147 404)  (147 404)  routing T_3_25.wire_logic_cluster/lc_3/out <X> T_3_25.lc_trk_g1_3
 (22 4)  (148 404)  (148 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (155 404)  (155 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 404)  (157 404)  routing T_3_25.lc_trk_g0_5 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 404)  (158 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (162 404)  (162 404)  LC_2 Logic Functioning bit
 (38 4)  (164 404)  (164 404)  LC_2 Logic Functioning bit
 (45 4)  (171 404)  (171 404)  LC_2 Logic Functioning bit
 (12 5)  (138 405)  (138 405)  routing T_3_25.sp4_h_l_40 <X> T_3_25.sp4_v_b_5
 (17 5)  (143 405)  (143 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (144 405)  (144 405)  routing T_3_25.sp4_h_l_4 <X> T_3_25.lc_trk_g1_1
 (26 5)  (152 405)  (152 405)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 405)  (155 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 405)  (162 405)  LC_2 Logic Functioning bit
 (37 5)  (163 405)  (163 405)  LC_2 Logic Functioning bit
 (38 5)  (164 405)  (164 405)  LC_2 Logic Functioning bit
 (39 5)  (165 405)  (165 405)  LC_2 Logic Functioning bit
 (40 5)  (166 405)  (166 405)  LC_2 Logic Functioning bit
 (42 5)  (168 405)  (168 405)  LC_2 Logic Functioning bit
 (51 5)  (177 405)  (177 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (129 406)  (129 406)  routing T_3_25.sp12_v_b_0 <X> T_3_25.sp12_v_t_23
 (14 6)  (140 406)  (140 406)  routing T_3_25.wire_logic_cluster/lc_4/out <X> T_3_25.lc_trk_g1_4
 (17 6)  (143 406)  (143 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 406)  (144 406)  routing T_3_25.wire_logic_cluster/lc_5/out <X> T_3_25.lc_trk_g1_5
 (21 6)  (147 406)  (147 406)  routing T_3_25.wire_logic_cluster/lc_7/out <X> T_3_25.lc_trk_g1_7
 (22 6)  (148 406)  (148 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (153 406)  (153 406)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 406)  (155 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 406)  (158 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 406)  (160 406)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 406)  (162 406)  LC_3 Logic Functioning bit
 (37 6)  (163 406)  (163 406)  LC_3 Logic Functioning bit
 (38 6)  (164 406)  (164 406)  LC_3 Logic Functioning bit
 (39 6)  (165 406)  (165 406)  LC_3 Logic Functioning bit
 (41 6)  (167 406)  (167 406)  LC_3 Logic Functioning bit
 (43 6)  (169 406)  (169 406)  LC_3 Logic Functioning bit
 (45 6)  (171 406)  (171 406)  LC_3 Logic Functioning bit
 (53 6)  (179 406)  (179 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (143 407)  (143 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (155 407)  (155 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 407)  (157 407)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 407)  (162 407)  LC_3 Logic Functioning bit
 (38 7)  (164 407)  (164 407)  LC_3 Logic Functioning bit
 (6 8)  (132 408)  (132 408)  routing T_3_25.sp4_v_t_38 <X> T_3_25.sp4_v_b_6
 (25 8)  (151 408)  (151 408)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (26 8)  (152 408)  (152 408)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 408)  (155 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 408)  (157 408)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 408)  (158 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 408)  (160 408)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 408)  (162 408)  LC_4 Logic Functioning bit
 (37 8)  (163 408)  (163 408)  LC_4 Logic Functioning bit
 (38 8)  (164 408)  (164 408)  LC_4 Logic Functioning bit
 (39 8)  (165 408)  (165 408)  LC_4 Logic Functioning bit
 (41 8)  (167 408)  (167 408)  LC_4 Logic Functioning bit
 (43 8)  (169 408)  (169 408)  LC_4 Logic Functioning bit
 (45 8)  (171 408)  (171 408)  LC_4 Logic Functioning bit
 (5 9)  (131 409)  (131 409)  routing T_3_25.sp4_v_t_38 <X> T_3_25.sp4_v_b_6
 (22 9)  (148 409)  (148 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 409)  (149 409)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (24 9)  (150 409)  (150 409)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (26 9)  (152 409)  (152 409)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 409)  (153 409)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 409)  (154 409)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 409)  (155 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (163 409)  (163 409)  LC_4 Logic Functioning bit
 (39 9)  (165 409)  (165 409)  LC_4 Logic Functioning bit
 (48 9)  (174 409)  (174 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (133 410)  (133 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (141 410)  (141 410)  routing T_3_25.sp12_v_t_2 <X> T_3_25.lc_trk_g2_5
 (17 10)  (143 410)  (143 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (144 410)  (144 410)  routing T_3_25.sp12_v_t_2 <X> T_3_25.lc_trk_g2_5
 (27 10)  (153 410)  (153 410)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 410)  (154 410)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 410)  (155 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 410)  (156 410)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 410)  (157 410)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 410)  (158 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 410)  (160 410)  routing T_3_25.lc_trk_g1_5 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 410)  (162 410)  LC_5 Logic Functioning bit
 (37 10)  (163 410)  (163 410)  LC_5 Logic Functioning bit
 (38 10)  (164 410)  (164 410)  LC_5 Logic Functioning bit
 (39 10)  (165 410)  (165 410)  LC_5 Logic Functioning bit
 (41 10)  (167 410)  (167 410)  LC_5 Logic Functioning bit
 (43 10)  (169 410)  (169 410)  LC_5 Logic Functioning bit
 (45 10)  (171 410)  (171 410)  LC_5 Logic Functioning bit
 (52 10)  (178 410)  (178 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (135 411)  (135 411)  routing T_3_25.sp4_v_b_11 <X> T_3_25.sp4_v_t_42
 (10 11)  (136 411)  (136 411)  routing T_3_25.sp4_v_b_11 <X> T_3_25.sp4_v_t_42
 (18 11)  (144 411)  (144 411)  routing T_3_25.sp12_v_t_2 <X> T_3_25.lc_trk_g2_5
 (22 11)  (148 411)  (148 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (149 411)  (149 411)  routing T_3_25.sp4_h_r_30 <X> T_3_25.lc_trk_g2_6
 (24 11)  (150 411)  (150 411)  routing T_3_25.sp4_h_r_30 <X> T_3_25.lc_trk_g2_6
 (25 11)  (151 411)  (151 411)  routing T_3_25.sp4_h_r_30 <X> T_3_25.lc_trk_g2_6
 (29 11)  (155 411)  (155 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 411)  (162 411)  LC_5 Logic Functioning bit
 (38 11)  (164 411)  (164 411)  LC_5 Logic Functioning bit
 (17 12)  (143 412)  (143 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 412)  (144 412)  routing T_3_25.wire_logic_cluster/lc_1/out <X> T_3_25.lc_trk_g3_1
 (21 12)  (147 412)  (147 412)  routing T_3_25.sp4_h_r_43 <X> T_3_25.lc_trk_g3_3
 (22 12)  (148 412)  (148 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (149 412)  (149 412)  routing T_3_25.sp4_h_r_43 <X> T_3_25.lc_trk_g3_3
 (24 12)  (150 412)  (150 412)  routing T_3_25.sp4_h_r_43 <X> T_3_25.lc_trk_g3_3
 (26 12)  (152 412)  (152 412)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 412)  (153 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 412)  (154 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 412)  (155 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 412)  (156 412)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 412)  (157 412)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 412)  (158 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 412)  (159 412)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 412)  (161 412)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.input_2_6
 (38 12)  (164 412)  (164 412)  LC_6 Logic Functioning bit
 (41 12)  (167 412)  (167 412)  LC_6 Logic Functioning bit
 (43 12)  (169 412)  (169 412)  LC_6 Logic Functioning bit
 (45 12)  (171 412)  (171 412)  LC_6 Logic Functioning bit
 (21 13)  (147 413)  (147 413)  routing T_3_25.sp4_h_r_43 <X> T_3_25.lc_trk_g3_3
 (26 13)  (152 413)  (152 413)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 413)  (154 413)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 413)  (155 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 413)  (156 413)  routing T_3_25.lc_trk_g3_6 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 413)  (158 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (161 413)  (161 413)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.input_2_6
 (38 13)  (164 413)  (164 413)  LC_6 Logic Functioning bit
 (40 13)  (166 413)  (166 413)  LC_6 Logic Functioning bit
 (41 13)  (167 413)  (167 413)  LC_6 Logic Functioning bit
 (42 13)  (168 413)  (168 413)  LC_6 Logic Functioning bit
 (53 13)  (179 413)  (179 413)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (130 414)  (130 414)  routing T_3_25.sp4_h_r_9 <X> T_3_25.sp4_v_t_44
 (15 14)  (141 414)  (141 414)  routing T_3_25.sp4_h_l_16 <X> T_3_25.lc_trk_g3_5
 (16 14)  (142 414)  (142 414)  routing T_3_25.sp4_h_l_16 <X> T_3_25.lc_trk_g3_5
 (17 14)  (143 414)  (143 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (148 414)  (148 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 414)  (149 414)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g3_7
 (24 14)  (150 414)  (150 414)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g3_7
 (25 14)  (151 414)  (151 414)  routing T_3_25.wire_logic_cluster/lc_6/out <X> T_3_25.lc_trk_g3_6
 (27 14)  (153 414)  (153 414)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 414)  (154 414)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 414)  (155 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 414)  (157 414)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 414)  (158 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 414)  (160 414)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 414)  (162 414)  LC_7 Logic Functioning bit
 (37 14)  (163 414)  (163 414)  LC_7 Logic Functioning bit
 (38 14)  (164 414)  (164 414)  LC_7 Logic Functioning bit
 (39 14)  (165 414)  (165 414)  LC_7 Logic Functioning bit
 (41 14)  (167 414)  (167 414)  LC_7 Logic Functioning bit
 (43 14)  (169 414)  (169 414)  LC_7 Logic Functioning bit
 (45 14)  (171 414)  (171 414)  LC_7 Logic Functioning bit
 (51 14)  (177 414)  (177 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (131 415)  (131 415)  routing T_3_25.sp4_h_r_9 <X> T_3_25.sp4_v_t_44
 (18 15)  (144 415)  (144 415)  routing T_3_25.sp4_h_l_16 <X> T_3_25.lc_trk_g3_5
 (21 15)  (147 415)  (147 415)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g3_7
 (22 15)  (148 415)  (148 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (155 415)  (155 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 415)  (156 415)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 415)  (157 415)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 415)  (162 415)  LC_7 Logic Functioning bit
 (38 15)  (164 415)  (164 415)  LC_7 Logic Functioning bit


LogicTile_4_25

 (22 0)  (202 400)  (202 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (206 400)  (206 400)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 400)  (209 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 400)  (212 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 400)  (214 400)  routing T_4_25.lc_trk_g1_0 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (38 0)  (218 400)  (218 400)  LC_0 Logic Functioning bit
 (39 0)  (219 400)  (219 400)  LC_0 Logic Functioning bit
 (42 0)  (222 400)  (222 400)  LC_0 Logic Functioning bit
 (43 0)  (223 400)  (223 400)  LC_0 Logic Functioning bit
 (15 1)  (195 401)  (195 401)  routing T_4_25.bot_op_0 <X> T_4_25.lc_trk_g0_0
 (17 1)  (197 401)  (197 401)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (201 401)  (201 401)  routing T_4_25.sp4_r_v_b_32 <X> T_4_25.lc_trk_g0_3
 (22 1)  (202 401)  (202 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (205 401)  (205 401)  routing T_4_25.sp4_r_v_b_33 <X> T_4_25.lc_trk_g0_2
 (26 1)  (206 401)  (206 401)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 401)  (208 401)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 401)  (209 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 401)  (210 401)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 401)  (212 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (214 401)  (214 401)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_0
 (35 1)  (215 401)  (215 401)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_0
 (36 1)  (216 401)  (216 401)  LC_0 Logic Functioning bit
 (37 1)  (217 401)  (217 401)  LC_0 Logic Functioning bit
 (40 1)  (220 401)  (220 401)  LC_0 Logic Functioning bit
 (41 1)  (221 401)  (221 401)  LC_0 Logic Functioning bit
 (0 2)  (180 402)  (180 402)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (182 402)  (182 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (207 402)  (207 402)  routing T_4_25.lc_trk_g1_5 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 402)  (209 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 402)  (210 402)  routing T_4_25.lc_trk_g1_5 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 402)  (212 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 402)  (213 402)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 402)  (214 402)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 402)  (216 402)  LC_1 Logic Functioning bit
 (39 2)  (219 402)  (219 402)  LC_1 Logic Functioning bit
 (41 2)  (221 402)  (221 402)  LC_1 Logic Functioning bit
 (42 2)  (222 402)  (222 402)  LC_1 Logic Functioning bit
 (45 2)  (225 402)  (225 402)  LC_1 Logic Functioning bit
 (50 2)  (230 402)  (230 402)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (232 402)  (232 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (180 403)  (180 403)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (14 3)  (194 403)  (194 403)  routing T_4_25.sp4_r_v_b_28 <X> T_4_25.lc_trk_g0_4
 (17 3)  (197 403)  (197 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (36 3)  (216 403)  (216 403)  LC_1 Logic Functioning bit
 (39 3)  (219 403)  (219 403)  LC_1 Logic Functioning bit
 (41 3)  (221 403)  (221 403)  LC_1 Logic Functioning bit
 (42 3)  (222 403)  (222 403)  LC_1 Logic Functioning bit
 (0 4)  (180 404)  (180 404)  routing T_4_25.lc_trk_g2_2 <X> T_4_25.wire_logic_cluster/lc_7/cen
 (1 4)  (181 404)  (181 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (10 4)  (190 404)  (190 404)  routing T_4_25.sp4_v_t_46 <X> T_4_25.sp4_h_r_4
 (21 4)  (201 404)  (201 404)  routing T_4_25.wire_logic_cluster/lc_3/out <X> T_4_25.lc_trk_g1_3
 (22 4)  (202 404)  (202 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (211 404)  (211 404)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 404)  (212 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 404)  (213 404)  routing T_4_25.lc_trk_g2_5 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 404)  (217 404)  LC_2 Logic Functioning bit
 (39 4)  (219 404)  (219 404)  LC_2 Logic Functioning bit
 (41 4)  (221 404)  (221 404)  LC_2 Logic Functioning bit
 (43 4)  (223 404)  (223 404)  LC_2 Logic Functioning bit
 (45 4)  (225 404)  (225 404)  LC_2 Logic Functioning bit
 (46 4)  (226 404)  (226 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (181 405)  (181 405)  routing T_4_25.lc_trk_g2_2 <X> T_4_25.wire_logic_cluster/lc_7/cen
 (14 5)  (194 405)  (194 405)  routing T_4_25.sp4_h_r_0 <X> T_4_25.lc_trk_g1_0
 (15 5)  (195 405)  (195 405)  routing T_4_25.sp4_h_r_0 <X> T_4_25.lc_trk_g1_0
 (16 5)  (196 405)  (196 405)  routing T_4_25.sp4_h_r_0 <X> T_4_25.lc_trk_g1_0
 (17 5)  (197 405)  (197 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (202 405)  (202 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (203 405)  (203 405)  routing T_4_25.sp4_h_r_2 <X> T_4_25.lc_trk_g1_2
 (24 5)  (204 405)  (204 405)  routing T_4_25.sp4_h_r_2 <X> T_4_25.lc_trk_g1_2
 (25 5)  (205 405)  (205 405)  routing T_4_25.sp4_h_r_2 <X> T_4_25.lc_trk_g1_2
 (27 5)  (207 405)  (207 405)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 405)  (208 405)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 405)  (209 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (216 405)  (216 405)  LC_2 Logic Functioning bit
 (38 5)  (218 405)  (218 405)  LC_2 Logic Functioning bit
 (40 5)  (220 405)  (220 405)  LC_2 Logic Functioning bit
 (42 5)  (222 405)  (222 405)  LC_2 Logic Functioning bit
 (17 6)  (197 406)  (197 406)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (198 406)  (198 406)  routing T_4_25.bnr_op_5 <X> T_4_25.lc_trk_g1_5
 (31 6)  (211 406)  (211 406)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 406)  (212 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 406)  (213 406)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 406)  (217 406)  LC_3 Logic Functioning bit
 (39 6)  (219 406)  (219 406)  LC_3 Logic Functioning bit
 (41 6)  (221 406)  (221 406)  LC_3 Logic Functioning bit
 (43 6)  (223 406)  (223 406)  LC_3 Logic Functioning bit
 (14 7)  (194 407)  (194 407)  routing T_4_25.sp4_r_v_b_28 <X> T_4_25.lc_trk_g1_4
 (17 7)  (197 407)  (197 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (198 407)  (198 407)  routing T_4_25.bnr_op_5 <X> T_4_25.lc_trk_g1_5
 (22 7)  (202 407)  (202 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (207 407)  (207 407)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 407)  (208 407)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 407)  (209 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 407)  (216 407)  LC_3 Logic Functioning bit
 (38 7)  (218 407)  (218 407)  LC_3 Logic Functioning bit
 (40 7)  (220 407)  (220 407)  LC_3 Logic Functioning bit
 (42 7)  (222 407)  (222 407)  LC_3 Logic Functioning bit
 (25 8)  (205 408)  (205 408)  routing T_4_25.sp4_v_b_26 <X> T_4_25.lc_trk_g2_2
 (27 8)  (207 408)  (207 408)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 408)  (209 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 408)  (210 408)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 408)  (211 408)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 408)  (212 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 408)  (213 408)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (218 408)  (218 408)  LC_4 Logic Functioning bit
 (39 8)  (219 408)  (219 408)  LC_4 Logic Functioning bit
 (42 8)  (222 408)  (222 408)  LC_4 Logic Functioning bit
 (43 8)  (223 408)  (223 408)  LC_4 Logic Functioning bit
 (45 8)  (225 408)  (225 408)  LC_4 Logic Functioning bit
 (52 8)  (232 408)  (232 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (194 409)  (194 409)  routing T_4_25.sp12_v_b_16 <X> T_4_25.lc_trk_g2_0
 (16 9)  (196 409)  (196 409)  routing T_4_25.sp12_v_b_16 <X> T_4_25.lc_trk_g2_0
 (17 9)  (197 409)  (197 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (202 409)  (202 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (203 409)  (203 409)  routing T_4_25.sp4_v_b_26 <X> T_4_25.lc_trk_g2_2
 (29 9)  (209 409)  (209 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 409)  (210 409)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 409)  (211 409)  routing T_4_25.lc_trk_g2_7 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 409)  (212 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (214 409)  (214 409)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_4
 (35 9)  (215 409)  (215 409)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_4
 (36 9)  (216 409)  (216 409)  LC_4 Logic Functioning bit
 (37 9)  (217 409)  (217 409)  LC_4 Logic Functioning bit
 (40 9)  (220 409)  (220 409)  LC_4 Logic Functioning bit
 (41 9)  (221 409)  (221 409)  LC_4 Logic Functioning bit
 (5 10)  (185 410)  (185 410)  routing T_4_25.sp4_v_t_37 <X> T_4_25.sp4_h_l_43
 (7 10)  (187 410)  (187 410)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (196 410)  (196 410)  routing T_4_25.sp12_v_t_10 <X> T_4_25.lc_trk_g2_5
 (17 10)  (197 410)  (197 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (201 410)  (201 410)  routing T_4_25.sp4_h_r_39 <X> T_4_25.lc_trk_g2_7
 (22 10)  (202 410)  (202 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (203 410)  (203 410)  routing T_4_25.sp4_h_r_39 <X> T_4_25.lc_trk_g2_7
 (24 10)  (204 410)  (204 410)  routing T_4_25.sp4_h_r_39 <X> T_4_25.lc_trk_g2_7
 (29 10)  (209 410)  (209 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 410)  (211 410)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 410)  (212 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 410)  (213 410)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 410)  (216 410)  LC_5 Logic Functioning bit
 (37 10)  (217 410)  (217 410)  LC_5 Logic Functioning bit
 (38 10)  (218 410)  (218 410)  LC_5 Logic Functioning bit
 (39 10)  (219 410)  (219 410)  LC_5 Logic Functioning bit
 (4 11)  (184 411)  (184 411)  routing T_4_25.sp4_v_t_37 <X> T_4_25.sp4_h_l_43
 (6 11)  (186 411)  (186 411)  routing T_4_25.sp4_v_t_37 <X> T_4_25.sp4_h_l_43
 (8 11)  (188 411)  (188 411)  routing T_4_25.sp4_v_b_4 <X> T_4_25.sp4_v_t_42
 (10 11)  (190 411)  (190 411)  routing T_4_25.sp4_v_b_4 <X> T_4_25.sp4_v_t_42
 (14 11)  (194 411)  (194 411)  routing T_4_25.sp12_v_b_20 <X> T_4_25.lc_trk_g2_4
 (16 11)  (196 411)  (196 411)  routing T_4_25.sp12_v_b_20 <X> T_4_25.lc_trk_g2_4
 (17 11)  (197 411)  (197 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (202 411)  (202 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (207 411)  (207 411)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 411)  (208 411)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 411)  (209 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 411)  (210 411)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (40 11)  (220 411)  (220 411)  LC_5 Logic Functioning bit
 (41 11)  (221 411)  (221 411)  LC_5 Logic Functioning bit
 (42 11)  (222 411)  (222 411)  LC_5 Logic Functioning bit
 (43 11)  (223 411)  (223 411)  LC_5 Logic Functioning bit
 (6 12)  (186 412)  (186 412)  routing T_4_25.sp4_h_r_4 <X> T_4_25.sp4_v_b_9
 (17 12)  (197 412)  (197 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (206 412)  (206 412)  routing T_4_25.lc_trk_g0_4 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 412)  (207 412)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 412)  (209 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 412)  (211 412)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 412)  (212 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 412)  (213 412)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 412)  (214 412)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 412)  (216 412)  LC_6 Logic Functioning bit
 (37 12)  (217 412)  (217 412)  LC_6 Logic Functioning bit
 (40 12)  (220 412)  (220 412)  LC_6 Logic Functioning bit
 (41 12)  (221 412)  (221 412)  LC_6 Logic Functioning bit
 (45 12)  (225 412)  (225 412)  LC_6 Logic Functioning bit
 (50 12)  (230 412)  (230 412)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (195 413)  (195 413)  routing T_4_25.sp4_v_t_29 <X> T_4_25.lc_trk_g3_0
 (16 13)  (196 413)  (196 413)  routing T_4_25.sp4_v_t_29 <X> T_4_25.lc_trk_g3_0
 (17 13)  (197 413)  (197 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (198 413)  (198 413)  routing T_4_25.sp4_r_v_b_41 <X> T_4_25.lc_trk_g3_1
 (29 13)  (209 413)  (209 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 413)  (210 413)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (38 13)  (218 413)  (218 413)  LC_6 Logic Functioning bit
 (39 13)  (219 413)  (219 413)  LC_6 Logic Functioning bit
 (42 13)  (222 413)  (222 413)  LC_6 Logic Functioning bit
 (43 13)  (223 413)  (223 413)  LC_6 Logic Functioning bit
 (51 13)  (231 413)  (231 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (205 414)  (205 414)  routing T_4_25.sp4_h_r_38 <X> T_4_25.lc_trk_g3_6
 (26 14)  (206 414)  (206 414)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 414)  (208 414)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 414)  (209 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 414)  (210 414)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 414)  (212 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 414)  (213 414)  routing T_4_25.lc_trk_g2_0 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 414)  (215 414)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.input_2_7
 (36 14)  (216 414)  (216 414)  LC_7 Logic Functioning bit
 (37 14)  (217 414)  (217 414)  LC_7 Logic Functioning bit
 (40 14)  (220 414)  (220 414)  LC_7 Logic Functioning bit
 (41 14)  (221 414)  (221 414)  LC_7 Logic Functioning bit
 (45 14)  (225 414)  (225 414)  LC_7 Logic Functioning bit
 (46 14)  (226 414)  (226 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (197 415)  (197 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (202 415)  (202 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (203 415)  (203 415)  routing T_4_25.sp4_h_r_38 <X> T_4_25.lc_trk_g3_6
 (24 15)  (204 415)  (204 415)  routing T_4_25.sp4_h_r_38 <X> T_4_25.lc_trk_g3_6
 (27 15)  (207 415)  (207 415)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 415)  (209 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 415)  (212 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (213 415)  (213 415)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.input_2_7
 (34 15)  (214 415)  (214 415)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.input_2_7
 (35 15)  (215 415)  (215 415)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.input_2_7
 (38 15)  (218 415)  (218 415)  LC_7 Logic Functioning bit
 (39 15)  (219 415)  (219 415)  LC_7 Logic Functioning bit
 (42 15)  (222 415)  (222 415)  LC_7 Logic Functioning bit
 (43 15)  (223 415)  (223 415)  LC_7 Logic Functioning bit


LogicTile_5_25

 (21 0)  (255 400)  (255 400)  routing T_5_25.sp4_h_r_11 <X> T_5_25.lc_trk_g0_3
 (22 0)  (256 400)  (256 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (257 400)  (257 400)  routing T_5_25.sp4_h_r_11 <X> T_5_25.lc_trk_g0_3
 (24 0)  (258 400)  (258 400)  routing T_5_25.sp4_h_r_11 <X> T_5_25.lc_trk_g0_3
 (28 0)  (262 400)  (262 400)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 400)  (263 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 400)  (266 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 400)  (270 400)  LC_0 Logic Functioning bit
 (41 0)  (275 400)  (275 400)  LC_0 Logic Functioning bit
 (44 0)  (278 400)  (278 400)  LC_0 Logic Functioning bit
 (13 1)  (247 401)  (247 401)  routing T_5_25.sp4_v_t_44 <X> T_5_25.sp4_h_r_2
 (14 1)  (248 401)  (248 401)  routing T_5_25.sp4_h_r_0 <X> T_5_25.lc_trk_g0_0
 (15 1)  (249 401)  (249 401)  routing T_5_25.sp4_h_r_0 <X> T_5_25.lc_trk_g0_0
 (16 1)  (250 401)  (250 401)  routing T_5_25.sp4_h_r_0 <X> T_5_25.lc_trk_g0_0
 (17 1)  (251 401)  (251 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (263 401)  (263 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (39 1)  (273 401)  (273 401)  LC_0 Logic Functioning bit
 (42 1)  (276 401)  (276 401)  LC_0 Logic Functioning bit
 (50 1)  (284 401)  (284 401)  Carry_In_Mux bit 

 (13 2)  (247 402)  (247 402)  routing T_5_25.sp4_v_b_2 <X> T_5_25.sp4_v_t_39
 (14 2)  (248 402)  (248 402)  routing T_5_25.sp12_h_l_3 <X> T_5_25.lc_trk_g0_4
 (25 2)  (259 402)  (259 402)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g0_6
 (29 2)  (263 402)  (263 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 402)  (264 402)  routing T_5_25.lc_trk_g0_4 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 402)  (266 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 402)  (270 402)  LC_1 Logic Functioning bit
 (41 2)  (275 402)  (275 402)  LC_1 Logic Functioning bit
 (44 2)  (278 402)  (278 402)  LC_1 Logic Functioning bit
 (46 2)  (280 402)  (280 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (248 403)  (248 403)  routing T_5_25.sp12_h_l_3 <X> T_5_25.lc_trk_g0_4
 (15 3)  (249 403)  (249 403)  routing T_5_25.sp12_h_l_3 <X> T_5_25.lc_trk_g0_4
 (17 3)  (251 403)  (251 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (256 403)  (256 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (257 403)  (257 403)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g0_6
 (24 3)  (258 403)  (258 403)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g0_6
 (25 3)  (259 403)  (259 403)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g0_6
 (26 3)  (260 403)  (260 403)  routing T_5_25.lc_trk_g0_3 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 403)  (263 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (39 3)  (273 403)  (273 403)  LC_1 Logic Functioning bit
 (42 3)  (276 403)  (276 403)  LC_1 Logic Functioning bit
 (6 4)  (240 404)  (240 404)  routing T_5_25.sp4_v_t_37 <X> T_5_25.sp4_v_b_3
 (10 4)  (244 404)  (244 404)  routing T_5_25.sp4_v_t_46 <X> T_5_25.sp4_h_r_4
 (27 4)  (261 404)  (261 404)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 404)  (262 404)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 404)  (263 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 404)  (264 404)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 404)  (266 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 404)  (270 404)  LC_2 Logic Functioning bit
 (41 4)  (275 404)  (275 404)  LC_2 Logic Functioning bit
 (44 4)  (278 404)  (278 404)  LC_2 Logic Functioning bit
 (47 4)  (281 404)  (281 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (239 405)  (239 405)  routing T_5_25.sp4_v_t_37 <X> T_5_25.sp4_v_b_3
 (29 5)  (263 405)  (263 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (39 5)  (273 405)  (273 405)  LC_2 Logic Functioning bit
 (42 5)  (276 405)  (276 405)  LC_2 Logic Functioning bit
 (12 6)  (246 406)  (246 406)  routing T_5_25.sp4_v_t_46 <X> T_5_25.sp4_h_l_40
 (14 6)  (248 406)  (248 406)  routing T_5_25.sp4_h_l_1 <X> T_5_25.lc_trk_g1_4
 (25 6)  (259 406)  (259 406)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g1_6
 (28 6)  (262 406)  (262 406)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 406)  (263 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 406)  (264 406)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 406)  (266 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 406)  (270 406)  LC_3 Logic Functioning bit
 (41 6)  (275 406)  (275 406)  LC_3 Logic Functioning bit
 (44 6)  (278 406)  (278 406)  LC_3 Logic Functioning bit
 (4 7)  (238 407)  (238 407)  routing T_5_25.sp4_h_r_7 <X> T_5_25.sp4_h_l_38
 (6 7)  (240 407)  (240 407)  routing T_5_25.sp4_h_r_7 <X> T_5_25.sp4_h_l_38
 (11 7)  (245 407)  (245 407)  routing T_5_25.sp4_v_t_46 <X> T_5_25.sp4_h_l_40
 (13 7)  (247 407)  (247 407)  routing T_5_25.sp4_v_t_46 <X> T_5_25.sp4_h_l_40
 (15 7)  (249 407)  (249 407)  routing T_5_25.sp4_h_l_1 <X> T_5_25.lc_trk_g1_4
 (16 7)  (250 407)  (250 407)  routing T_5_25.sp4_h_l_1 <X> T_5_25.lc_trk_g1_4
 (17 7)  (251 407)  (251 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (256 407)  (256 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (257 407)  (257 407)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g1_6
 (24 7)  (258 407)  (258 407)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g1_6
 (25 7)  (259 407)  (259 407)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g1_6
 (26 7)  (260 407)  (260 407)  routing T_5_25.lc_trk_g0_3 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 407)  (263 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (39 7)  (273 407)  (273 407)  LC_3 Logic Functioning bit
 (42 7)  (276 407)  (276 407)  LC_3 Logic Functioning bit
 (15 8)  (249 408)  (249 408)  routing T_5_25.rgt_op_1 <X> T_5_25.lc_trk_g2_1
 (17 8)  (251 408)  (251 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 408)  (252 408)  routing T_5_25.rgt_op_1 <X> T_5_25.lc_trk_g2_1
 (21 8)  (255 408)  (255 408)  routing T_5_25.rgt_op_3 <X> T_5_25.lc_trk_g2_3
 (22 8)  (256 408)  (256 408)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (258 408)  (258 408)  routing T_5_25.rgt_op_3 <X> T_5_25.lc_trk_g2_3
 (28 8)  (262 408)  (262 408)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 408)  (263 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 408)  (266 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 408)  (270 408)  LC_4 Logic Functioning bit
 (41 8)  (275 408)  (275 408)  LC_4 Logic Functioning bit
 (44 8)  (278 408)  (278 408)  LC_4 Logic Functioning bit
 (29 9)  (263 409)  (263 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 409)  (264 409)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (39 9)  (273 409)  (273 409)  LC_4 Logic Functioning bit
 (42 9)  (276 409)  (276 409)  LC_4 Logic Functioning bit
 (5 10)  (239 410)  (239 410)  routing T_5_25.sp4_h_r_3 <X> T_5_25.sp4_h_l_43
 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (242 410)  (242 410)  routing T_5_25.sp4_v_t_42 <X> T_5_25.sp4_h_l_42
 (9 10)  (243 410)  (243 410)  routing T_5_25.sp4_v_t_42 <X> T_5_25.sp4_h_l_42
 (14 10)  (248 410)  (248 410)  routing T_5_25.rgt_op_4 <X> T_5_25.lc_trk_g2_4
 (27 10)  (261 410)  (261 410)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 410)  (262 410)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 410)  (263 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 410)  (264 410)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 410)  (266 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 410)  (270 410)  LC_5 Logic Functioning bit
 (41 10)  (275 410)  (275 410)  LC_5 Logic Functioning bit
 (44 10)  (278 410)  (278 410)  LC_5 Logic Functioning bit
 (4 11)  (238 411)  (238 411)  routing T_5_25.sp4_h_r_3 <X> T_5_25.sp4_h_l_43
 (15 11)  (249 411)  (249 411)  routing T_5_25.rgt_op_4 <X> T_5_25.lc_trk_g2_4
 (17 11)  (251 411)  (251 411)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (260 411)  (260 411)  routing T_5_25.lc_trk_g0_3 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 411)  (263 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 411)  (264 411)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (39 11)  (273 411)  (273 411)  LC_5 Logic Functioning bit
 (42 11)  (276 411)  (276 411)  LC_5 Logic Functioning bit
 (26 12)  (260 412)  (260 412)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 412)  (261 412)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 412)  (263 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 412)  (264 412)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 412)  (266 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 412)  (270 412)  LC_6 Logic Functioning bit
 (41 12)  (275 412)  (275 412)  LC_6 Logic Functioning bit
 (44 12)  (278 412)  (278 412)  LC_6 Logic Functioning bit
 (46 12)  (280 412)  (280 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (260 413)  (260 413)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 413)  (263 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (39 13)  (273 413)  (273 413)  LC_6 Logic Functioning bit
 (42 13)  (276 413)  (276 413)  LC_6 Logic Functioning bit
 (3 14)  (237 414)  (237 414)  routing T_5_25.sp12_v_b_1 <X> T_5_25.sp12_v_t_22
 (8 14)  (242 414)  (242 414)  routing T_5_25.sp4_v_t_47 <X> T_5_25.sp4_h_l_47
 (9 14)  (243 414)  (243 414)  routing T_5_25.sp4_v_t_47 <X> T_5_25.sp4_h_l_47
 (14 14)  (248 414)  (248 414)  routing T_5_25.sp4_h_r_36 <X> T_5_25.lc_trk_g3_4
 (15 14)  (249 414)  (249 414)  routing T_5_25.sp4_v_t_32 <X> T_5_25.lc_trk_g3_5
 (16 14)  (250 414)  (250 414)  routing T_5_25.sp4_v_t_32 <X> T_5_25.lc_trk_g3_5
 (17 14)  (251 414)  (251 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (255 414)  (255 414)  routing T_5_25.rgt_op_7 <X> T_5_25.lc_trk_g3_7
 (22 14)  (256 414)  (256 414)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (258 414)  (258 414)  routing T_5_25.rgt_op_7 <X> T_5_25.lc_trk_g3_7
 (26 14)  (260 414)  (260 414)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 414)  (261 414)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 414)  (262 414)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 414)  (263 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 414)  (264 414)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 414)  (266 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (270 414)  (270 414)  LC_7 Logic Functioning bit
 (41 14)  (275 414)  (275 414)  LC_7 Logic Functioning bit
 (44 14)  (278 414)  (278 414)  LC_7 Logic Functioning bit
 (15 15)  (249 415)  (249 415)  routing T_5_25.sp4_h_r_36 <X> T_5_25.lc_trk_g3_4
 (16 15)  (250 415)  (250 415)  routing T_5_25.sp4_h_r_36 <X> T_5_25.lc_trk_g3_4
 (17 15)  (251 415)  (251 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (260 415)  (260 415)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 415)  (261 415)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 415)  (263 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (39 15)  (273 415)  (273 415)  LC_7 Logic Functioning bit
 (42 15)  (276 415)  (276 415)  LC_7 Logic Functioning bit
 (46 15)  (280 415)  (280 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_25

 (14 0)  (302 400)  (302 400)  routing T_6_25.lft_op_0 <X> T_6_25.lc_trk_g0_0
 (21 0)  (309 400)  (309 400)  routing T_6_25.lft_op_3 <X> T_6_25.lc_trk_g0_3
 (22 0)  (310 400)  (310 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (312 400)  (312 400)  routing T_6_25.lft_op_3 <X> T_6_25.lc_trk_g0_3
 (15 1)  (303 401)  (303 401)  routing T_6_25.lft_op_0 <X> T_6_25.lc_trk_g0_0
 (17 1)  (305 401)  (305 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (288 402)  (288 402)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (296 402)  (296 402)  routing T_6_25.sp4_h_r_5 <X> T_6_25.sp4_h_l_36
 (10 2)  (298 402)  (298 402)  routing T_6_25.sp4_h_r_5 <X> T_6_25.sp4_h_l_36
 (14 2)  (302 402)  (302 402)  routing T_6_25.lft_op_4 <X> T_6_25.lc_trk_g0_4
 (25 2)  (313 402)  (313 402)  routing T_6_25.wire_logic_cluster/lc_6/out <X> T_6_25.lc_trk_g0_6
 (26 2)  (314 402)  (314 402)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 402)  (317 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 402)  (321 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 402)  (322 402)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 402)  (324 402)  LC_1 Logic Functioning bit
 (38 2)  (326 402)  (326 402)  LC_1 Logic Functioning bit
 (45 2)  (333 402)  (333 402)  LC_1 Logic Functioning bit
 (0 3)  (288 403)  (288 403)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (15 3)  (303 403)  (303 403)  routing T_6_25.lft_op_4 <X> T_6_25.lc_trk_g0_4
 (17 3)  (305 403)  (305 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (310 403)  (310 403)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (315 403)  (315 403)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 403)  (317 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (37 3)  (325 403)  (325 403)  LC_1 Logic Functioning bit
 (38 3)  (326 403)  (326 403)  LC_1 Logic Functioning bit
 (39 3)  (327 403)  (327 403)  LC_1 Logic Functioning bit
 (41 3)  (329 403)  (329 403)  LC_1 Logic Functioning bit
 (43 3)  (331 403)  (331 403)  LC_1 Logic Functioning bit
 (21 4)  (309 404)  (309 404)  routing T_6_25.wire_logic_cluster/lc_3/out <X> T_6_25.lc_trk_g1_3
 (22 4)  (310 404)  (310 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 404)  (314 404)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 404)  (315 404)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 404)  (316 404)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 404)  (317 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 404)  (320 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 404)  (321 404)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 404)  (324 404)  LC_2 Logic Functioning bit
 (38 4)  (326 404)  (326 404)  LC_2 Logic Functioning bit
 (41 4)  (329 404)  (329 404)  LC_2 Logic Functioning bit
 (43 4)  (331 404)  (331 404)  LC_2 Logic Functioning bit
 (45 4)  (333 404)  (333 404)  LC_2 Logic Functioning bit
 (47 4)  (335 404)  (335 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (336 404)  (336 404)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (339 404)  (339 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (314 405)  (314 405)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 405)  (316 405)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 405)  (317 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 405)  (318 405)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 405)  (319 405)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (325 405)  (325 405)  LC_2 Logic Functioning bit
 (39 5)  (327 405)  (327 405)  LC_2 Logic Functioning bit
 (41 5)  (329 405)  (329 405)  LC_2 Logic Functioning bit
 (43 5)  (331 405)  (331 405)  LC_2 Logic Functioning bit
 (8 6)  (296 406)  (296 406)  routing T_6_25.sp4_v_t_47 <X> T_6_25.sp4_h_l_41
 (9 6)  (297 406)  (297 406)  routing T_6_25.sp4_v_t_47 <X> T_6_25.sp4_h_l_41
 (10 6)  (298 406)  (298 406)  routing T_6_25.sp4_v_t_47 <X> T_6_25.sp4_h_l_41
 (11 6)  (299 406)  (299 406)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_v_t_40
 (15 6)  (303 406)  (303 406)  routing T_6_25.lft_op_5 <X> T_6_25.lc_trk_g1_5
 (17 6)  (305 406)  (305 406)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 406)  (306 406)  routing T_6_25.lft_op_5 <X> T_6_25.lc_trk_g1_5
 (21 6)  (309 406)  (309 406)  routing T_6_25.wire_logic_cluster/lc_7/out <X> T_6_25.lc_trk_g1_7
 (22 6)  (310 406)  (310 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (314 406)  (314 406)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 406)  (315 406)  routing T_6_25.lc_trk_g1_3 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 406)  (317 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 406)  (319 406)  routing T_6_25.lc_trk_g0_4 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 406)  (320 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 406)  (324 406)  LC_3 Logic Functioning bit
 (37 6)  (325 406)  (325 406)  LC_3 Logic Functioning bit
 (38 6)  (326 406)  (326 406)  LC_3 Logic Functioning bit
 (39 6)  (327 406)  (327 406)  LC_3 Logic Functioning bit
 (41 6)  (329 406)  (329 406)  LC_3 Logic Functioning bit
 (43 6)  (331 406)  (331 406)  LC_3 Logic Functioning bit
 (45 6)  (333 406)  (333 406)  LC_3 Logic Functioning bit
 (12 7)  (300 407)  (300 407)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_v_t_40
 (14 7)  (302 407)  (302 407)  routing T_6_25.sp4_h_r_4 <X> T_6_25.lc_trk_g1_4
 (15 7)  (303 407)  (303 407)  routing T_6_25.sp4_h_r_4 <X> T_6_25.lc_trk_g1_4
 (16 7)  (304 407)  (304 407)  routing T_6_25.sp4_h_r_4 <X> T_6_25.lc_trk_g1_4
 (17 7)  (305 407)  (305 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (315 407)  (315 407)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 407)  (317 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 407)  (318 407)  routing T_6_25.lc_trk_g1_3 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 407)  (324 407)  LC_3 Logic Functioning bit
 (38 7)  (326 407)  (326 407)  LC_3 Logic Functioning bit
 (8 8)  (296 408)  (296 408)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_h_r_7
 (9 8)  (297 408)  (297 408)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_h_r_7
 (10 8)  (298 408)  (298 408)  routing T_6_25.sp4_v_b_1 <X> T_6_25.sp4_h_r_7
 (15 8)  (303 408)  (303 408)  routing T_6_25.rgt_op_1 <X> T_6_25.lc_trk_g2_1
 (17 8)  (305 408)  (305 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 408)  (306 408)  routing T_6_25.rgt_op_1 <X> T_6_25.lc_trk_g2_1
 (22 8)  (310 408)  (310 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (314 408)  (314 408)  routing T_6_25.lc_trk_g2_4 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 408)  (317 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 408)  (319 408)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 408)  (320 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 408)  (322 408)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 408)  (324 408)  LC_4 Logic Functioning bit
 (38 8)  (326 408)  (326 408)  LC_4 Logic Functioning bit
 (41 8)  (329 408)  (329 408)  LC_4 Logic Functioning bit
 (43 8)  (331 408)  (331 408)  LC_4 Logic Functioning bit
 (45 8)  (333 408)  (333 408)  LC_4 Logic Functioning bit
 (21 9)  (309 409)  (309 409)  routing T_6_25.sp4_r_v_b_35 <X> T_6_25.lc_trk_g2_3
 (28 9)  (316 409)  (316 409)  routing T_6_25.lc_trk_g2_4 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 409)  (317 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 409)  (318 409)  routing T_6_25.lc_trk_g0_3 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (37 9)  (325 409)  (325 409)  LC_4 Logic Functioning bit
 (39 9)  (327 409)  (327 409)  LC_4 Logic Functioning bit
 (41 9)  (329 409)  (329 409)  LC_4 Logic Functioning bit
 (43 9)  (331 409)  (331 409)  LC_4 Logic Functioning bit
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (300 410)  (300 410)  routing T_6_25.sp4_v_t_39 <X> T_6_25.sp4_h_l_45
 (14 10)  (302 410)  (302 410)  routing T_6_25.wire_logic_cluster/lc_4/out <X> T_6_25.lc_trk_g2_4
 (8 11)  (296 411)  (296 411)  routing T_6_25.sp4_h_r_7 <X> T_6_25.sp4_v_t_42
 (9 11)  (297 411)  (297 411)  routing T_6_25.sp4_h_r_7 <X> T_6_25.sp4_v_t_42
 (11 11)  (299 411)  (299 411)  routing T_6_25.sp4_v_t_39 <X> T_6_25.sp4_h_l_45
 (13 11)  (301 411)  (301 411)  routing T_6_25.sp4_v_t_39 <X> T_6_25.sp4_h_l_45
 (17 11)  (305 411)  (305 411)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (310 411)  (310 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 12)  (305 412)  (305 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 412)  (306 412)  routing T_6_25.wire_logic_cluster/lc_1/out <X> T_6_25.lc_trk_g3_1
 (25 12)  (313 412)  (313 412)  routing T_6_25.wire_logic_cluster/lc_2/out <X> T_6_25.lc_trk_g3_2
 (26 12)  (314 412)  (314 412)  routing T_6_25.lc_trk_g0_6 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 412)  (316 412)  routing T_6_25.lc_trk_g2_1 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 412)  (317 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 412)  (321 412)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 412)  (324 412)  LC_6 Logic Functioning bit
 (38 12)  (326 412)  (326 412)  LC_6 Logic Functioning bit
 (41 12)  (329 412)  (329 412)  LC_6 Logic Functioning bit
 (43 12)  (331 412)  (331 412)  LC_6 Logic Functioning bit
 (45 12)  (333 412)  (333 412)  LC_6 Logic Functioning bit
 (51 12)  (339 412)  (339 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (310 413)  (310 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 413)  (314 413)  routing T_6_25.lc_trk_g0_6 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 413)  (317 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 413)  (319 413)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 413)  (324 413)  LC_6 Logic Functioning bit
 (38 13)  (326 413)  (326 413)  LC_6 Logic Functioning bit
 (40 13)  (328 413)  (328 413)  LC_6 Logic Functioning bit
 (42 13)  (330 413)  (330 413)  LC_6 Logic Functioning bit
 (6 14)  (294 414)  (294 414)  routing T_6_25.sp4_v_b_6 <X> T_6_25.sp4_v_t_44
 (12 14)  (300 414)  (300 414)  routing T_6_25.sp4_v_t_46 <X> T_6_25.sp4_h_l_46
 (26 14)  (314 414)  (314 414)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 414)  (315 414)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 414)  (317 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 414)  (318 414)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 414)  (319 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 414)  (320 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 414)  (322 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 414)  (324 414)  LC_7 Logic Functioning bit
 (38 14)  (326 414)  (326 414)  LC_7 Logic Functioning bit
 (45 14)  (333 414)  (333 414)  LC_7 Logic Functioning bit
 (5 15)  (293 415)  (293 415)  routing T_6_25.sp4_v_b_6 <X> T_6_25.sp4_v_t_44
 (11 15)  (299 415)  (299 415)  routing T_6_25.sp4_v_t_46 <X> T_6_25.sp4_h_l_46
 (27 15)  (315 415)  (315 415)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 415)  (317 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 415)  (319 415)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 415)  (324 415)  LC_7 Logic Functioning bit
 (37 15)  (325 415)  (325 415)  LC_7 Logic Functioning bit
 (38 15)  (326 415)  (326 415)  LC_7 Logic Functioning bit
 (39 15)  (327 415)  (327 415)  LC_7 Logic Functioning bit
 (41 15)  (329 415)  (329 415)  LC_7 Logic Functioning bit
 (43 15)  (331 415)  (331 415)  LC_7 Logic Functioning bit


LogicTile_7_25

 (5 0)  (347 400)  (347 400)  routing T_7_25.sp4_v_b_6 <X> T_7_25.sp4_h_r_0
 (14 0)  (356 400)  (356 400)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g0_0
 (15 0)  (357 400)  (357 400)  routing T_7_25.lft_op_1 <X> T_7_25.lc_trk_g0_1
 (17 0)  (359 400)  (359 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 400)  (360 400)  routing T_7_25.lft_op_1 <X> T_7_25.lc_trk_g0_1
 (25 0)  (367 400)  (367 400)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g0_2
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 400)  (375 400)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 400)  (376 400)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 400)  (377 400)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.input_2_0
 (36 0)  (378 400)  (378 400)  LC_0 Logic Functioning bit
 (38 0)  (380 400)  (380 400)  LC_0 Logic Functioning bit
 (39 0)  (381 400)  (381 400)  LC_0 Logic Functioning bit
 (43 0)  (385 400)  (385 400)  LC_0 Logic Functioning bit
 (45 0)  (387 400)  (387 400)  LC_0 Logic Functioning bit
 (47 0)  (389 400)  (389 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (346 401)  (346 401)  routing T_7_25.sp4_v_b_6 <X> T_7_25.sp4_h_r_0
 (6 1)  (348 401)  (348 401)  routing T_7_25.sp4_v_b_6 <X> T_7_25.sp4_h_r_0
 (12 1)  (354 401)  (354 401)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_v_b_2
 (14 1)  (356 401)  (356 401)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g0_0
 (15 1)  (357 401)  (357 401)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g0_0
 (16 1)  (358 401)  (358 401)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g0_0
 (17 1)  (359 401)  (359 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (364 401)  (364 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 401)  (365 401)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g0_2
 (24 1)  (366 401)  (366 401)  routing T_7_25.sp4_h_r_10 <X> T_7_25.lc_trk_g0_2
 (28 1)  (370 401)  (370 401)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 401)  (371 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 401)  (373 401)  routing T_7_25.lc_trk_g3_2 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 401)  (374 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (377 401)  (377 401)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.input_2_0
 (37 1)  (379 401)  (379 401)  LC_0 Logic Functioning bit
 (38 1)  (380 401)  (380 401)  LC_0 Logic Functioning bit
 (39 1)  (381 401)  (381 401)  LC_0 Logic Functioning bit
 (42 1)  (384 401)  (384 401)  LC_0 Logic Functioning bit
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (348 402)  (348 402)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_v_t_37
 (14 2)  (356 402)  (356 402)  routing T_7_25.sp4_h_l_1 <X> T_7_25.lc_trk_g0_4
 (21 2)  (363 402)  (363 402)  routing T_7_25.sp4_v_b_7 <X> T_7_25.lc_trk_g0_7
 (22 2)  (364 402)  (364 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (365 402)  (365 402)  routing T_7_25.sp4_v_b_7 <X> T_7_25.lc_trk_g0_7
 (25 2)  (367 402)  (367 402)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (27 2)  (369 402)  (369 402)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 402)  (370 402)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 402)  (371 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 402)  (373 402)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 402)  (376 402)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 402)  (378 402)  LC_1 Logic Functioning bit
 (38 2)  (380 402)  (380 402)  LC_1 Logic Functioning bit
 (45 2)  (387 402)  (387 402)  LC_1 Logic Functioning bit
 (0 3)  (342 403)  (342 403)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (5 3)  (347 403)  (347 403)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_v_t_37
 (15 3)  (357 403)  (357 403)  routing T_7_25.sp4_h_l_1 <X> T_7_25.lc_trk_g0_4
 (16 3)  (358 403)  (358 403)  routing T_7_25.sp4_h_l_1 <X> T_7_25.lc_trk_g0_4
 (17 3)  (359 403)  (359 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (364 403)  (364 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 403)  (365 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (24 3)  (366 403)  (366 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (25 3)  (367 403)  (367 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (26 3)  (368 403)  (368 403)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 403)  (370 403)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 403)  (371 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 403)  (378 403)  LC_1 Logic Functioning bit
 (37 3)  (379 403)  (379 403)  LC_1 Logic Functioning bit
 (38 3)  (380 403)  (380 403)  LC_1 Logic Functioning bit
 (39 3)  (381 403)  (381 403)  LC_1 Logic Functioning bit
 (41 3)  (383 403)  (383 403)  LC_1 Logic Functioning bit
 (43 3)  (385 403)  (385 403)  LC_1 Logic Functioning bit
 (53 3)  (395 403)  (395 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (350 404)  (350 404)  routing T_7_25.sp4_h_l_41 <X> T_7_25.sp4_h_r_4
 (14 4)  (356 404)  (356 404)  routing T_7_25.sp4_h_r_8 <X> T_7_25.lc_trk_g1_0
 (21 4)  (363 404)  (363 404)  routing T_7_25.lft_op_3 <X> T_7_25.lc_trk_g1_3
 (22 4)  (364 404)  (364 404)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 404)  (366 404)  routing T_7_25.lft_op_3 <X> T_7_25.lc_trk_g1_3
 (15 5)  (357 405)  (357 405)  routing T_7_25.sp4_h_r_8 <X> T_7_25.lc_trk_g1_0
 (16 5)  (358 405)  (358 405)  routing T_7_25.sp4_h_r_8 <X> T_7_25.lc_trk_g1_0
 (17 5)  (359 405)  (359 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (11 6)  (353 406)  (353 406)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_v_t_40
 (13 6)  (355 406)  (355 406)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_v_t_40
 (14 6)  (356 406)  (356 406)  routing T_7_25.lft_op_4 <X> T_7_25.lc_trk_g1_4
 (17 6)  (359 406)  (359 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 406)  (360 406)  routing T_7_25.wire_logic_cluster/lc_5/out <X> T_7_25.lc_trk_g1_5
 (21 6)  (363 406)  (363 406)  routing T_7_25.lft_op_7 <X> T_7_25.lc_trk_g1_7
 (22 6)  (364 406)  (364 406)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 406)  (366 406)  routing T_7_25.lft_op_7 <X> T_7_25.lc_trk_g1_7
 (29 6)  (371 406)  (371 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 406)  (372 406)  routing T_7_25.lc_trk_g0_4 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 406)  (373 406)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (383 406)  (383 406)  LC_3 Logic Functioning bit
 (43 6)  (385 406)  (385 406)  LC_3 Logic Functioning bit
 (15 7)  (357 407)  (357 407)  routing T_7_25.lft_op_4 <X> T_7_25.lc_trk_g1_4
 (17 7)  (359 407)  (359 407)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (31 7)  (373 407)  (373 407)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (41 7)  (383 407)  (383 407)  LC_3 Logic Functioning bit
 (43 7)  (385 407)  (385 407)  LC_3 Logic Functioning bit
 (14 8)  (356 408)  (356 408)  routing T_7_25.wire_logic_cluster/lc_0/out <X> T_7_25.lc_trk_g2_0
 (21 8)  (363 408)  (363 408)  routing T_7_25.sp4_v_t_22 <X> T_7_25.lc_trk_g2_3
 (22 8)  (364 408)  (364 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 408)  (365 408)  routing T_7_25.sp4_v_t_22 <X> T_7_25.lc_trk_g2_3
 (27 8)  (369 408)  (369 408)  routing T_7_25.lc_trk_g1_0 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 408)  (371 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 408)  (373 408)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 408)  (374 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 408)  (375 408)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (41 8)  (383 408)  (383 408)  LC_4 Logic Functioning bit
 (42 8)  (384 408)  (384 408)  LC_4 Logic Functioning bit
 (43 8)  (385 408)  (385 408)  LC_4 Logic Functioning bit
 (46 8)  (388 408)  (388 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (392 408)  (392 408)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (359 409)  (359 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (363 409)  (363 409)  routing T_7_25.sp4_v_t_22 <X> T_7_25.lc_trk_g2_3
 (26 9)  (368 409)  (368 409)  routing T_7_25.lc_trk_g0_2 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 409)  (371 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 409)  (373 409)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (41 9)  (383 409)  (383 409)  LC_4 Logic Functioning bit
 (43 9)  (385 409)  (385 409)  LC_4 Logic Functioning bit
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (363 410)  (363 410)  routing T_7_25.wire_logic_cluster/lc_7/out <X> T_7_25.lc_trk_g2_7
 (22 10)  (364 410)  (364 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (373 410)  (373 410)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 410)  (374 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 410)  (376 410)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 410)  (377 410)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.input_2_5
 (36 10)  (378 410)  (378 410)  LC_5 Logic Functioning bit
 (37 10)  (379 410)  (379 410)  LC_5 Logic Functioning bit
 (39 10)  (381 410)  (381 410)  LC_5 Logic Functioning bit
 (43 10)  (385 410)  (385 410)  LC_5 Logic Functioning bit
 (45 10)  (387 410)  (387 410)  LC_5 Logic Functioning bit
 (51 10)  (393 410)  (393 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (368 411)  (368 411)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 411)  (370 411)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 411)  (371 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 411)  (374 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (377 411)  (377 411)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.input_2_5
 (36 11)  (378 411)  (378 411)  LC_5 Logic Functioning bit
 (37 11)  (379 411)  (379 411)  LC_5 Logic Functioning bit
 (38 11)  (380 411)  (380 411)  LC_5 Logic Functioning bit
 (42 11)  (384 411)  (384 411)  LC_5 Logic Functioning bit
 (17 12)  (359 412)  (359 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 412)  (360 412)  routing T_7_25.wire_logic_cluster/lc_1/out <X> T_7_25.lc_trk_g3_1
 (25 12)  (367 412)  (367 412)  routing T_7_25.sp4_h_r_42 <X> T_7_25.lc_trk_g3_2
 (29 12)  (371 412)  (371 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 412)  (373 412)  routing T_7_25.lc_trk_g1_4 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 412)  (374 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 412)  (376 412)  routing T_7_25.lc_trk_g1_4 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 412)  (377 412)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.input_2_6
 (36 12)  (378 412)  (378 412)  LC_6 Logic Functioning bit
 (22 13)  (364 413)  (364 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (365 413)  (365 413)  routing T_7_25.sp4_h_r_42 <X> T_7_25.lc_trk_g3_2
 (24 13)  (366 413)  (366 413)  routing T_7_25.sp4_h_r_42 <X> T_7_25.lc_trk_g3_2
 (25 13)  (367 413)  (367 413)  routing T_7_25.sp4_h_r_42 <X> T_7_25.lc_trk_g3_2
 (29 13)  (371 413)  (371 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 413)  (374 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (376 413)  (376 413)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.input_2_6
 (35 13)  (377 413)  (377 413)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.input_2_6
 (27 14)  (369 414)  (369 414)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 414)  (371 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 414)  (374 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 414)  (375 414)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 414)  (378 414)  LC_7 Logic Functioning bit
 (50 14)  (392 414)  (392 414)  Cascade bit: LH_LC07_inmux02_5

 (30 15)  (372 415)  (372 415)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 415)  (378 415)  LC_7 Logic Functioning bit
 (46 15)  (388 415)  (388 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (395 415)  (395 415)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_25

 (12 0)  (408 400)  (408 400)  routing T_8_25.sp4_v_b_8 <X> T_8_25.sp4_h_r_2
 (11 1)  (407 401)  (407 401)  routing T_8_25.sp4_v_b_8 <X> T_8_25.sp4_h_r_2
 (13 1)  (409 401)  (409 401)  routing T_8_25.sp4_v_b_8 <X> T_8_25.sp4_h_r_2
 (5 2)  (401 402)  (401 402)  routing T_8_25.sp4_v_b_0 <X> T_8_25.sp4_h_l_37
 (8 2)  (404 402)  (404 402)  routing T_8_25.sp4_h_r_5 <X> T_8_25.sp4_h_l_36
 (10 2)  (406 402)  (406 402)  routing T_8_25.sp4_h_r_5 <X> T_8_25.sp4_h_l_36
 (11 3)  (407 403)  (407 403)  routing T_8_25.sp4_h_r_2 <X> T_8_25.sp4_h_l_39
 (4 4)  (400 404)  (400 404)  routing T_8_25.sp4_h_l_38 <X> T_8_25.sp4_v_b_3
 (5 5)  (401 405)  (401 405)  routing T_8_25.sp4_h_l_38 <X> T_8_25.sp4_v_b_3
 (6 6)  (402 406)  (402 406)  routing T_8_25.sp4_v_b_0 <X> T_8_25.sp4_v_t_38
 (5 7)  (401 407)  (401 407)  routing T_8_25.sp4_v_b_0 <X> T_8_25.sp4_v_t_38
 (9 11)  (405 411)  (405 411)  routing T_8_25.sp4_v_b_7 <X> T_8_25.sp4_v_t_42
 (11 15)  (407 415)  (407 415)  routing T_8_25.sp4_h_r_11 <X> T_8_25.sp4_h_l_46


LogicTile_9_25

 (27 0)  (465 400)  (465 400)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 400)  (466 400)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 400)  (468 400)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 400)  (470 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 400)  (472 400)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 400)  (474 400)  LC_0 Logic Functioning bit
 (38 0)  (476 400)  (476 400)  LC_0 Logic Functioning bit
 (45 0)  (483 400)  (483 400)  LC_0 Logic Functioning bit
 (46 0)  (484 400)  (484 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (464 401)  (464 401)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 401)  (465 401)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 401)  (466 401)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 401)  (467 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 401)  (474 401)  LC_0 Logic Functioning bit
 (37 1)  (475 401)  (475 401)  LC_0 Logic Functioning bit
 (38 1)  (476 401)  (476 401)  LC_0 Logic Functioning bit
 (39 1)  (477 401)  (477 401)  LC_0 Logic Functioning bit
 (41 1)  (479 401)  (479 401)  LC_0 Logic Functioning bit
 (43 1)  (481 401)  (481 401)  LC_0 Logic Functioning bit
 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (463 402)  (463 402)  routing T_9_25.wire_logic_cluster/lc_6/out <X> T_9_25.lc_trk_g0_6
 (28 2)  (466 402)  (466 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 402)  (468 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 402)  (469 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 402)  (471 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 402)  (472 402)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 402)  (473 402)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (37 2)  (475 402)  (475 402)  LC_1 Logic Functioning bit
 (38 2)  (476 402)  (476 402)  LC_1 Logic Functioning bit
 (39 2)  (477 402)  (477 402)  LC_1 Logic Functioning bit
 (41 2)  (479 402)  (479 402)  LC_1 Logic Functioning bit
 (42 2)  (480 402)  (480 402)  LC_1 Logic Functioning bit
 (43 2)  (481 402)  (481 402)  LC_1 Logic Functioning bit
 (0 3)  (438 403)  (438 403)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (14 3)  (452 403)  (452 403)  routing T_9_25.sp12_h_r_20 <X> T_9_25.lc_trk_g0_4
 (16 3)  (454 403)  (454 403)  routing T_9_25.sp12_h_r_20 <X> T_9_25.lc_trk_g0_4
 (17 3)  (455 403)  (455 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (460 403)  (460 403)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (465 403)  (465 403)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 403)  (467 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 403)  (470 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (471 403)  (471 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (34 3)  (472 403)  (472 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (35 3)  (473 403)  (473 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (36 3)  (474 403)  (474 403)  LC_1 Logic Functioning bit
 (37 3)  (475 403)  (475 403)  LC_1 Logic Functioning bit
 (38 3)  (476 403)  (476 403)  LC_1 Logic Functioning bit
 (39 3)  (477 403)  (477 403)  LC_1 Logic Functioning bit
 (40 3)  (478 403)  (478 403)  LC_1 Logic Functioning bit
 (41 3)  (479 403)  (479 403)  LC_1 Logic Functioning bit
 (42 3)  (480 403)  (480 403)  LC_1 Logic Functioning bit
 (43 3)  (481 403)  (481 403)  LC_1 Logic Functioning bit
 (47 3)  (485 403)  (485 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (443 404)  (443 404)  routing T_9_25.sp4_h_l_37 <X> T_9_25.sp4_h_r_3
 (14 4)  (452 404)  (452 404)  routing T_9_25.wire_logic_cluster/lc_0/out <X> T_9_25.lc_trk_g1_0
 (28 4)  (466 404)  (466 404)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 404)  (468 404)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 404)  (469 404)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 404)  (472 404)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 404)  (474 404)  LC_2 Logic Functioning bit
 (37 4)  (475 404)  (475 404)  LC_2 Logic Functioning bit
 (38 4)  (476 404)  (476 404)  LC_2 Logic Functioning bit
 (39 4)  (477 404)  (477 404)  LC_2 Logic Functioning bit
 (40 4)  (478 404)  (478 404)  LC_2 Logic Functioning bit
 (41 4)  (479 404)  (479 404)  LC_2 Logic Functioning bit
 (42 4)  (480 404)  (480 404)  LC_2 Logic Functioning bit
 (43 4)  (481 404)  (481 404)  LC_2 Logic Functioning bit
 (50 4)  (488 404)  (488 404)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (442 405)  (442 405)  routing T_9_25.sp4_h_l_37 <X> T_9_25.sp4_h_r_3
 (17 5)  (455 405)  (455 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (464 405)  (464 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 405)  (465 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 405)  (466 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 405)  (467 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 405)  (475 405)  LC_2 Logic Functioning bit
 (39 5)  (477 405)  (477 405)  LC_2 Logic Functioning bit
 (40 5)  (478 405)  (478 405)  LC_2 Logic Functioning bit
 (42 5)  (480 405)  (480 405)  LC_2 Logic Functioning bit
 (43 5)  (481 405)  (481 405)  LC_2 Logic Functioning bit
 (5 6)  (443 406)  (443 406)  routing T_9_25.sp4_v_b_3 <X> T_9_25.sp4_h_l_38
 (14 6)  (452 406)  (452 406)  routing T_9_25.bnr_op_4 <X> T_9_25.lc_trk_g1_4
 (17 6)  (455 406)  (455 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 406)  (456 406)  routing T_9_25.wire_logic_cluster/lc_5/out <X> T_9_25.lc_trk_g1_5
 (21 6)  (459 406)  (459 406)  routing T_9_25.wire_logic_cluster/lc_7/out <X> T_9_25.lc_trk_g1_7
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 406)  (464 406)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 406)  (467 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 406)  (468 406)  routing T_9_25.lc_trk_g0_6 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 406)  (469 406)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 406)  (471 406)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 406)  (478 406)  LC_3 Logic Functioning bit
 (41 6)  (479 406)  (479 406)  LC_3 Logic Functioning bit
 (46 6)  (484 406)  (484 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (488 406)  (488 406)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 407)  (452 407)  routing T_9_25.bnr_op_4 <X> T_9_25.lc_trk_g1_4
 (17 7)  (455 407)  (455 407)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (465 407)  (465 407)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 407)  (467 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 407)  (468 407)  routing T_9_25.lc_trk_g0_6 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 407)  (469 407)  routing T_9_25.lc_trk_g2_6 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (478 407)  (478 407)  LC_3 Logic Functioning bit
 (41 7)  (479 407)  (479 407)  LC_3 Logic Functioning bit
 (42 7)  (480 407)  (480 407)  LC_3 Logic Functioning bit
 (48 7)  (486 407)  (486 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (449 408)  (449 408)  routing T_9_25.sp4_h_l_39 <X> T_9_25.sp4_v_b_8
 (13 8)  (451 408)  (451 408)  routing T_9_25.sp4_h_l_39 <X> T_9_25.sp4_v_b_8
 (26 8)  (464 408)  (464 408)  routing T_9_25.lc_trk_g0_4 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 408)  (466 408)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 408)  (467 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 408)  (468 408)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 408)  (470 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 408)  (471 408)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 408)  (472 408)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 408)  (474 408)  LC_4 Logic Functioning bit
 (38 8)  (476 408)  (476 408)  LC_4 Logic Functioning bit
 (45 8)  (483 408)  (483 408)  LC_4 Logic Functioning bit
 (12 9)  (450 409)  (450 409)  routing T_9_25.sp4_h_l_39 <X> T_9_25.sp4_v_b_8
 (14 9)  (452 409)  (452 409)  routing T_9_25.sp12_v_b_16 <X> T_9_25.lc_trk_g2_0
 (16 9)  (454 409)  (454 409)  routing T_9_25.sp12_v_b_16 <X> T_9_25.lc_trk_g2_0
 (17 9)  (455 409)  (455 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (29 9)  (467 409)  (467 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 409)  (468 409)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 409)  (474 409)  LC_4 Logic Functioning bit
 (37 9)  (475 409)  (475 409)  LC_4 Logic Functioning bit
 (38 9)  (476 409)  (476 409)  LC_4 Logic Functioning bit
 (39 9)  (477 409)  (477 409)  LC_4 Logic Functioning bit
 (40 9)  (478 409)  (478 409)  LC_4 Logic Functioning bit
 (42 9)  (480 409)  (480 409)  LC_4 Logic Functioning bit
 (47 9)  (485 409)  (485 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (9 10)  (447 410)  (447 410)  routing T_9_25.sp4_v_b_7 <X> T_9_25.sp4_h_l_42
 (15 10)  (453 410)  (453 410)  routing T_9_25.tnr_op_5 <X> T_9_25.lc_trk_g2_5
 (17 10)  (455 410)  (455 410)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (460 410)  (460 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (462 410)  (462 410)  routing T_9_25.tnr_op_7 <X> T_9_25.lc_trk_g2_7
 (25 10)  (463 410)  (463 410)  routing T_9_25.sp4_h_r_38 <X> T_9_25.lc_trk_g2_6
 (28 10)  (466 410)  (466 410)  routing T_9_25.lc_trk_g2_0 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 410)  (467 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 410)  (469 410)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 410)  (472 410)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 410)  (474 410)  LC_5 Logic Functioning bit
 (37 10)  (475 410)  (475 410)  LC_5 Logic Functioning bit
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (39 10)  (477 410)  (477 410)  LC_5 Logic Functioning bit
 (41 10)  (479 410)  (479 410)  LC_5 Logic Functioning bit
 (43 10)  (481 410)  (481 410)  LC_5 Logic Functioning bit
 (45 10)  (483 410)  (483 410)  LC_5 Logic Functioning bit
 (46 10)  (484 410)  (484 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (453 411)  (453 411)  routing T_9_25.tnr_op_4 <X> T_9_25.lc_trk_g2_4
 (17 11)  (455 411)  (455 411)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (460 411)  (460 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (461 411)  (461 411)  routing T_9_25.sp4_h_r_38 <X> T_9_25.lc_trk_g2_6
 (24 11)  (462 411)  (462 411)  routing T_9_25.sp4_h_r_38 <X> T_9_25.lc_trk_g2_6
 (26 11)  (464 411)  (464 411)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 411)  (465 411)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 411)  (466 411)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 411)  (467 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 411)  (474 411)  LC_5 Logic Functioning bit
 (38 11)  (476 411)  (476 411)  LC_5 Logic Functioning bit
 (52 11)  (490 411)  (490 411)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (452 412)  (452 412)  routing T_9_25.sp4_h_r_40 <X> T_9_25.lc_trk_g3_0
 (22 12)  (460 412)  (460 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (466 412)  (466 412)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 412)  (467 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 412)  (468 412)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 412)  (469 412)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 412)  (470 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 412)  (471 412)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 412)  (474 412)  LC_6 Logic Functioning bit
 (37 12)  (475 412)  (475 412)  LC_6 Logic Functioning bit
 (38 12)  (476 412)  (476 412)  LC_6 Logic Functioning bit
 (39 12)  (477 412)  (477 412)  LC_6 Logic Functioning bit
 (41 12)  (479 412)  (479 412)  LC_6 Logic Functioning bit
 (43 12)  (481 412)  (481 412)  LC_6 Logic Functioning bit
 (8 13)  (446 413)  (446 413)  routing T_9_25.sp4_h_l_41 <X> T_9_25.sp4_v_b_10
 (9 13)  (447 413)  (447 413)  routing T_9_25.sp4_h_l_41 <X> T_9_25.sp4_v_b_10
 (10 13)  (448 413)  (448 413)  routing T_9_25.sp4_h_l_41 <X> T_9_25.sp4_v_b_10
 (14 13)  (452 413)  (452 413)  routing T_9_25.sp4_h_r_40 <X> T_9_25.lc_trk_g3_0
 (15 13)  (453 413)  (453 413)  routing T_9_25.sp4_h_r_40 <X> T_9_25.lc_trk_g3_0
 (16 13)  (454 413)  (454 413)  routing T_9_25.sp4_h_r_40 <X> T_9_25.lc_trk_g3_0
 (17 13)  (455 413)  (455 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (459 413)  (459 413)  routing T_9_25.sp4_r_v_b_43 <X> T_9_25.lc_trk_g3_3
 (22 13)  (460 413)  (460 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 413)  (461 413)  routing T_9_25.sp4_v_b_42 <X> T_9_25.lc_trk_g3_2
 (24 13)  (462 413)  (462 413)  routing T_9_25.sp4_v_b_42 <X> T_9_25.lc_trk_g3_2
 (31 13)  (469 413)  (469 413)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 413)  (474 413)  LC_6 Logic Functioning bit
 (37 13)  (475 413)  (475 413)  LC_6 Logic Functioning bit
 (38 13)  (476 413)  (476 413)  LC_6 Logic Functioning bit
 (39 13)  (477 413)  (477 413)  LC_6 Logic Functioning bit
 (41 13)  (479 413)  (479 413)  LC_6 Logic Functioning bit
 (43 13)  (481 413)  (481 413)  LC_6 Logic Functioning bit
 (15 14)  (453 414)  (453 414)  routing T_9_25.sp4_v_t_32 <X> T_9_25.lc_trk_g3_5
 (16 14)  (454 414)  (454 414)  routing T_9_25.sp4_v_t_32 <X> T_9_25.lc_trk_g3_5
 (17 14)  (455 414)  (455 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (460 414)  (460 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (465 414)  (465 414)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 414)  (466 414)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 414)  (467 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 414)  (468 414)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 414)  (469 414)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 414)  (470 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 414)  (472 414)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 414)  (474 414)  LC_7 Logic Functioning bit
 (37 14)  (475 414)  (475 414)  LC_7 Logic Functioning bit
 (38 14)  (476 414)  (476 414)  LC_7 Logic Functioning bit
 (39 14)  (477 414)  (477 414)  LC_7 Logic Functioning bit
 (41 14)  (479 414)  (479 414)  LC_7 Logic Functioning bit
 (43 14)  (481 414)  (481 414)  LC_7 Logic Functioning bit
 (45 14)  (483 414)  (483 414)  LC_7 Logic Functioning bit
 (11 15)  (449 415)  (449 415)  routing T_9_25.sp4_h_r_3 <X> T_9_25.sp4_h_l_46
 (13 15)  (451 415)  (451 415)  routing T_9_25.sp4_h_r_3 <X> T_9_25.sp4_h_l_46
 (14 15)  (452 415)  (452 415)  routing T_9_25.sp4_h_l_17 <X> T_9_25.lc_trk_g3_4
 (15 15)  (453 415)  (453 415)  routing T_9_25.sp4_h_l_17 <X> T_9_25.lc_trk_g3_4
 (16 15)  (454 415)  (454 415)  routing T_9_25.sp4_h_l_17 <X> T_9_25.lc_trk_g3_4
 (17 15)  (455 415)  (455 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (459 415)  (459 415)  routing T_9_25.sp4_r_v_b_47 <X> T_9_25.lc_trk_g3_7
 (22 15)  (460 415)  (460 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (464 415)  (464 415)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 415)  (465 415)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 415)  (466 415)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 415)  (467 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 415)  (468 415)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 415)  (469 415)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 415)  (474 415)  LC_7 Logic Functioning bit
 (38 15)  (476 415)  (476 415)  LC_7 Logic Functioning bit
 (48 15)  (486 415)  (486 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (489 415)  (489 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_25

 (29 0)  (521 400)  (521 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 400)  (522 400)  routing T_10_25.lc_trk_g0_5 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 400)  (523 400)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 400)  (524 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 400)  (526 400)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 400)  (529 400)  LC_0 Logic Functioning bit
 (39 0)  (531 400)  (531 400)  LC_0 Logic Functioning bit
 (41 0)  (533 400)  (533 400)  LC_0 Logic Functioning bit
 (43 0)  (535 400)  (535 400)  LC_0 Logic Functioning bit
 (37 1)  (529 401)  (529 401)  LC_0 Logic Functioning bit
 (39 1)  (531 401)  (531 401)  LC_0 Logic Functioning bit
 (41 1)  (533 401)  (533 401)  LC_0 Logic Functioning bit
 (43 1)  (535 401)  (535 401)  LC_0 Logic Functioning bit
 (46 1)  (538 401)  (538 401)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (539 401)  (539 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (500 402)  (500 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (9 2)  (501 402)  (501 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (10 2)  (502 402)  (502 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (16 2)  (508 402)  (508 402)  routing T_10_25.sp4_v_b_13 <X> T_10_25.lc_trk_g0_5
 (17 2)  (509 402)  (509 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 402)  (510 402)  routing T_10_25.sp4_v_b_13 <X> T_10_25.lc_trk_g0_5
 (0 3)  (492 403)  (492 403)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (14 3)  (506 403)  (506 403)  routing T_10_25.sp12_h_r_20 <X> T_10_25.lc_trk_g0_4
 (16 3)  (508 403)  (508 403)  routing T_10_25.sp12_h_r_20 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (510 403)  (510 403)  routing T_10_25.sp4_v_b_13 <X> T_10_25.lc_trk_g0_5
 (0 4)  (492 404)  (492 404)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (1 4)  (493 404)  (493 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (495 404)  (495 404)  routing T_10_25.sp12_v_b_0 <X> T_10_25.sp12_h_r_0
 (10 4)  (502 404)  (502 404)  routing T_10_25.sp4_v_t_46 <X> T_10_25.sp4_h_r_4
 (28 4)  (520 404)  (520 404)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 404)  (523 404)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 404)  (525 404)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 404)  (528 404)  LC_2 Logic Functioning bit
 (37 4)  (529 404)  (529 404)  LC_2 Logic Functioning bit
 (38 4)  (530 404)  (530 404)  LC_2 Logic Functioning bit
 (39 4)  (531 404)  (531 404)  LC_2 Logic Functioning bit
 (1 5)  (493 405)  (493 405)  routing T_10_25.lc_trk_g2_2 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (3 5)  (495 405)  (495 405)  routing T_10_25.sp12_v_b_0 <X> T_10_25.sp12_h_r_0
 (26 5)  (518 405)  (518 405)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 405)  (519 405)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 405)  (520 405)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (40 5)  (532 405)  (532 405)  LC_2 Logic Functioning bit
 (41 5)  (533 405)  (533 405)  LC_2 Logic Functioning bit
 (42 5)  (534 405)  (534 405)  LC_2 Logic Functioning bit
 (43 5)  (535 405)  (535 405)  LC_2 Logic Functioning bit
 (47 5)  (539 405)  (539 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (6 6)  (498 406)  (498 406)  routing T_10_25.sp4_v_b_0 <X> T_10_25.sp4_v_t_38
 (8 6)  (500 406)  (500 406)  routing T_10_25.sp4_h_r_4 <X> T_10_25.sp4_h_l_41
 (14 6)  (506 406)  (506 406)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g1_4
 (15 6)  (507 406)  (507 406)  routing T_10_25.sp4_h_r_13 <X> T_10_25.lc_trk_g1_5
 (16 6)  (508 406)  (508 406)  routing T_10_25.sp4_h_r_13 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 406)  (510 406)  routing T_10_25.sp4_h_r_13 <X> T_10_25.lc_trk_g1_5
 (26 6)  (518 406)  (518 406)  routing T_10_25.lc_trk_g0_5 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 406)  (520 406)  routing T_10_25.lc_trk_g2_0 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 406)  (521 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 406)  (523 406)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 406)  (526 406)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 406)  (530 406)  LC_3 Logic Functioning bit
 (39 6)  (531 406)  (531 406)  LC_3 Logic Functioning bit
 (42 6)  (534 406)  (534 406)  LC_3 Logic Functioning bit
 (43 6)  (535 406)  (535 406)  LC_3 Logic Functioning bit
 (45 6)  (537 406)  (537 406)  LC_3 Logic Functioning bit
 (50 6)  (542 406)  (542 406)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (497 407)  (497 407)  routing T_10_25.sp4_v_b_0 <X> T_10_25.sp4_v_t_38
 (14 7)  (506 407)  (506 407)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g1_4
 (15 7)  (507 407)  (507 407)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g1_4
 (16 7)  (508 407)  (508 407)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g1_4
 (17 7)  (509 407)  (509 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (29 7)  (521 407)  (521 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (37 7)  (529 407)  (529 407)  LC_3 Logic Functioning bit
 (40 7)  (532 407)  (532 407)  LC_3 Logic Functioning bit
 (41 7)  (533 407)  (533 407)  LC_3 Logic Functioning bit
 (51 7)  (543 407)  (543 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (507 408)  (507 408)  routing T_10_25.sp4_h_r_33 <X> T_10_25.lc_trk_g2_1
 (16 8)  (508 408)  (508 408)  routing T_10_25.sp4_h_r_33 <X> T_10_25.lc_trk_g2_1
 (17 8)  (509 408)  (509 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (510 408)  (510 408)  routing T_10_25.sp4_h_r_33 <X> T_10_25.lc_trk_g2_1
 (25 8)  (517 408)  (517 408)  routing T_10_25.sp4_h_r_42 <X> T_10_25.lc_trk_g2_2
 (26 8)  (518 408)  (518 408)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 408)  (519 408)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 408)  (520 408)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 408)  (522 408)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 408)  (523 408)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 408)  (525 408)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 408)  (527 408)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.input_2_4
 (36 8)  (528 408)  (528 408)  LC_4 Logic Functioning bit
 (37 8)  (529 408)  (529 408)  LC_4 Logic Functioning bit
 (38 8)  (530 408)  (530 408)  LC_4 Logic Functioning bit
 (39 8)  (531 408)  (531 408)  LC_4 Logic Functioning bit
 (40 8)  (532 408)  (532 408)  LC_4 Logic Functioning bit
 (41 8)  (533 408)  (533 408)  LC_4 Logic Functioning bit
 (42 8)  (534 408)  (534 408)  LC_4 Logic Functioning bit
 (43 8)  (535 408)  (535 408)  LC_4 Logic Functioning bit
 (15 9)  (507 409)  (507 409)  routing T_10_25.sp4_v_t_29 <X> T_10_25.lc_trk_g2_0
 (16 9)  (508 409)  (508 409)  routing T_10_25.sp4_v_t_29 <X> T_10_25.lc_trk_g2_0
 (17 9)  (509 409)  (509 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 409)  (514 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 409)  (515 409)  routing T_10_25.sp4_h_r_42 <X> T_10_25.lc_trk_g2_2
 (24 9)  (516 409)  (516 409)  routing T_10_25.sp4_h_r_42 <X> T_10_25.lc_trk_g2_2
 (25 9)  (517 409)  (517 409)  routing T_10_25.sp4_h_r_42 <X> T_10_25.lc_trk_g2_2
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 409)  (522 409)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 409)  (524 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (525 409)  (525 409)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.input_2_4
 (34 9)  (526 409)  (526 409)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.input_2_4
 (36 9)  (528 409)  (528 409)  LC_4 Logic Functioning bit
 (37 9)  (529 409)  (529 409)  LC_4 Logic Functioning bit
 (38 9)  (530 409)  (530 409)  LC_4 Logic Functioning bit
 (39 9)  (531 409)  (531 409)  LC_4 Logic Functioning bit
 (40 9)  (532 409)  (532 409)  LC_4 Logic Functioning bit
 (41 9)  (533 409)  (533 409)  LC_4 Logic Functioning bit
 (43 9)  (535 409)  (535 409)  LC_4 Logic Functioning bit
 (48 9)  (540 409)  (540 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (499 410)  (499 410)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (508 410)  (508 410)  routing T_10_25.sp4_v_t_16 <X> T_10_25.lc_trk_g2_5
 (17 10)  (509 410)  (509 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 410)  (510 410)  routing T_10_25.sp4_v_t_16 <X> T_10_25.lc_trk_g2_5
 (22 10)  (514 410)  (514 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (513 411)  (513 411)  routing T_10_25.sp4_r_v_b_39 <X> T_10_25.lc_trk_g2_7
 (22 12)  (514 412)  (514 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 412)  (515 412)  routing T_10_25.sp4_h_r_27 <X> T_10_25.lc_trk_g3_3
 (24 12)  (516 412)  (516 412)  routing T_10_25.sp4_h_r_27 <X> T_10_25.lc_trk_g3_3
 (8 13)  (500 413)  (500 413)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_v_b_10
 (10 13)  (502 413)  (502 413)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_v_b_10
 (21 13)  (513 413)  (513 413)  routing T_10_25.sp4_h_r_27 <X> T_10_25.lc_trk_g3_3
 (12 14)  (504 414)  (504 414)  routing T_10_25.sp4_v_t_46 <X> T_10_25.sp4_h_l_46
 (15 14)  (507 414)  (507 414)  routing T_10_25.sp4_h_l_24 <X> T_10_25.lc_trk_g3_5
 (16 14)  (508 414)  (508 414)  routing T_10_25.sp4_h_l_24 <X> T_10_25.lc_trk_g3_5
 (17 14)  (509 414)  (509 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 414)  (510 414)  routing T_10_25.sp4_h_l_24 <X> T_10_25.lc_trk_g3_5
 (25 14)  (517 414)  (517 414)  routing T_10_25.sp12_v_b_6 <X> T_10_25.lc_trk_g3_6
 (11 15)  (503 415)  (503 415)  routing T_10_25.sp4_v_t_46 <X> T_10_25.sp4_h_l_46
 (22 15)  (514 415)  (514 415)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (516 415)  (516 415)  routing T_10_25.sp12_v_b_6 <X> T_10_25.lc_trk_g3_6
 (25 15)  (517 415)  (517 415)  routing T_10_25.sp12_v_b_6 <X> T_10_25.lc_trk_g3_6


LogicTile_11_25

 (8 0)  (554 400)  (554 400)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_h_r_1
 (14 1)  (560 401)  (560 401)  routing T_11_25.sp4_r_v_b_35 <X> T_11_25.lc_trk_g0_0
 (17 1)  (563 401)  (563 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (568 401)  (568 401)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 401)  (570 401)  routing T_11_25.top_op_2 <X> T_11_25.lc_trk_g0_2
 (25 1)  (571 401)  (571 401)  routing T_11_25.top_op_2 <X> T_11_25.lc_trk_g0_2
 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (568 402)  (568 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 402)  (569 402)  routing T_11_25.sp4_h_r_7 <X> T_11_25.lc_trk_g0_7
 (24 2)  (570 402)  (570 402)  routing T_11_25.sp4_h_r_7 <X> T_11_25.lc_trk_g0_7
 (26 2)  (572 402)  (572 402)  routing T_11_25.lc_trk_g2_5 <X> T_11_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 402)  (573 402)  routing T_11_25.lc_trk_g1_1 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 402)  (575 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 402)  (578 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 402)  (582 402)  LC_1 Logic Functioning bit
 (38 2)  (584 402)  (584 402)  LC_1 Logic Functioning bit
 (45 2)  (591 402)  (591 402)  LC_1 Logic Functioning bit
 (0 3)  (546 403)  (546 403)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (21 3)  (567 403)  (567 403)  routing T_11_25.sp4_h_r_7 <X> T_11_25.lc_trk_g0_7
 (28 3)  (574 403)  (574 403)  routing T_11_25.lc_trk_g2_5 <X> T_11_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 403)  (575 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 403)  (577 403)  routing T_11_25.lc_trk_g0_2 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 403)  (582 403)  LC_1 Logic Functioning bit
 (37 3)  (583 403)  (583 403)  LC_1 Logic Functioning bit
 (38 3)  (584 403)  (584 403)  LC_1 Logic Functioning bit
 (39 3)  (585 403)  (585 403)  LC_1 Logic Functioning bit
 (41 3)  (587 403)  (587 403)  LC_1 Logic Functioning bit
 (43 3)  (589 403)  (589 403)  LC_1 Logic Functioning bit
 (17 4)  (563 404)  (563 404)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 404)  (564 404)  routing T_11_25.wire_logic_cluster/lc_1/out <X> T_11_25.lc_trk_g1_1
 (25 4)  (571 404)  (571 404)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g1_2
 (26 4)  (572 404)  (572 404)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 404)  (573 404)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 404)  (575 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 404)  (577 404)  routing T_11_25.lc_trk_g1_4 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 404)  (580 404)  routing T_11_25.lc_trk_g1_4 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 404)  (583 404)  LC_2 Logic Functioning bit
 (39 4)  (585 404)  (585 404)  LC_2 Logic Functioning bit
 (14 5)  (560 405)  (560 405)  routing T_11_25.sp4_r_v_b_24 <X> T_11_25.lc_trk_g1_0
 (17 5)  (563 405)  (563 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (568 405)  (568 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 405)  (569 405)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g1_2
 (24 5)  (570 405)  (570 405)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g1_2
 (25 5)  (571 405)  (571 405)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g1_2
 (26 5)  (572 405)  (572 405)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 405)  (574 405)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 405)  (575 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 405)  (576 405)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (11 6)  (557 406)  (557 406)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40
 (13 6)  (559 406)  (559 406)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40
 (14 6)  (560 406)  (560 406)  routing T_11_25.wire_logic_cluster/lc_4/out <X> T_11_25.lc_trk_g1_4
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 406)  (564 406)  routing T_11_25.wire_logic_cluster/lc_5/out <X> T_11_25.lc_trk_g1_5
 (27 6)  (573 406)  (573 406)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 406)  (574 406)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 406)  (575 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 406)  (577 406)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 406)  (578 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 406)  (579 406)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 406)  (582 406)  LC_3 Logic Functioning bit
 (37 6)  (583 406)  (583 406)  LC_3 Logic Functioning bit
 (38 6)  (584 406)  (584 406)  LC_3 Logic Functioning bit
 (39 6)  (585 406)  (585 406)  LC_3 Logic Functioning bit
 (41 6)  (587 406)  (587 406)  LC_3 Logic Functioning bit
 (43 6)  (589 406)  (589 406)  LC_3 Logic Functioning bit
 (12 7)  (558 407)  (558 407)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_40
 (17 7)  (563 407)  (563 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 407)  (568 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (569 407)  (569 407)  routing T_11_25.sp4_h_r_6 <X> T_11_25.lc_trk_g1_6
 (24 7)  (570 407)  (570 407)  routing T_11_25.sp4_h_r_6 <X> T_11_25.lc_trk_g1_6
 (25 7)  (571 407)  (571 407)  routing T_11_25.sp4_h_r_6 <X> T_11_25.lc_trk_g1_6
 (30 7)  (576 407)  (576 407)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 407)  (582 407)  LC_3 Logic Functioning bit
 (37 7)  (583 407)  (583 407)  LC_3 Logic Functioning bit
 (38 7)  (584 407)  (584 407)  LC_3 Logic Functioning bit
 (39 7)  (585 407)  (585 407)  LC_3 Logic Functioning bit
 (41 7)  (587 407)  (587 407)  LC_3 Logic Functioning bit
 (43 7)  (589 407)  (589 407)  LC_3 Logic Functioning bit
 (6 8)  (552 408)  (552 408)  routing T_11_25.sp4_v_t_38 <X> T_11_25.sp4_v_b_6
 (15 8)  (561 408)  (561 408)  routing T_11_25.sp4_h_r_25 <X> T_11_25.lc_trk_g2_1
 (16 8)  (562 408)  (562 408)  routing T_11_25.sp4_h_r_25 <X> T_11_25.lc_trk_g2_1
 (17 8)  (563 408)  (563 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (575 408)  (575 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 408)  (576 408)  routing T_11_25.lc_trk_g0_7 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 408)  (577 408)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 408)  (580 408)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (39 8)  (585 408)  (585 408)  LC_4 Logic Functioning bit
 (50 8)  (596 408)  (596 408)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (551 409)  (551 409)  routing T_11_25.sp4_v_t_38 <X> T_11_25.sp4_v_b_6
 (15 9)  (561 409)  (561 409)  routing T_11_25.sp4_v_t_29 <X> T_11_25.lc_trk_g2_0
 (16 9)  (562 409)  (562 409)  routing T_11_25.sp4_v_t_29 <X> T_11_25.lc_trk_g2_0
 (17 9)  (563 409)  (563 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (564 409)  (564 409)  routing T_11_25.sp4_h_r_25 <X> T_11_25.lc_trk_g2_1
 (29 9)  (575 409)  (575 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 409)  (576 409)  routing T_11_25.lc_trk_g0_7 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 409)  (577 409)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (7 10)  (553 410)  (553 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (554 410)  (554 410)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_h_l_42
 (10 10)  (556 410)  (556 410)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_h_l_42
 (12 10)  (558 410)  (558 410)  routing T_11_25.sp4_v_t_39 <X> T_11_25.sp4_h_l_45
 (16 10)  (562 410)  (562 410)  routing T_11_25.sp4_v_t_16 <X> T_11_25.lc_trk_g2_5
 (17 10)  (563 410)  (563 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 410)  (564 410)  routing T_11_25.sp4_v_t_16 <X> T_11_25.lc_trk_g2_5
 (22 10)  (568 410)  (568 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 410)  (569 410)  routing T_11_25.sp4_h_r_31 <X> T_11_25.lc_trk_g2_7
 (24 10)  (570 410)  (570 410)  routing T_11_25.sp4_h_r_31 <X> T_11_25.lc_trk_g2_7
 (32 10)  (578 410)  (578 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 410)  (579 410)  routing T_11_25.lc_trk_g2_0 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (42 10)  (588 410)  (588 410)  LC_5 Logic Functioning bit
 (43 10)  (589 410)  (589 410)  LC_5 Logic Functioning bit
 (48 10)  (594 410)  (594 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (596 410)  (596 410)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (557 411)  (557 411)  routing T_11_25.sp4_v_t_39 <X> T_11_25.sp4_h_l_45
 (13 11)  (559 411)  (559 411)  routing T_11_25.sp4_v_t_39 <X> T_11_25.sp4_h_l_45
 (14 11)  (560 411)  (560 411)  routing T_11_25.sp4_r_v_b_36 <X> T_11_25.lc_trk_g2_4
 (17 11)  (563 411)  (563 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (567 411)  (567 411)  routing T_11_25.sp4_h_r_31 <X> T_11_25.lc_trk_g2_7
 (22 11)  (568 411)  (568 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (42 11)  (588 411)  (588 411)  LC_5 Logic Functioning bit
 (43 11)  (589 411)  (589 411)  LC_5 Logic Functioning bit
 (17 12)  (563 412)  (563 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (568 412)  (568 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (573 412)  (573 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 412)  (574 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 412)  (575 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 412)  (576 412)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 412)  (578 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 412)  (579 412)  routing T_11_25.lc_trk_g2_1 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 412)  (584 412)  LC_6 Logic Functioning bit
 (45 12)  (591 412)  (591 412)  LC_6 Logic Functioning bit
 (50 12)  (596 412)  (596 412)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (567 413)  (567 413)  routing T_11_25.sp4_r_v_b_43 <X> T_11_25.lc_trk_g3_3
 (27 13)  (573 413)  (573 413)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 413)  (574 413)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 413)  (575 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 413)  (576 413)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 413)  (582 413)  LC_6 Logic Functioning bit
 (38 13)  (584 413)  (584 413)  LC_6 Logic Functioning bit
 (39 13)  (585 413)  (585 413)  LC_6 Logic Functioning bit
 (41 13)  (587 413)  (587 413)  LC_6 Logic Functioning bit
 (43 13)  (589 413)  (589 413)  LC_6 Logic Functioning bit
 (48 13)  (594 413)  (594 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (571 414)  (571 414)  routing T_11_25.wire_logic_cluster/lc_6/out <X> T_11_25.lc_trk_g3_6
 (26 14)  (572 414)  (572 414)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 414)  (573 414)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 414)  (574 414)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 414)  (575 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 414)  (577 414)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 414)  (580 414)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 414)  (583 414)  LC_7 Logic Functioning bit
 (41 14)  (587 414)  (587 414)  LC_7 Logic Functioning bit
 (42 14)  (588 414)  (588 414)  LC_7 Logic Functioning bit
 (43 14)  (589 414)  (589 414)  LC_7 Logic Functioning bit
 (45 14)  (591 414)  (591 414)  LC_7 Logic Functioning bit
 (51 14)  (597 414)  (597 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (598 414)  (598 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (599 414)  (599 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (568 415)  (568 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 415)  (572 415)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 415)  (574 415)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 415)  (575 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 415)  (578 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 415)  (580 415)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.input_2_7
 (37 15)  (583 415)  (583 415)  LC_7 Logic Functioning bit
 (42 15)  (588 415)  (588 415)  LC_7 Logic Functioning bit
 (48 15)  (594 415)  (594 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_25

 (26 0)  (626 400)  (626 400)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 400)  (628 400)  routing T_12_25.lc_trk_g2_1 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 400)  (629 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 400)  (632 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 400)  (636 400)  LC_0 Logic Functioning bit
 (41 0)  (641 400)  (641 400)  LC_0 Logic Functioning bit
 (44 0)  (644 400)  (644 400)  LC_0 Logic Functioning bit
 (48 0)  (648 400)  (648 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (626 401)  (626 401)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 401)  (627 401)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 401)  (629 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (39 1)  (639 401)  (639 401)  LC_0 Logic Functioning bit
 (42 1)  (642 401)  (642 401)  LC_0 Logic Functioning bit
 (49 1)  (649 401)  (649 401)  Carry_In_Mux bit 

 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (617 402)  (617 402)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 402)  (618 402)  routing T_12_25.bnr_op_5 <X> T_12_25.lc_trk_g0_5
 (25 2)  (625 402)  (625 402)  routing T_12_25.bnr_op_6 <X> T_12_25.lc_trk_g0_6
 (27 2)  (627 402)  (627 402)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 402)  (628 402)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 402)  (629 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 402)  (630 402)  routing T_12_25.lc_trk_g3_5 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (39 2)  (639 402)  (639 402)  LC_1 Logic Functioning bit
 (41 2)  (641 402)  (641 402)  LC_1 Logic Functioning bit
 (42 2)  (642 402)  (642 402)  LC_1 Logic Functioning bit
 (44 2)  (644 402)  (644 402)  LC_1 Logic Functioning bit
 (0 3)  (600 403)  (600 403)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (18 3)  (618 403)  (618 403)  routing T_12_25.bnr_op_5 <X> T_12_25.lc_trk_g0_5
 (22 3)  (622 403)  (622 403)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 403)  (625 403)  routing T_12_25.bnr_op_6 <X> T_12_25.lc_trk_g0_6
 (36 3)  (636 403)  (636 403)  LC_1 Logic Functioning bit
 (39 3)  (639 403)  (639 403)  LC_1 Logic Functioning bit
 (41 3)  (641 403)  (641 403)  LC_1 Logic Functioning bit
 (42 3)  (642 403)  (642 403)  LC_1 Logic Functioning bit
 (8 4)  (608 404)  (608 404)  routing T_12_25.sp4_h_l_45 <X> T_12_25.sp4_h_r_4
 (10 4)  (610 404)  (610 404)  routing T_12_25.sp4_h_l_45 <X> T_12_25.sp4_h_r_4
 (21 4)  (621 404)  (621 404)  routing T_12_25.bnr_op_3 <X> T_12_25.lc_trk_g1_3
 (22 4)  (622 404)  (622 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (627 404)  (627 404)  routing T_12_25.lc_trk_g1_0 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (39 4)  (639 404)  (639 404)  LC_2 Logic Functioning bit
 (41 4)  (641 404)  (641 404)  LC_2 Logic Functioning bit
 (42 4)  (642 404)  (642 404)  LC_2 Logic Functioning bit
 (44 4)  (644 404)  (644 404)  LC_2 Logic Functioning bit
 (48 4)  (648 404)  (648 404)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (13 5)  (613 405)  (613 405)  routing T_12_25.sp4_v_t_37 <X> T_12_25.sp4_h_r_5
 (15 5)  (615 405)  (615 405)  routing T_12_25.sp4_v_t_5 <X> T_12_25.lc_trk_g1_0
 (16 5)  (616 405)  (616 405)  routing T_12_25.sp4_v_t_5 <X> T_12_25.lc_trk_g1_0
 (17 5)  (617 405)  (617 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (621 405)  (621 405)  routing T_12_25.bnr_op_3 <X> T_12_25.lc_trk_g1_3
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (39 5)  (639 405)  (639 405)  LC_2 Logic Functioning bit
 (41 5)  (641 405)  (641 405)  LC_2 Logic Functioning bit
 (42 5)  (642 405)  (642 405)  LC_2 Logic Functioning bit
 (5 6)  (605 406)  (605 406)  routing T_12_25.sp4_v_t_38 <X> T_12_25.sp4_h_l_38
 (15 6)  (615 406)  (615 406)  routing T_12_25.lft_op_5 <X> T_12_25.lc_trk_g1_5
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 406)  (618 406)  routing T_12_25.lft_op_5 <X> T_12_25.lc_trk_g1_5
 (22 6)  (622 406)  (622 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (629 406)  (629 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 406)  (630 406)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 406)  (636 406)  LC_3 Logic Functioning bit
 (39 6)  (639 406)  (639 406)  LC_3 Logic Functioning bit
 (41 6)  (641 406)  (641 406)  LC_3 Logic Functioning bit
 (42 6)  (642 406)  (642 406)  LC_3 Logic Functioning bit
 (44 6)  (644 406)  (644 406)  LC_3 Logic Functioning bit
 (6 7)  (606 407)  (606 407)  routing T_12_25.sp4_v_t_38 <X> T_12_25.sp4_h_l_38
 (21 7)  (621 407)  (621 407)  routing T_12_25.sp4_r_v_b_31 <X> T_12_25.lc_trk_g1_7
 (22 7)  (622 407)  (622 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (30 7)  (630 407)  (630 407)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 407)  (636 407)  LC_3 Logic Functioning bit
 (39 7)  (639 407)  (639 407)  LC_3 Logic Functioning bit
 (41 7)  (641 407)  (641 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (17 8)  (617 408)  (617 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (622 408)  (622 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (626 408)  (626 408)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 408)  (628 408)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 408)  (636 408)  LC_4 Logic Functioning bit
 (41 8)  (641 408)  (641 408)  LC_4 Logic Functioning bit
 (44 8)  (644 408)  (644 408)  LC_4 Logic Functioning bit
 (53 8)  (653 408)  (653 408)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (608 409)  (608 409)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_v_b_7
 (21 9)  (621 409)  (621 409)  routing T_12_25.sp4_r_v_b_35 <X> T_12_25.lc_trk_g2_3
 (26 9)  (626 409)  (626 409)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 409)  (627 409)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 409)  (630 409)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (39 9)  (639 409)  (639 409)  LC_4 Logic Functioning bit
 (42 9)  (642 409)  (642 409)  LC_4 Logic Functioning bit
 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (621 410)  (621 410)  routing T_12_25.wire_logic_cluster/lc_7/out <X> T_12_25.lc_trk_g2_7
 (22 10)  (622 410)  (622 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 410)  (626 410)  routing T_12_25.lc_trk_g0_5 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 410)  (627 410)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 410)  (636 410)  LC_5 Logic Functioning bit
 (41 10)  (641 410)  (641 410)  LC_5 Logic Functioning bit
 (44 10)  (644 410)  (644 410)  LC_5 Logic Functioning bit
 (29 11)  (629 411)  (629 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 411)  (630 411)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (39 11)  (639 411)  (639 411)  LC_5 Logic Functioning bit
 (42 11)  (642 411)  (642 411)  LC_5 Logic Functioning bit
 (52 11)  (652 411)  (652 411)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (9 12)  (609 412)  (609 412)  routing T_12_25.sp4_v_t_47 <X> T_12_25.sp4_h_r_10
 (21 12)  (621 412)  (621 412)  routing T_12_25.sp4_v_t_22 <X> T_12_25.lc_trk_g3_3
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 412)  (623 412)  routing T_12_25.sp4_v_t_22 <X> T_12_25.lc_trk_g3_3
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 412)  (630 412)  routing T_12_25.lc_trk_g0_5 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 412)  (636 412)  LC_6 Logic Functioning bit
 (41 12)  (641 412)  (641 412)  LC_6 Logic Functioning bit
 (21 13)  (621 413)  (621 413)  routing T_12_25.sp4_v_t_22 <X> T_12_25.lc_trk_g3_3
 (26 13)  (626 413)  (626 413)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 413)  (627 413)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 413)  (628 413)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 413)  (629 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (38 13)  (638 413)  (638 413)  LC_6 Logic Functioning bit
 (43 13)  (643 413)  (643 413)  LC_6 Logic Functioning bit
 (52 13)  (652 413)  (652 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (605 414)  (605 414)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_44
 (17 14)  (617 414)  (617 414)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 414)  (618 414)  routing T_12_25.bnl_op_5 <X> T_12_25.lc_trk_g3_5
 (22 14)  (622 414)  (622 414)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 414)  (624 414)  routing T_12_25.tnr_op_7 <X> T_12_25.lc_trk_g3_7
 (26 14)  (626 414)  (626 414)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 414)  (627 414)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 414)  (629 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 414)  (630 414)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 414)  (631 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 414)  (632 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 414)  (633 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 414)  (634 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 414)  (635 414)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.input_2_7
 (37 14)  (637 414)  (637 414)  LC_7 Logic Functioning bit
 (38 14)  (638 414)  (638 414)  LC_7 Logic Functioning bit
 (41 14)  (641 414)  (641 414)  LC_7 Logic Functioning bit
 (45 14)  (645 414)  (645 414)  LC_7 Logic Functioning bit
 (6 15)  (606 415)  (606 415)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_h_l_44
 (18 15)  (618 415)  (618 415)  routing T_12_25.bnl_op_5 <X> T_12_25.lc_trk_g3_5
 (26 15)  (626 415)  (626 415)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 415)  (628 415)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 415)  (631 415)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 415)  (632 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (634 415)  (634 415)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.input_2_7
 (35 15)  (635 415)  (635 415)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.input_2_7
 (37 15)  (637 415)  (637 415)  LC_7 Logic Functioning bit
 (39 15)  (639 415)  (639 415)  LC_7 Logic Functioning bit
 (40 15)  (640 415)  (640 415)  LC_7 Logic Functioning bit


LogicTile_13_25

 (15 0)  (669 400)  (669 400)  routing T_13_25.top_op_1 <X> T_13_25.lc_trk_g0_1
 (17 0)  (671 400)  (671 400)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (676 400)  (676 400)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 400)  (678 400)  routing T_13_25.top_op_3 <X> T_13_25.lc_trk_g0_3
 (29 0)  (683 400)  (683 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 400)  (686 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 400)  (688 400)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 400)  (690 400)  LC_0 Logic Functioning bit
 (37 0)  (691 400)  (691 400)  LC_0 Logic Functioning bit
 (38 0)  (692 400)  (692 400)  LC_0 Logic Functioning bit
 (39 0)  (693 400)  (693 400)  LC_0 Logic Functioning bit
 (41 0)  (695 400)  (695 400)  LC_0 Logic Functioning bit
 (43 0)  (697 400)  (697 400)  LC_0 Logic Functioning bit
 (14 1)  (668 401)  (668 401)  routing T_13_25.top_op_0 <X> T_13_25.lc_trk_g0_0
 (15 1)  (669 401)  (669 401)  routing T_13_25.top_op_0 <X> T_13_25.lc_trk_g0_0
 (17 1)  (671 401)  (671 401)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 401)  (672 401)  routing T_13_25.top_op_1 <X> T_13_25.lc_trk_g0_1
 (21 1)  (675 401)  (675 401)  routing T_13_25.top_op_3 <X> T_13_25.lc_trk_g0_3
 (29 1)  (683 401)  (683 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 401)  (685 401)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 401)  (690 401)  LC_0 Logic Functioning bit
 (37 1)  (691 401)  (691 401)  LC_0 Logic Functioning bit
 (38 1)  (692 401)  (692 401)  LC_0 Logic Functioning bit
 (39 1)  (693 401)  (693 401)  LC_0 Logic Functioning bit
 (5 2)  (659 402)  (659 402)  routing T_13_25.sp4_v_t_37 <X> T_13_25.sp4_h_l_37
 (8 2)  (662 402)  (662 402)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_h_l_36
 (9 2)  (663 402)  (663 402)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_h_l_36
 (10 2)  (664 402)  (664 402)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_h_l_36
 (15 2)  (669 402)  (669 402)  routing T_13_25.top_op_5 <X> T_13_25.lc_trk_g0_5
 (17 2)  (671 402)  (671 402)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (31 2)  (685 402)  (685 402)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 402)  (686 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 402)  (688 402)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 402)  (690 402)  LC_1 Logic Functioning bit
 (37 2)  (691 402)  (691 402)  LC_1 Logic Functioning bit
 (38 2)  (692 402)  (692 402)  LC_1 Logic Functioning bit
 (39 2)  (693 402)  (693 402)  LC_1 Logic Functioning bit
 (43 2)  (697 402)  (697 402)  LC_1 Logic Functioning bit
 (48 2)  (702 402)  (702 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (704 402)  (704 402)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (705 402)  (705 402)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (706 402)  (706 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (707 402)  (707 402)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (6 3)  (660 403)  (660 403)  routing T_13_25.sp4_v_t_37 <X> T_13_25.sp4_h_l_37
 (15 3)  (669 403)  (669 403)  routing T_13_25.bot_op_4 <X> T_13_25.lc_trk_g0_4
 (17 3)  (671 403)  (671 403)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (672 403)  (672 403)  routing T_13_25.top_op_5 <X> T_13_25.lc_trk_g0_5
 (22 3)  (676 403)  (676 403)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 403)  (678 403)  routing T_13_25.top_op_6 <X> T_13_25.lc_trk_g0_6
 (25 3)  (679 403)  (679 403)  routing T_13_25.top_op_6 <X> T_13_25.lc_trk_g0_6
 (26 3)  (680 403)  (680 403)  routing T_13_25.lc_trk_g0_3 <X> T_13_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 403)  (683 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 403)  (690 403)  LC_1 Logic Functioning bit
 (37 3)  (691 403)  (691 403)  LC_1 Logic Functioning bit
 (38 3)  (692 403)  (692 403)  LC_1 Logic Functioning bit
 (39 3)  (693 403)  (693 403)  LC_1 Logic Functioning bit
 (42 3)  (696 403)  (696 403)  LC_1 Logic Functioning bit
 (21 4)  (675 404)  (675 404)  routing T_13_25.wire_logic_cluster/lc_3/out <X> T_13_25.lc_trk_g1_3
 (22 4)  (676 404)  (676 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 404)  (680 404)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 404)  (682 404)  routing T_13_25.lc_trk_g2_5 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 404)  (683 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 404)  (684 404)  routing T_13_25.lc_trk_g2_5 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 404)  (686 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 404)  (689 404)  routing T_13_25.lc_trk_g2_4 <X> T_13_25.input_2_2
 (37 4)  (691 404)  (691 404)  LC_2 Logic Functioning bit
 (22 5)  (676 405)  (676 405)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 405)  (678 405)  routing T_13_25.top_op_2 <X> T_13_25.lc_trk_g1_2
 (25 5)  (679 405)  (679 405)  routing T_13_25.top_op_2 <X> T_13_25.lc_trk_g1_2
 (27 5)  (681 405)  (681 405)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 405)  (683 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 405)  (685 405)  routing T_13_25.lc_trk_g0_3 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 405)  (686 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 405)  (687 405)  routing T_13_25.lc_trk_g2_4 <X> T_13_25.input_2_2
 (37 5)  (691 405)  (691 405)  LC_2 Logic Functioning bit
 (39 5)  (693 405)  (693 405)  LC_2 Logic Functioning bit
 (40 5)  (694 405)  (694 405)  LC_2 Logic Functioning bit
 (42 5)  (696 405)  (696 405)  LC_2 Logic Functioning bit
 (48 5)  (702 405)  (702 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (671 406)  (671 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 406)  (672 406)  routing T_13_25.wire_logic_cluster/lc_5/out <X> T_13_25.lc_trk_g1_5
 (22 6)  (676 406)  (676 406)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 406)  (678 406)  routing T_13_25.top_op_7 <X> T_13_25.lc_trk_g1_7
 (28 6)  (682 406)  (682 406)  routing T_13_25.lc_trk_g2_2 <X> T_13_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 406)  (683 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 406)  (685 406)  routing T_13_25.lc_trk_g0_4 <X> T_13_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 406)  (686 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (14 7)  (668 407)  (668 407)  routing T_13_25.top_op_4 <X> T_13_25.lc_trk_g1_4
 (15 7)  (669 407)  (669 407)  routing T_13_25.top_op_4 <X> T_13_25.lc_trk_g1_4
 (17 7)  (671 407)  (671 407)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 407)  (675 407)  routing T_13_25.top_op_7 <X> T_13_25.lc_trk_g1_7
 (26 7)  (680 407)  (680 407)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 407)  (681 407)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 407)  (682 407)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 407)  (683 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 407)  (684 407)  routing T_13_25.lc_trk_g2_2 <X> T_13_25.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 407)  (694 407)  LC_3 Logic Functioning bit
 (42 7)  (696 407)  (696 407)  LC_3 Logic Functioning bit
 (26 8)  (680 408)  (680 408)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 408)  (681 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 408)  (682 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 408)  (683 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 408)  (684 408)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 408)  (685 408)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 408)  (686 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 408)  (687 408)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 408)  (688 408)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 408)  (691 408)  LC_4 Logic Functioning bit
 (50 8)  (704 408)  (704 408)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (706 408)  (706 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (676 409)  (676 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (681 409)  (681 409)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 409)  (682 409)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 409)  (683 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 409)  (685 409)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 409)  (690 409)  LC_4 Logic Functioning bit
 (43 9)  (697 409)  (697 409)  LC_4 Logic Functioning bit
 (7 10)  (661 410)  (661 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (662 410)  (662 410)  routing T_13_25.sp4_v_t_36 <X> T_13_25.sp4_h_l_42
 (9 10)  (663 410)  (663 410)  routing T_13_25.sp4_v_t_36 <X> T_13_25.sp4_h_l_42
 (10 10)  (664 410)  (664 410)  routing T_13_25.sp4_v_t_36 <X> T_13_25.sp4_h_l_42
 (15 10)  (669 410)  (669 410)  routing T_13_25.rgt_op_5 <X> T_13_25.lc_trk_g2_5
 (17 10)  (671 410)  (671 410)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 410)  (672 410)  routing T_13_25.rgt_op_5 <X> T_13_25.lc_trk_g2_5
 (21 10)  (675 410)  (675 410)  routing T_13_25.sp4_v_t_26 <X> T_13_25.lc_trk_g2_7
 (22 10)  (676 410)  (676 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 410)  (677 410)  routing T_13_25.sp4_v_t_26 <X> T_13_25.lc_trk_g2_7
 (26 10)  (680 410)  (680 410)  routing T_13_25.lc_trk_g0_5 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 410)  (683 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 410)  (684 410)  routing T_13_25.lc_trk_g0_6 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 410)  (685 410)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 410)  (686 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 410)  (688 410)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 410)  (689 410)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.input_2_5
 (36 10)  (690 410)  (690 410)  LC_5 Logic Functioning bit
 (37 10)  (691 410)  (691 410)  LC_5 Logic Functioning bit
 (38 10)  (692 410)  (692 410)  LC_5 Logic Functioning bit
 (39 10)  (693 410)  (693 410)  LC_5 Logic Functioning bit
 (41 10)  (695 410)  (695 410)  LC_5 Logic Functioning bit
 (42 10)  (696 410)  (696 410)  LC_5 Logic Functioning bit
 (43 10)  (697 410)  (697 410)  LC_5 Logic Functioning bit
 (15 11)  (669 411)  (669 411)  routing T_13_25.tnr_op_4 <X> T_13_25.lc_trk_g2_4
 (17 11)  (671 411)  (671 411)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (675 411)  (675 411)  routing T_13_25.sp4_v_t_26 <X> T_13_25.lc_trk_g2_7
 (29 11)  (683 411)  (683 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 411)  (684 411)  routing T_13_25.lc_trk_g0_6 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 411)  (685 411)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 411)  (686 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 411)  (688 411)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.input_2_5
 (36 11)  (690 411)  (690 411)  LC_5 Logic Functioning bit
 (37 11)  (691 411)  (691 411)  LC_5 Logic Functioning bit
 (38 11)  (692 411)  (692 411)  LC_5 Logic Functioning bit
 (39 11)  (693 411)  (693 411)  LC_5 Logic Functioning bit
 (40 11)  (694 411)  (694 411)  LC_5 Logic Functioning bit
 (41 11)  (695 411)  (695 411)  LC_5 Logic Functioning bit
 (42 11)  (696 411)  (696 411)  LC_5 Logic Functioning bit
 (43 11)  (697 411)  (697 411)  LC_5 Logic Functioning bit
 (48 11)  (702 411)  (702 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (32 12)  (686 412)  (686 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 412)  (690 412)  LC_6 Logic Functioning bit
 (37 12)  (691 412)  (691 412)  LC_6 Logic Functioning bit
 (38 12)  (692 412)  (692 412)  LC_6 Logic Functioning bit
 (39 12)  (693 412)  (693 412)  LC_6 Logic Functioning bit
 (42 12)  (696 412)  (696 412)  LC_6 Logic Functioning bit
 (43 12)  (697 412)  (697 412)  LC_6 Logic Functioning bit
 (50 12)  (704 412)  (704 412)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (676 413)  (676 413)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 413)  (678 413)  routing T_13_25.tnr_op_2 <X> T_13_25.lc_trk_g3_2
 (31 13)  (685 413)  (685 413)  routing T_13_25.lc_trk_g0_3 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 413)  (690 413)  LC_6 Logic Functioning bit
 (37 13)  (691 413)  (691 413)  LC_6 Logic Functioning bit
 (38 13)  (692 413)  (692 413)  LC_6 Logic Functioning bit
 (39 13)  (693 413)  (693 413)  LC_6 Logic Functioning bit
 (42 13)  (696 413)  (696 413)  LC_6 Logic Functioning bit
 (43 13)  (697 413)  (697 413)  LC_6 Logic Functioning bit
 (4 14)  (658 414)  (658 414)  routing T_13_25.sp4_h_r_9 <X> T_13_25.sp4_v_t_44
 (5 14)  (659 414)  (659 414)  routing T_13_25.sp4_v_t_38 <X> T_13_25.sp4_h_l_44
 (14 14)  (668 414)  (668 414)  routing T_13_25.rgt_op_4 <X> T_13_25.lc_trk_g3_4
 (15 14)  (669 414)  (669 414)  routing T_13_25.sp12_v_t_2 <X> T_13_25.lc_trk_g3_5
 (17 14)  (671 414)  (671 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (672 414)  (672 414)  routing T_13_25.sp12_v_t_2 <X> T_13_25.lc_trk_g3_5
 (25 14)  (679 414)  (679 414)  routing T_13_25.wire_logic_cluster/lc_6/out <X> T_13_25.lc_trk_g3_6
 (26 14)  (680 414)  (680 414)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 414)  (681 414)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 414)  (683 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 414)  (685 414)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 414)  (686 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 414)  (687 414)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 414)  (688 414)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 414)  (690 414)  LC_7 Logic Functioning bit
 (38 14)  (692 414)  (692 414)  LC_7 Logic Functioning bit
 (41 14)  (695 414)  (695 414)  LC_7 Logic Functioning bit
 (43 14)  (697 414)  (697 414)  LC_7 Logic Functioning bit
 (46 14)  (700 414)  (700 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (704 414)  (704 414)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (658 415)  (658 415)  routing T_13_25.sp4_v_t_38 <X> T_13_25.sp4_h_l_44
 (5 15)  (659 415)  (659 415)  routing T_13_25.sp4_h_r_9 <X> T_13_25.sp4_v_t_44
 (6 15)  (660 415)  (660 415)  routing T_13_25.sp4_v_t_38 <X> T_13_25.sp4_h_l_44
 (8 15)  (662 415)  (662 415)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_v_t_47
 (10 15)  (664 415)  (664 415)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_v_t_47
 (15 15)  (669 415)  (669 415)  routing T_13_25.rgt_op_4 <X> T_13_25.lc_trk_g3_4
 (17 15)  (671 415)  (671 415)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (672 415)  (672 415)  routing T_13_25.sp12_v_t_2 <X> T_13_25.lc_trk_g3_5
 (22 15)  (676 415)  (676 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 415)  (680 415)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 415)  (682 415)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 415)  (683 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 415)  (684 415)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 415)  (690 415)  LC_7 Logic Functioning bit
 (37 15)  (691 415)  (691 415)  LC_7 Logic Functioning bit
 (39 15)  (693 415)  (693 415)  LC_7 Logic Functioning bit
 (40 15)  (694 415)  (694 415)  LC_7 Logic Functioning bit
 (42 15)  (696 415)  (696 415)  LC_7 Logic Functioning bit


LogicTile_14_25

 (14 0)  (722 400)  (722 400)  routing T_14_25.lft_op_0 <X> T_14_25.lc_trk_g0_0
 (21 0)  (729 400)  (729 400)  routing T_14_25.wire_logic_cluster/lc_3/out <X> T_14_25.lc_trk_g0_3
 (22 0)  (730 400)  (730 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 400)  (733 400)  routing T_14_25.sp4_v_b_10 <X> T_14_25.lc_trk_g0_2
 (26 0)  (734 400)  (734 400)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 400)  (735 400)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 400)  (739 400)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 400)  (742 400)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 400)  (744 400)  LC_0 Logic Functioning bit
 (38 0)  (746 400)  (746 400)  LC_0 Logic Functioning bit
 (41 0)  (749 400)  (749 400)  LC_0 Logic Functioning bit
 (43 0)  (751 400)  (751 400)  LC_0 Logic Functioning bit
 (15 1)  (723 401)  (723 401)  routing T_14_25.lft_op_0 <X> T_14_25.lc_trk_g0_0
 (17 1)  (725 401)  (725 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 401)  (730 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 401)  (731 401)  routing T_14_25.sp4_v_b_10 <X> T_14_25.lc_trk_g0_2
 (25 1)  (733 401)  (733 401)  routing T_14_25.sp4_v_b_10 <X> T_14_25.lc_trk_g0_2
 (26 1)  (734 401)  (734 401)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 401)  (737 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 401)  (738 401)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (37 1)  (745 401)  (745 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (40 1)  (748 401)  (748 401)  LC_0 Logic Functioning bit
 (41 1)  (749 401)  (749 401)  LC_0 Logic Functioning bit
 (42 1)  (750 401)  (750 401)  LC_0 Logic Functioning bit
 (43 1)  (751 401)  (751 401)  LC_0 Logic Functioning bit
 (0 2)  (708 402)  (708 402)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 402)  (723 402)  routing T_14_25.lft_op_5 <X> T_14_25.lc_trk_g0_5
 (17 2)  (725 402)  (725 402)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 402)  (726 402)  routing T_14_25.lft_op_5 <X> T_14_25.lc_trk_g0_5
 (25 2)  (733 402)  (733 402)  routing T_14_25.sp4_v_b_6 <X> T_14_25.lc_trk_g0_6
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 402)  (741 402)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 402)  (742 402)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (42 2)  (750 402)  (750 402)  LC_1 Logic Functioning bit
 (43 2)  (751 402)  (751 402)  LC_1 Logic Functioning bit
 (50 2)  (758 402)  (758 402)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 403)  (708 403)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (5 3)  (713 403)  (713 403)  routing T_14_25.sp4_h_l_37 <X> T_14_25.sp4_v_t_37
 (22 3)  (730 403)  (730 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 403)  (731 403)  routing T_14_25.sp4_v_b_6 <X> T_14_25.lc_trk_g0_6
 (26 3)  (734 403)  (734 403)  routing T_14_25.lc_trk_g0_3 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 403)  (739 403)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (40 3)  (748 403)  (748 403)  LC_1 Logic Functioning bit
 (42 3)  (750 403)  (750 403)  LC_1 Logic Functioning bit
 (43 3)  (751 403)  (751 403)  LC_1 Logic Functioning bit
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 404)  (738 404)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 404)  (739 404)  routing T_14_25.lc_trk_g0_5 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (750 404)  (750 404)  LC_2 Logic Functioning bit
 (45 4)  (753 404)  (753 404)  LC_2 Logic Functioning bit
 (46 4)  (754 404)  (754 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 404)  (758 404)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (760 404)  (760 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (730 405)  (730 405)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 405)  (732 405)  routing T_14_25.top_op_2 <X> T_14_25.lc_trk_g1_2
 (25 5)  (733 405)  (733 405)  routing T_14_25.top_op_2 <X> T_14_25.lc_trk_g1_2
 (26 5)  (734 405)  (734 405)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 405)  (737 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (14 6)  (722 406)  (722 406)  routing T_14_25.wire_logic_cluster/lc_4/out <X> T_14_25.lc_trk_g1_4
 (31 6)  (739 406)  (739 406)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (745 406)  (745 406)  LC_3 Logic Functioning bit
 (39 6)  (747 406)  (747 406)  LC_3 Logic Functioning bit
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (734 407)  (734 407)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 407)  (735 407)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 407)  (737 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 407)  (739 407)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 407)  (744 407)  LC_3 Logic Functioning bit
 (38 7)  (746 407)  (746 407)  LC_3 Logic Functioning bit
 (15 8)  (723 408)  (723 408)  routing T_14_25.tnl_op_1 <X> T_14_25.lc_trk_g2_1
 (17 8)  (725 408)  (725 408)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (733 408)  (733 408)  routing T_14_25.wire_logic_cluster/lc_2/out <X> T_14_25.lc_trk_g2_2
 (28 8)  (736 408)  (736 408)  routing T_14_25.lc_trk_g2_1 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 408)  (741 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 408)  (742 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 408)  (744 408)  LC_4 Logic Functioning bit
 (38 8)  (746 408)  (746 408)  LC_4 Logic Functioning bit
 (51 8)  (759 408)  (759 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 409)  (722 409)  routing T_14_25.tnl_op_0 <X> T_14_25.lc_trk_g2_0
 (15 9)  (723 409)  (723 409)  routing T_14_25.tnl_op_0 <X> T_14_25.lc_trk_g2_0
 (17 9)  (725 409)  (725 409)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (726 409)  (726 409)  routing T_14_25.tnl_op_1 <X> T_14_25.lc_trk_g2_1
 (22 9)  (730 409)  (730 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (736 409)  (736 409)  routing T_14_25.lc_trk_g2_0 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 409)  (737 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 409)  (739 409)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (4 10)  (712 410)  (712 410)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_v_t_43
 (6 10)  (714 410)  (714 410)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_v_t_43
 (7 10)  (715 410)  (715 410)  Column buffer control bit: LH_colbuf_cntl_3

 (9 10)  (717 410)  (717 410)  routing T_14_25.sp4_v_b_7 <X> T_14_25.sp4_h_l_42
 (17 10)  (725 410)  (725 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 410)  (726 410)  routing T_14_25.wire_logic_cluster/lc_5/out <X> T_14_25.lc_trk_g2_5
 (28 10)  (736 410)  (736 410)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 410)  (739 410)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 410)  (741 410)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 410)  (744 410)  LC_5 Logic Functioning bit
 (37 10)  (745 410)  (745 410)  LC_5 Logic Functioning bit
 (38 10)  (746 410)  (746 410)  LC_5 Logic Functioning bit
 (39 10)  (747 410)  (747 410)  LC_5 Logic Functioning bit
 (41 10)  (749 410)  (749 410)  LC_5 Logic Functioning bit
 (43 10)  (751 410)  (751 410)  LC_5 Logic Functioning bit
 (51 10)  (759 410)  (759 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (30 11)  (738 411)  (738 411)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 411)  (744 411)  LC_5 Logic Functioning bit
 (37 11)  (745 411)  (745 411)  LC_5 Logic Functioning bit
 (38 11)  (746 411)  (746 411)  LC_5 Logic Functioning bit
 (39 11)  (747 411)  (747 411)  LC_5 Logic Functioning bit
 (41 11)  (749 411)  (749 411)  LC_5 Logic Functioning bit
 (43 11)  (751 411)  (751 411)  LC_5 Logic Functioning bit
 (47 11)  (755 411)  (755 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (712 412)  (712 412)  routing T_14_25.sp4_v_t_36 <X> T_14_25.sp4_v_b_9
 (6 12)  (714 412)  (714 412)  routing T_14_25.sp4_v_t_36 <X> T_14_25.sp4_v_b_9
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 412)  (732 412)  routing T_14_25.tnl_op_3 <X> T_14_25.lc_trk_g3_3
 (21 13)  (729 413)  (729 413)  routing T_14_25.tnl_op_3 <X> T_14_25.lc_trk_g3_3
 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 413)  (732 413)  routing T_14_25.tnl_op_2 <X> T_14_25.lc_trk_g3_2
 (25 13)  (733 413)  (733 413)  routing T_14_25.tnl_op_2 <X> T_14_25.lc_trk_g3_2
 (0 14)  (708 414)  (708 414)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 414)  (709 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (714 414)  (714 414)  routing T_14_25.sp4_v_b_6 <X> T_14_25.sp4_v_t_44
 (15 14)  (723 414)  (723 414)  routing T_14_25.sp4_h_l_16 <X> T_14_25.lc_trk_g3_5
 (16 14)  (724 414)  (724 414)  routing T_14_25.sp4_h_l_16 <X> T_14_25.lc_trk_g3_5
 (17 14)  (725 414)  (725 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (29 14)  (737 414)  (737 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 414)  (738 414)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 414)  (740 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (52 14)  (760 414)  (760 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 415)  (708 415)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 415)  (709 415)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_7/s_r
 (3 15)  (711 415)  (711 415)  routing T_14_25.sp12_h_l_22 <X> T_14_25.sp12_v_t_22
 (5 15)  (713 415)  (713 415)  routing T_14_25.sp4_v_b_6 <X> T_14_25.sp4_v_t_44
 (18 15)  (726 415)  (726 415)  routing T_14_25.sp4_h_l_16 <X> T_14_25.lc_trk_g3_5
 (26 15)  (734 415)  (734 415)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 415)  (735 415)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 415)  (737 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 415)  (738 415)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 415)  (739 415)  routing T_14_25.lc_trk_g0_2 <X> T_14_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 415)  (745 415)  LC_7 Logic Functioning bit
 (39 15)  (747 415)  (747 415)  LC_7 Logic Functioning bit
 (47 15)  (755 415)  (755 415)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (759 415)  (759 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (760 415)  (760 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (761 415)  (761 415)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_25

 (28 0)  (790 400)  (790 400)  routing T_15_25.lc_trk_g2_1 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 400)  (793 400)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 400)  (795 400)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 400)  (798 400)  LC_0 Logic Functioning bit
 (38 0)  (800 400)  (800 400)  LC_0 Logic Functioning bit
 (31 1)  (793 401)  (793 401)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 401)  (798 401)  LC_0 Logic Functioning bit
 (38 1)  (800 401)  (800 401)  LC_0 Logic Functioning bit
 (51 1)  (813 401)  (813 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 404)  (785 404)  routing T_15_25.sp12_h_r_11 <X> T_15_25.lc_trk_g1_3
 (3 8)  (765 408)  (765 408)  routing T_15_25.sp12_v_t_22 <X> T_15_25.sp12_v_b_1
 (16 8)  (778 408)  (778 408)  routing T_15_25.sp4_v_b_33 <X> T_15_25.lc_trk_g2_1
 (17 8)  (779 408)  (779 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 408)  (780 408)  routing T_15_25.sp4_v_b_33 <X> T_15_25.lc_trk_g2_1
 (18 9)  (780 409)  (780 409)  routing T_15_25.sp4_v_b_33 <X> T_15_25.lc_trk_g2_1
 (6 10)  (768 410)  (768 410)  routing T_15_25.sp4_h_l_36 <X> T_15_25.sp4_v_t_43
 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (783 410)  (783 410)  routing T_15_25.sp4_h_l_34 <X> T_15_25.lc_trk_g2_7
 (22 10)  (784 410)  (784 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 410)  (785 410)  routing T_15_25.sp4_h_l_34 <X> T_15_25.lc_trk_g2_7
 (24 10)  (786 410)  (786 410)  routing T_15_25.sp4_h_l_34 <X> T_15_25.lc_trk_g2_7
 (26 10)  (788 410)  (788 410)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 410)  (793 410)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 410)  (795 410)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 410)  (798 410)  LC_5 Logic Functioning bit
 (37 10)  (799 410)  (799 410)  LC_5 Logic Functioning bit
 (38 10)  (800 410)  (800 410)  LC_5 Logic Functioning bit
 (39 10)  (801 410)  (801 410)  LC_5 Logic Functioning bit
 (41 10)  (803 410)  (803 410)  LC_5 Logic Functioning bit
 (43 10)  (805 410)  (805 410)  LC_5 Logic Functioning bit
 (14 11)  (776 411)  (776 411)  routing T_15_25.sp4_r_v_b_36 <X> T_15_25.lc_trk_g2_4
 (17 11)  (779 411)  (779 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (783 411)  (783 411)  routing T_15_25.sp4_h_l_34 <X> T_15_25.lc_trk_g2_7
 (26 11)  (788 411)  (788 411)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 411)  (790 411)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 411)  (792 411)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 411)  (798 411)  LC_5 Logic Functioning bit
 (38 11)  (800 411)  (800 411)  LC_5 Logic Functioning bit
 (47 11)  (809 411)  (809 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (27 12)  (789 412)  (789 412)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 412)  (790 412)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 412)  (792 412)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 412)  (793 412)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 412)  (795 412)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 412)  (803 412)  LC_6 Logic Functioning bit
 (43 12)  (805 412)  (805 412)  LC_6 Logic Functioning bit
 (52 12)  (814 412)  (814 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (30 13)  (792 413)  (792 413)  routing T_15_25.lc_trk_g3_6 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 413)  (793 413)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (41 13)  (803 413)  (803 413)  LC_6 Logic Functioning bit
 (43 13)  (805 413)  (805 413)  LC_6 Logic Functioning bit
 (22 15)  (784 415)  (784 415)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (785 415)  (785 415)  routing T_15_25.sp12_v_b_14 <X> T_15_25.lc_trk_g3_6


LogicTile_16_25

 (6 6)  (822 406)  (822 406)  routing T_16_25.sp4_h_l_47 <X> T_16_25.sp4_v_t_38
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3

 (6 14)  (822 414)  (822 414)  routing T_16_25.sp4_h_l_41 <X> T_16_25.sp4_v_t_44


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24

 (5 0)  (23 384)  (23 384)  routing T_1_24.sp4_v_b_0 <X> T_1_24.sp4_h_r_0
 (8 0)  (26 384)  (26 384)  routing T_1_24.sp4_v_b_1 <X> T_1_24.sp4_h_r_1
 (9 0)  (27 384)  (27 384)  routing T_1_24.sp4_v_b_1 <X> T_1_24.sp4_h_r_1
 (12 0)  (30 384)  (30 384)  routing T_1_24.sp4_v_b_8 <X> T_1_24.sp4_h_r_2
 (21 0)  (39 384)  (39 384)  routing T_1_24.sp4_h_r_19 <X> T_1_24.lc_trk_g0_3
 (22 0)  (40 384)  (40 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (41 384)  (41 384)  routing T_1_24.sp4_h_r_19 <X> T_1_24.lc_trk_g0_3
 (24 0)  (42 384)  (42 384)  routing T_1_24.sp4_h_r_19 <X> T_1_24.lc_trk_g0_3
 (27 0)  (45 384)  (45 384)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 384)  (46 384)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 384)  (47 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 384)  (48 384)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 384)  (49 384)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 384)  (50 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 384)  (51 384)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 384)  (54 384)  LC_0 Logic Functioning bit
 (37 0)  (55 384)  (55 384)  LC_0 Logic Functioning bit
 (39 0)  (57 384)  (57 384)  LC_0 Logic Functioning bit
 (41 0)  (59 384)  (59 384)  LC_0 Logic Functioning bit
 (43 0)  (61 384)  (61 384)  LC_0 Logic Functioning bit
 (6 1)  (24 385)  (24 385)  routing T_1_24.sp4_v_b_0 <X> T_1_24.sp4_h_r_0
 (11 1)  (29 385)  (29 385)  routing T_1_24.sp4_v_b_8 <X> T_1_24.sp4_h_r_2
 (13 1)  (31 385)  (31 385)  routing T_1_24.sp4_v_b_8 <X> T_1_24.sp4_h_r_2
 (15 1)  (33 385)  (33 385)  routing T_1_24.bot_op_0 <X> T_1_24.lc_trk_g0_0
 (17 1)  (35 385)  (35 385)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (39 385)  (39 385)  routing T_1_24.sp4_h_r_19 <X> T_1_24.lc_trk_g0_3
 (22 1)  (40 385)  (40 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 385)  (43 385)  routing T_1_24.sp4_r_v_b_33 <X> T_1_24.lc_trk_g0_2
 (26 1)  (44 385)  (44 385)  routing T_1_24.lc_trk_g0_2 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 385)  (47 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 385)  (48 385)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 385)  (50 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (52 385)  (52 385)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.input_2_0
 (35 1)  (53 385)  (53 385)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.input_2_0
 (36 1)  (54 385)  (54 385)  LC_0 Logic Functioning bit
 (37 1)  (55 385)  (55 385)  LC_0 Logic Functioning bit
 (39 1)  (57 385)  (57 385)  LC_0 Logic Functioning bit
 (0 2)  (18 386)  (18 386)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (20 386)  (20 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (31 386)  (31 386)  routing T_1_24.sp4_v_b_2 <X> T_1_24.sp4_v_t_39
 (14 2)  (32 386)  (32 386)  routing T_1_24.sp4_h_l_1 <X> T_1_24.lc_trk_g0_4
 (22 2)  (40 386)  (40 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (43 386)  (43 386)  routing T_1_24.wire_logic_cluster/lc_6/out <X> T_1_24.lc_trk_g0_6
 (26 2)  (44 386)  (44 386)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 386)  (46 386)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 386)  (47 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 386)  (48 386)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 386)  (50 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 386)  (51 386)  routing T_1_24.lc_trk_g2_2 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 386)  (54 386)  LC_1 Logic Functioning bit
 (37 2)  (55 386)  (55 386)  LC_1 Logic Functioning bit
 (43 2)  (61 386)  (61 386)  LC_1 Logic Functioning bit
 (50 2)  (68 386)  (68 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 387)  (18 387)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (15 3)  (33 387)  (33 387)  routing T_1_24.sp4_h_l_1 <X> T_1_24.lc_trk_g0_4
 (16 3)  (34 387)  (34 387)  routing T_1_24.sp4_h_l_1 <X> T_1_24.lc_trk_g0_4
 (17 3)  (35 387)  (35 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (39 387)  (39 387)  routing T_1_24.sp4_r_v_b_31 <X> T_1_24.lc_trk_g0_7
 (22 3)  (40 387)  (40 387)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (44 387)  (44 387)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 387)  (45 387)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 387)  (46 387)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 387)  (47 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 387)  (48 387)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 387)  (49 387)  routing T_1_24.lc_trk_g2_2 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 387)  (54 387)  LC_1 Logic Functioning bit
 (37 3)  (55 387)  (55 387)  LC_1 Logic Functioning bit
 (38 3)  (56 387)  (56 387)  LC_1 Logic Functioning bit
 (41 3)  (59 387)  (59 387)  LC_1 Logic Functioning bit
 (42 3)  (60 387)  (60 387)  LC_1 Logic Functioning bit
 (17 4)  (35 388)  (35 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (39 388)  (39 388)  routing T_1_24.wire_logic_cluster/lc_3/out <X> T_1_24.lc_trk_g1_3
 (22 4)  (40 388)  (40 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 388)  (43 388)  routing T_1_24.wire_logic_cluster/lc_2/out <X> T_1_24.lc_trk_g1_2
 (26 4)  (44 388)  (44 388)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 388)  (45 388)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 388)  (47 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 388)  (49 388)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 388)  (50 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (54 388)  (54 388)  LC_2 Logic Functioning bit
 (38 4)  (56 388)  (56 388)  LC_2 Logic Functioning bit
 (41 4)  (59 388)  (59 388)  LC_2 Logic Functioning bit
 (43 4)  (61 388)  (61 388)  LC_2 Logic Functioning bit
 (45 4)  (63 388)  (63 388)  LC_2 Logic Functioning bit
 (14 5)  (32 389)  (32 389)  routing T_1_24.sp12_h_r_16 <X> T_1_24.lc_trk_g1_0
 (16 5)  (34 389)  (34 389)  routing T_1_24.sp12_h_r_16 <X> T_1_24.lc_trk_g1_0
 (17 5)  (35 389)  (35 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (36 389)  (36 389)  routing T_1_24.sp4_r_v_b_25 <X> T_1_24.lc_trk_g1_1
 (22 5)  (40 389)  (40 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (45 389)  (45 389)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 389)  (46 389)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 389)  (47 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 389)  (48 389)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 389)  (49 389)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (55 389)  (55 389)  LC_2 Logic Functioning bit
 (39 5)  (57 389)  (57 389)  LC_2 Logic Functioning bit
 (41 5)  (59 389)  (59 389)  LC_2 Logic Functioning bit
 (43 5)  (61 389)  (61 389)  LC_2 Logic Functioning bit
 (48 5)  (66 389)  (66 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (39 390)  (39 390)  routing T_1_24.wire_logic_cluster/lc_7/out <X> T_1_24.lc_trk_g1_7
 (22 6)  (40 390)  (40 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (44 390)  (44 390)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 390)  (45 390)  routing T_1_24.lc_trk_g1_1 <X> T_1_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 390)  (47 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 390)  (50 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 390)  (52 390)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 390)  (54 390)  LC_3 Logic Functioning bit
 (37 6)  (55 390)  (55 390)  LC_3 Logic Functioning bit
 (38 6)  (56 390)  (56 390)  LC_3 Logic Functioning bit
 (39 6)  (57 390)  (57 390)  LC_3 Logic Functioning bit
 (41 6)  (59 390)  (59 390)  LC_3 Logic Functioning bit
 (43 6)  (61 390)  (61 390)  LC_3 Logic Functioning bit
 (45 6)  (63 390)  (63 390)  LC_3 Logic Functioning bit
 (26 7)  (44 391)  (44 391)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 391)  (47 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 391)  (49 391)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 391)  (54 391)  LC_3 Logic Functioning bit
 (38 7)  (56 391)  (56 391)  LC_3 Logic Functioning bit
 (21 8)  (39 392)  (39 392)  routing T_1_24.sp4_h_r_35 <X> T_1_24.lc_trk_g2_3
 (22 8)  (40 392)  (40 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (41 392)  (41 392)  routing T_1_24.sp4_h_r_35 <X> T_1_24.lc_trk_g2_3
 (24 8)  (42 392)  (42 392)  routing T_1_24.sp4_h_r_35 <X> T_1_24.lc_trk_g2_3
 (25 8)  (43 392)  (43 392)  routing T_1_24.sp4_v_t_23 <X> T_1_24.lc_trk_g2_2
 (26 8)  (44 392)  (44 392)  routing T_1_24.lc_trk_g0_4 <X> T_1_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 392)  (45 392)  routing T_1_24.lc_trk_g3_0 <X> T_1_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 392)  (46 392)  routing T_1_24.lc_trk_g3_0 <X> T_1_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 392)  (47 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 392)  (50 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 392)  (54 392)  LC_4 Logic Functioning bit
 (37 8)  (55 392)  (55 392)  LC_4 Logic Functioning bit
 (38 8)  (56 392)  (56 392)  LC_4 Logic Functioning bit
 (42 8)  (60 392)  (60 392)  LC_4 Logic Functioning bit
 (43 8)  (61 392)  (61 392)  LC_4 Logic Functioning bit
 (14 9)  (32 393)  (32 393)  routing T_1_24.sp4_h_r_24 <X> T_1_24.lc_trk_g2_0
 (15 9)  (33 393)  (33 393)  routing T_1_24.sp4_h_r_24 <X> T_1_24.lc_trk_g2_0
 (16 9)  (34 393)  (34 393)  routing T_1_24.sp4_h_r_24 <X> T_1_24.lc_trk_g2_0
 (17 9)  (35 393)  (35 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (40 393)  (40 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (41 393)  (41 393)  routing T_1_24.sp4_v_t_23 <X> T_1_24.lc_trk_g2_2
 (25 9)  (43 393)  (43 393)  routing T_1_24.sp4_v_t_23 <X> T_1_24.lc_trk_g2_2
 (29 9)  (47 393)  (47 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 393)  (49 393)  routing T_1_24.lc_trk_g0_3 <X> T_1_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 393)  (50 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (51 393)  (51 393)  routing T_1_24.lc_trk_g2_0 <X> T_1_24.input_2_4
 (37 9)  (55 393)  (55 393)  LC_4 Logic Functioning bit
 (42 9)  (60 393)  (60 393)  LC_4 Logic Functioning bit
 (43 9)  (61 393)  (61 393)  LC_4 Logic Functioning bit
 (7 10)  (25 394)  (25 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (35 394)  (35 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (44 394)  (44 394)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 394)  (47 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 394)  (50 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 394)  (51 394)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 394)  (52 394)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 394)  (54 394)  LC_5 Logic Functioning bit
 (37 10)  (55 394)  (55 394)  LC_5 Logic Functioning bit
 (38 10)  (56 394)  (56 394)  LC_5 Logic Functioning bit
 (41 10)  (59 394)  (59 394)  LC_5 Logic Functioning bit
 (42 10)  (60 394)  (60 394)  LC_5 Logic Functioning bit
 (43 10)  (61 394)  (61 394)  LC_5 Logic Functioning bit
 (52 10)  (70 394)  (70 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (36 395)  (36 395)  routing T_1_24.sp4_r_v_b_37 <X> T_1_24.lc_trk_g2_5
 (22 11)  (40 395)  (40 395)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (42 395)  (42 395)  routing T_1_24.tnr_op_6 <X> T_1_24.lc_trk_g2_6
 (26 11)  (44 395)  (44 395)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 395)  (45 395)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 395)  (46 395)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 395)  (47 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 395)  (50 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (51 395)  (51 395)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.input_2_5
 (35 11)  (53 395)  (53 395)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.input_2_5
 (36 11)  (54 395)  (54 395)  LC_5 Logic Functioning bit
 (38 11)  (56 395)  (56 395)  LC_5 Logic Functioning bit
 (14 12)  (32 396)  (32 396)  routing T_1_24.sp4_h_l_21 <X> T_1_24.lc_trk_g3_0
 (15 12)  (33 396)  (33 396)  routing T_1_24.sp4_h_r_25 <X> T_1_24.lc_trk_g3_1
 (16 12)  (34 396)  (34 396)  routing T_1_24.sp4_h_r_25 <X> T_1_24.lc_trk_g3_1
 (17 12)  (35 396)  (35 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (44 396)  (44 396)  routing T_1_24.lc_trk_g0_6 <X> T_1_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 396)  (45 396)  routing T_1_24.lc_trk_g1_0 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 396)  (47 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 396)  (49 396)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 396)  (50 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (54 396)  (54 396)  LC_6 Logic Functioning bit
 (38 12)  (56 396)  (56 396)  LC_6 Logic Functioning bit
 (41 12)  (59 396)  (59 396)  LC_6 Logic Functioning bit
 (43 12)  (61 396)  (61 396)  LC_6 Logic Functioning bit
 (45 12)  (63 396)  (63 396)  LC_6 Logic Functioning bit
 (48 12)  (66 396)  (66 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (4 13)  (22 397)  (22 397)  routing T_1_24.sp4_v_t_41 <X> T_1_24.sp4_h_r_9
 (15 13)  (33 397)  (33 397)  routing T_1_24.sp4_h_l_21 <X> T_1_24.lc_trk_g3_0
 (16 13)  (34 397)  (34 397)  routing T_1_24.sp4_h_l_21 <X> T_1_24.lc_trk_g3_0
 (17 13)  (35 397)  (35 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (36 397)  (36 397)  routing T_1_24.sp4_h_r_25 <X> T_1_24.lc_trk_g3_1
 (26 13)  (44 397)  (44 397)  routing T_1_24.lc_trk_g0_6 <X> T_1_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 397)  (47 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 397)  (49 397)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 397)  (54 397)  LC_6 Logic Functioning bit
 (38 13)  (56 397)  (56 397)  LC_6 Logic Functioning bit
 (40 13)  (58 397)  (58 397)  LC_6 Logic Functioning bit
 (42 13)  (60 397)  (60 397)  LC_6 Logic Functioning bit
 (15 14)  (33 398)  (33 398)  routing T_1_24.sp4_v_t_32 <X> T_1_24.lc_trk_g3_5
 (16 14)  (34 398)  (34 398)  routing T_1_24.sp4_v_t_32 <X> T_1_24.lc_trk_g3_5
 (17 14)  (35 398)  (35 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (44 398)  (44 398)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 398)  (45 398)  routing T_1_24.lc_trk_g1_1 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 398)  (47 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 398)  (49 398)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 398)  (50 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 398)  (52 398)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 398)  (54 398)  LC_7 Logic Functioning bit
 (37 14)  (55 398)  (55 398)  LC_7 Logic Functioning bit
 (38 14)  (56 398)  (56 398)  LC_7 Logic Functioning bit
 (39 14)  (57 398)  (57 398)  LC_7 Logic Functioning bit
 (41 14)  (59 398)  (59 398)  LC_7 Logic Functioning bit
 (43 14)  (61 398)  (61 398)  LC_7 Logic Functioning bit
 (45 14)  (63 398)  (63 398)  LC_7 Logic Functioning bit
 (22 15)  (40 399)  (40 399)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (41 399)  (41 399)  routing T_1_24.sp12_v_b_14 <X> T_1_24.lc_trk_g3_6
 (26 15)  (44 399)  (44 399)  routing T_1_24.lc_trk_g0_7 <X> T_1_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 399)  (47 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 399)  (49 399)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 399)  (54 399)  LC_7 Logic Functioning bit
 (38 15)  (56 399)  (56 399)  LC_7 Logic Functioning bit


LogicTile_2_24

 (11 0)  (83 384)  (83 384)  routing T_2_24.sp4_v_t_43 <X> T_2_24.sp4_v_b_2
 (13 0)  (85 384)  (85 384)  routing T_2_24.sp4_v_t_43 <X> T_2_24.sp4_v_b_2
 (14 0)  (86 384)  (86 384)  routing T_2_24.wire_logic_cluster/lc_0/out <X> T_2_24.lc_trk_g0_0
 (15 0)  (87 384)  (87 384)  routing T_2_24.sp4_v_b_17 <X> T_2_24.lc_trk_g0_1
 (16 0)  (88 384)  (88 384)  routing T_2_24.sp4_v_b_17 <X> T_2_24.lc_trk_g0_1
 (17 0)  (89 384)  (89 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (93 384)  (93 384)  routing T_2_24.sp4_v_b_11 <X> T_2_24.lc_trk_g0_3
 (22 0)  (94 384)  (94 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (95 384)  (95 384)  routing T_2_24.sp4_v_b_11 <X> T_2_24.lc_trk_g0_3
 (25 0)  (97 384)  (97 384)  routing T_2_24.sp12_h_r_2 <X> T_2_24.lc_trk_g0_2
 (29 0)  (101 384)  (101 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 384)  (104 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 384)  (105 384)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 384)  (106 384)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 384)  (108 384)  LC_0 Logic Functioning bit
 (38 0)  (110 384)  (110 384)  LC_0 Logic Functioning bit
 (42 0)  (114 384)  (114 384)  LC_0 Logic Functioning bit
 (43 0)  (115 384)  (115 384)  LC_0 Logic Functioning bit
 (45 0)  (117 384)  (117 384)  LC_0 Logic Functioning bit
 (10 1)  (82 385)  (82 385)  routing T_2_24.sp4_h_r_8 <X> T_2_24.sp4_v_b_1
 (17 1)  (89 385)  (89 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (93 385)  (93 385)  routing T_2_24.sp4_v_b_11 <X> T_2_24.lc_trk_g0_3
 (22 1)  (94 385)  (94 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (96 385)  (96 385)  routing T_2_24.sp12_h_r_2 <X> T_2_24.lc_trk_g0_2
 (25 1)  (97 385)  (97 385)  routing T_2_24.sp12_h_r_2 <X> T_2_24.lc_trk_g0_2
 (31 1)  (103 385)  (103 385)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 385)  (104 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 385)  (108 385)  LC_0 Logic Functioning bit
 (38 1)  (110 385)  (110 385)  LC_0 Logic Functioning bit
 (42 1)  (114 385)  (114 385)  LC_0 Logic Functioning bit
 (43 1)  (115 385)  (115 385)  LC_0 Logic Functioning bit
 (0 2)  (72 386)  (72 386)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (2 2)  (74 386)  (74 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 386)  (86 386)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g0_4
 (27 2)  (99 386)  (99 386)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 386)  (101 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 386)  (102 386)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 386)  (104 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 386)  (106 386)  routing T_2_24.lc_trk_g1_1 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 386)  (107 386)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_1
 (36 2)  (108 386)  (108 386)  LC_1 Logic Functioning bit
 (37 2)  (109 386)  (109 386)  LC_1 Logic Functioning bit
 (38 2)  (110 386)  (110 386)  LC_1 Logic Functioning bit
 (0 3)  (72 387)  (72 387)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (14 3)  (86 387)  (86 387)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g0_4
 (16 3)  (88 387)  (88 387)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g0_4
 (17 3)  (89 387)  (89 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (94 387)  (94 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (95 387)  (95 387)  routing T_2_24.sp4_v_b_22 <X> T_2_24.lc_trk_g0_6
 (24 3)  (96 387)  (96 387)  routing T_2_24.sp4_v_b_22 <X> T_2_24.lc_trk_g0_6
 (26 3)  (98 387)  (98 387)  routing T_2_24.lc_trk_g0_3 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 387)  (101 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 387)  (104 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 387)  (105 387)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_1
 (34 3)  (106 387)  (106 387)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_1
 (35 3)  (107 387)  (107 387)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_1
 (36 3)  (108 387)  (108 387)  LC_1 Logic Functioning bit
 (37 3)  (109 387)  (109 387)  LC_1 Logic Functioning bit
 (39 3)  (111 387)  (111 387)  LC_1 Logic Functioning bit
 (41 3)  (113 387)  (113 387)  LC_1 Logic Functioning bit
 (43 3)  (115 387)  (115 387)  LC_1 Logic Functioning bit
 (3 4)  (75 388)  (75 388)  routing T_2_24.sp12_v_b_0 <X> T_2_24.sp12_h_r_0
 (8 4)  (80 388)  (80 388)  routing T_2_24.sp4_v_b_4 <X> T_2_24.sp4_h_r_4
 (9 4)  (81 388)  (81 388)  routing T_2_24.sp4_v_b_4 <X> T_2_24.sp4_h_r_4
 (15 4)  (87 388)  (87 388)  routing T_2_24.sp4_h_r_1 <X> T_2_24.lc_trk_g1_1
 (16 4)  (88 388)  (88 388)  routing T_2_24.sp4_h_r_1 <X> T_2_24.lc_trk_g1_1
 (17 4)  (89 388)  (89 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (93 388)  (93 388)  routing T_2_24.wire_logic_cluster/lc_3/out <X> T_2_24.lc_trk_g1_3
 (22 4)  (94 388)  (94 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 388)  (98 388)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (104 388)  (104 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 388)  (105 388)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 388)  (106 388)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 388)  (109 388)  LC_2 Logic Functioning bit
 (39 4)  (111 388)  (111 388)  LC_2 Logic Functioning bit
 (45 4)  (117 388)  (117 388)  LC_2 Logic Functioning bit
 (47 4)  (119 388)  (119 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (75 389)  (75 389)  routing T_2_24.sp12_v_b_0 <X> T_2_24.sp12_h_r_0
 (15 5)  (87 389)  (87 389)  routing T_2_24.sp4_v_t_5 <X> T_2_24.lc_trk_g1_0
 (16 5)  (88 389)  (88 389)  routing T_2_24.sp4_v_t_5 <X> T_2_24.lc_trk_g1_0
 (17 5)  (89 389)  (89 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (90 389)  (90 389)  routing T_2_24.sp4_h_r_1 <X> T_2_24.lc_trk_g1_1
 (26 5)  (98 389)  (98 389)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 389)  (99 389)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 389)  (101 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 389)  (108 389)  LC_2 Logic Functioning bit
 (38 5)  (110 389)  (110 389)  LC_2 Logic Functioning bit
 (52 5)  (124 389)  (124 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (86 390)  (86 390)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g1_4
 (17 6)  (89 390)  (89 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 390)  (90 390)  routing T_2_24.wire_logic_cluster/lc_5/out <X> T_2_24.lc_trk_g1_5
 (22 6)  (94 390)  (94 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (97 390)  (97 390)  routing T_2_24.sp4_v_b_6 <X> T_2_24.lc_trk_g1_6
 (27 6)  (99 390)  (99 390)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 390)  (101 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 390)  (103 390)  routing T_2_24.lc_trk_g0_6 <X> T_2_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 390)  (104 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 390)  (108 390)  LC_3 Logic Functioning bit
 (37 6)  (109 390)  (109 390)  LC_3 Logic Functioning bit
 (38 6)  (110 390)  (110 390)  LC_3 Logic Functioning bit
 (41 6)  (113 390)  (113 390)  LC_3 Logic Functioning bit
 (45 6)  (117 390)  (117 390)  LC_3 Logic Functioning bit
 (14 7)  (86 391)  (86 391)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g1_4
 (15 7)  (87 391)  (87 391)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g1_4
 (16 7)  (88 391)  (88 391)  routing T_2_24.sp4_h_l_9 <X> T_2_24.lc_trk_g1_4
 (17 7)  (89 391)  (89 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (94 391)  (94 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (95 391)  (95 391)  routing T_2_24.sp4_v_b_6 <X> T_2_24.lc_trk_g1_6
 (30 7)  (102 391)  (102 391)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 391)  (103 391)  routing T_2_24.lc_trk_g0_6 <X> T_2_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 391)  (104 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (105 391)  (105 391)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.input_2_3
 (34 7)  (106 391)  (106 391)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.input_2_3
 (35 7)  (107 391)  (107 391)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.input_2_3
 (36 7)  (108 391)  (108 391)  LC_3 Logic Functioning bit
 (37 7)  (109 391)  (109 391)  LC_3 Logic Functioning bit
 (38 7)  (110 391)  (110 391)  LC_3 Logic Functioning bit
 (41 7)  (113 391)  (113 391)  LC_3 Logic Functioning bit
 (29 8)  (101 392)  (101 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 392)  (103 392)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 392)  (104 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 392)  (106 392)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 392)  (108 392)  LC_4 Logic Functioning bit
 (38 8)  (110 392)  (110 392)  LC_4 Logic Functioning bit
 (42 8)  (114 392)  (114 392)  LC_4 Logic Functioning bit
 (51 8)  (123 392)  (123 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (80 393)  (80 393)  routing T_2_24.sp4_h_r_7 <X> T_2_24.sp4_v_b_7
 (15 9)  (87 393)  (87 393)  routing T_2_24.tnr_op_0 <X> T_2_24.lc_trk_g2_0
 (17 9)  (89 393)  (89 393)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (29 9)  (101 393)  (101 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 393)  (102 393)  routing T_2_24.lc_trk_g0_3 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 393)  (104 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (105 393)  (105 393)  routing T_2_24.lc_trk_g2_0 <X> T_2_24.input_2_4
 (36 9)  (108 393)  (108 393)  LC_4 Logic Functioning bit
 (37 9)  (109 393)  (109 393)  LC_4 Logic Functioning bit
 (38 9)  (110 393)  (110 393)  LC_4 Logic Functioning bit
 (39 9)  (111 393)  (111 393)  LC_4 Logic Functioning bit
 (42 9)  (114 393)  (114 393)  LC_4 Logic Functioning bit
 (7 10)  (79 394)  (79 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (94 394)  (94 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (99 394)  (99 394)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 394)  (101 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 394)  (102 394)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 394)  (103 394)  routing T_2_24.lc_trk_g0_6 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 394)  (104 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 394)  (108 394)  LC_5 Logic Functioning bit
 (37 10)  (109 394)  (109 394)  LC_5 Logic Functioning bit
 (38 10)  (110 394)  (110 394)  LC_5 Logic Functioning bit
 (41 10)  (113 394)  (113 394)  LC_5 Logic Functioning bit
 (45 10)  (117 394)  (117 394)  LC_5 Logic Functioning bit
 (14 11)  (86 395)  (86 395)  routing T_2_24.sp4_h_l_17 <X> T_2_24.lc_trk_g2_4
 (15 11)  (87 395)  (87 395)  routing T_2_24.sp4_h_l_17 <X> T_2_24.lc_trk_g2_4
 (16 11)  (88 395)  (88 395)  routing T_2_24.sp4_h_l_17 <X> T_2_24.lc_trk_g2_4
 (17 11)  (89 395)  (89 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (31 11)  (103 395)  (103 395)  routing T_2_24.lc_trk_g0_6 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 395)  (104 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (105 395)  (105 395)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.input_2_5
 (34 11)  (106 395)  (106 395)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.input_2_5
 (35 11)  (107 395)  (107 395)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.input_2_5
 (36 11)  (108 395)  (108 395)  LC_5 Logic Functioning bit
 (37 11)  (109 395)  (109 395)  LC_5 Logic Functioning bit
 (38 11)  (110 395)  (110 395)  LC_5 Logic Functioning bit
 (41 11)  (113 395)  (113 395)  LC_5 Logic Functioning bit
 (5 12)  (77 396)  (77 396)  routing T_2_24.sp4_v_b_9 <X> T_2_24.sp4_h_r_9
 (12 12)  (84 396)  (84 396)  routing T_2_24.sp4_v_b_11 <X> T_2_24.sp4_h_r_11
 (14 12)  (86 396)  (86 396)  routing T_2_24.sp4_h_l_21 <X> T_2_24.lc_trk_g3_0
 (26 12)  (98 396)  (98 396)  routing T_2_24.lc_trk_g2_4 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 396)  (99 396)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 396)  (101 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 396)  (102 396)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 396)  (104 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 396)  (106 396)  routing T_2_24.lc_trk_g1_0 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 396)  (108 396)  LC_6 Logic Functioning bit
 (37 12)  (109 396)  (109 396)  LC_6 Logic Functioning bit
 (38 12)  (110 396)  (110 396)  LC_6 Logic Functioning bit
 (39 12)  (111 396)  (111 396)  LC_6 Logic Functioning bit
 (48 12)  (120 396)  (120 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (6 13)  (78 397)  (78 397)  routing T_2_24.sp4_v_b_9 <X> T_2_24.sp4_h_r_9
 (11 13)  (83 397)  (83 397)  routing T_2_24.sp4_v_b_11 <X> T_2_24.sp4_h_r_11
 (15 13)  (87 397)  (87 397)  routing T_2_24.sp4_h_l_21 <X> T_2_24.lc_trk_g3_0
 (16 13)  (88 397)  (88 397)  routing T_2_24.sp4_h_l_21 <X> T_2_24.lc_trk_g3_0
 (17 13)  (89 397)  (89 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (94 397)  (94 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (97 397)  (97 397)  routing T_2_24.sp4_r_v_b_42 <X> T_2_24.lc_trk_g3_2
 (28 13)  (100 397)  (100 397)  routing T_2_24.lc_trk_g2_4 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 397)  (101 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 397)  (102 397)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 397)  (112 397)  LC_6 Logic Functioning bit
 (41 13)  (113 397)  (113 397)  LC_6 Logic Functioning bit
 (42 13)  (114 397)  (114 397)  LC_6 Logic Functioning bit
 (43 13)  (115 397)  (115 397)  LC_6 Logic Functioning bit
 (51 13)  (123 397)  (123 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (13 14)  (85 398)  (85 398)  routing T_2_24.sp4_v_b_11 <X> T_2_24.sp4_v_t_46
 (26 14)  (98 398)  (98 398)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 398)  (101 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 398)  (102 398)  routing T_2_24.lc_trk_g0_4 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 398)  (104 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (110 398)  (110 398)  LC_7 Logic Functioning bit
 (39 14)  (111 398)  (111 398)  LC_7 Logic Functioning bit
 (42 14)  (114 398)  (114 398)  LC_7 Logic Functioning bit
 (43 14)  (115 398)  (115 398)  LC_7 Logic Functioning bit
 (50 14)  (122 398)  (122 398)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (94 399)  (94 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (97 399)  (97 399)  routing T_2_24.sp4_r_v_b_46 <X> T_2_24.lc_trk_g3_6
 (26 15)  (98 399)  (98 399)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 399)  (100 399)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 399)  (101 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 399)  (103 399)  routing T_2_24.lc_trk_g0_2 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 399)  (108 399)  LC_7 Logic Functioning bit
 (37 15)  (109 399)  (109 399)  LC_7 Logic Functioning bit
 (40 15)  (112 399)  (112 399)  LC_7 Logic Functioning bit
 (41 15)  (113 399)  (113 399)  LC_7 Logic Functioning bit
 (46 15)  (118 399)  (118 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (123 399)  (123 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_24

 (12 0)  (138 384)  (138 384)  routing T_3_24.sp4_v_b_2 <X> T_3_24.sp4_h_r_2
 (15 0)  (141 384)  (141 384)  routing T_3_24.sp4_v_b_17 <X> T_3_24.lc_trk_g0_1
 (16 0)  (142 384)  (142 384)  routing T_3_24.sp4_v_b_17 <X> T_3_24.lc_trk_g0_1
 (17 0)  (143 384)  (143 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (152 384)  (152 384)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 384)  (154 384)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 384)  (155 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 384)  (156 384)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 384)  (157 384)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 384)  (158 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 384)  (160 384)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 384)  (161 384)  routing T_3_24.lc_trk_g0_6 <X> T_3_24.input_2_0
 (38 0)  (164 384)  (164 384)  LC_0 Logic Functioning bit
 (39 0)  (165 384)  (165 384)  LC_0 Logic Functioning bit
 (42 0)  (168 384)  (168 384)  LC_0 Logic Functioning bit
 (43 0)  (169 384)  (169 384)  LC_0 Logic Functioning bit
 (45 0)  (171 384)  (171 384)  LC_0 Logic Functioning bit
 (46 0)  (172 384)  (172 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (137 385)  (137 385)  routing T_3_24.sp4_v_b_2 <X> T_3_24.sp4_h_r_2
 (14 1)  (140 385)  (140 385)  routing T_3_24.sp4_r_v_b_35 <X> T_3_24.lc_trk_g0_0
 (17 1)  (143 385)  (143 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (153 385)  (153 385)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 385)  (155 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 385)  (158 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (161 385)  (161 385)  routing T_3_24.lc_trk_g0_6 <X> T_3_24.input_2_0
 (36 1)  (162 385)  (162 385)  LC_0 Logic Functioning bit
 (37 1)  (163 385)  (163 385)  LC_0 Logic Functioning bit
 (40 1)  (166 385)  (166 385)  LC_0 Logic Functioning bit
 (41 1)  (167 385)  (167 385)  LC_0 Logic Functioning bit
 (0 2)  (126 386)  (126 386)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (131 386)  (131 386)  routing T_3_24.sp4_v_b_0 <X> T_3_24.sp4_h_l_37
 (8 2)  (134 386)  (134 386)  routing T_3_24.sp4_v_t_36 <X> T_3_24.sp4_h_l_36
 (9 2)  (135 386)  (135 386)  routing T_3_24.sp4_v_t_36 <X> T_3_24.sp4_h_l_36
 (14 2)  (140 386)  (140 386)  routing T_3_24.sp4_h_l_9 <X> T_3_24.lc_trk_g0_4
 (22 2)  (148 386)  (148 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 386)  (149 386)  routing T_3_24.sp4_h_r_7 <X> T_3_24.lc_trk_g0_7
 (24 2)  (150 386)  (150 386)  routing T_3_24.sp4_h_r_7 <X> T_3_24.lc_trk_g0_7
 (26 2)  (152 386)  (152 386)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 386)  (155 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 386)  (156 386)  routing T_3_24.lc_trk_g0_4 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 386)  (158 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 386)  (160 386)  routing T_3_24.lc_trk_g1_1 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 386)  (162 386)  LC_1 Logic Functioning bit
 (37 2)  (163 386)  (163 386)  LC_1 Logic Functioning bit
 (38 2)  (164 386)  (164 386)  LC_1 Logic Functioning bit
 (39 2)  (165 386)  (165 386)  LC_1 Logic Functioning bit
 (46 2)  (172 386)  (172 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (126 387)  (126 387)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (14 3)  (140 387)  (140 387)  routing T_3_24.sp4_h_l_9 <X> T_3_24.lc_trk_g0_4
 (15 3)  (141 387)  (141 387)  routing T_3_24.sp4_h_l_9 <X> T_3_24.lc_trk_g0_4
 (16 3)  (142 387)  (142 387)  routing T_3_24.sp4_h_l_9 <X> T_3_24.lc_trk_g0_4
 (17 3)  (143 387)  (143 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (147 387)  (147 387)  routing T_3_24.sp4_h_r_7 <X> T_3_24.lc_trk_g0_7
 (22 3)  (148 387)  (148 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (151 387)  (151 387)  routing T_3_24.sp4_r_v_b_30 <X> T_3_24.lc_trk_g0_6
 (26 3)  (152 387)  (152 387)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 387)  (153 387)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 387)  (154 387)  routing T_3_24.lc_trk_g3_6 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 387)  (155 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (40 3)  (166 387)  (166 387)  LC_1 Logic Functioning bit
 (41 3)  (167 387)  (167 387)  LC_1 Logic Functioning bit
 (42 3)  (168 387)  (168 387)  LC_1 Logic Functioning bit
 (43 3)  (169 387)  (169 387)  LC_1 Logic Functioning bit
 (0 4)  (126 388)  (126 388)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (1 4)  (127 388)  (127 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (138 388)  (138 388)  routing T_3_24.sp4_v_t_40 <X> T_3_24.sp4_h_r_5
 (16 4)  (142 388)  (142 388)  routing T_3_24.sp4_v_b_9 <X> T_3_24.lc_trk_g1_1
 (17 4)  (143 388)  (143 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (144 388)  (144 388)  routing T_3_24.sp4_v_b_9 <X> T_3_24.lc_trk_g1_1
 (26 4)  (152 388)  (152 388)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 388)  (155 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 388)  (158 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 388)  (159 388)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 388)  (160 388)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 388)  (164 388)  LC_2 Logic Functioning bit
 (39 4)  (165 388)  (165 388)  LC_2 Logic Functioning bit
 (42 4)  (168 388)  (168 388)  LC_2 Logic Functioning bit
 (43 4)  (169 388)  (169 388)  LC_2 Logic Functioning bit
 (50 4)  (176 388)  (176 388)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (127 389)  (127 389)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (10 5)  (136 389)  (136 389)  routing T_3_24.sp4_h_r_11 <X> T_3_24.sp4_v_b_4
 (18 5)  (144 389)  (144 389)  routing T_3_24.sp4_v_b_9 <X> T_3_24.lc_trk_g1_1
 (28 5)  (154 389)  (154 389)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 389)  (155 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 389)  (157 389)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 389)  (162 389)  LC_2 Logic Functioning bit
 (37 5)  (163 389)  (163 389)  LC_2 Logic Functioning bit
 (40 5)  (166 389)  (166 389)  LC_2 Logic Functioning bit
 (41 5)  (167 389)  (167 389)  LC_2 Logic Functioning bit
 (46 5)  (172 389)  (172 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (143 390)  (143 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (153 390)  (153 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 390)  (154 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 390)  (155 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 390)  (156 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 390)  (157 390)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 390)  (158 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 390)  (159 390)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 390)  (162 390)  LC_3 Logic Functioning bit
 (39 6)  (165 390)  (165 390)  LC_3 Logic Functioning bit
 (41 6)  (167 390)  (167 390)  LC_3 Logic Functioning bit
 (42 6)  (168 390)  (168 390)  LC_3 Logic Functioning bit
 (45 6)  (171 390)  (171 390)  LC_3 Logic Functioning bit
 (50 6)  (176 390)  (176 390)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (129 391)  (129 391)  routing T_3_24.sp12_h_l_23 <X> T_3_24.sp12_v_t_23
 (15 7)  (141 391)  (141 391)  routing T_3_24.bot_op_4 <X> T_3_24.lc_trk_g1_4
 (17 7)  (143 391)  (143 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (31 7)  (157 391)  (157 391)  routing T_3_24.lc_trk_g2_6 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 391)  (162 391)  LC_3 Logic Functioning bit
 (39 7)  (165 391)  (165 391)  LC_3 Logic Functioning bit
 (41 7)  (167 391)  (167 391)  LC_3 Logic Functioning bit
 (42 7)  (168 391)  (168 391)  LC_3 Logic Functioning bit
 (47 7)  (173 391)  (173 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (16 8)  (142 392)  (142 392)  routing T_3_24.sp12_v_t_14 <X> T_3_24.lc_trk_g2_1
 (17 8)  (143 392)  (143 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (148 392)  (148 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (149 392)  (149 392)  routing T_3_24.sp12_v_b_11 <X> T_3_24.lc_trk_g2_3
 (28 8)  (154 392)  (154 392)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 392)  (155 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 392)  (158 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 392)  (159 392)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 392)  (163 392)  LC_4 Logic Functioning bit
 (39 8)  (165 392)  (165 392)  LC_4 Logic Functioning bit
 (41 8)  (167 392)  (167 392)  LC_4 Logic Functioning bit
 (43 8)  (169 392)  (169 392)  LC_4 Logic Functioning bit
 (18 9)  (144 393)  (144 393)  routing T_3_24.sp12_v_t_14 <X> T_3_24.lc_trk_g2_1
 (22 9)  (148 393)  (148 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (149 393)  (149 393)  routing T_3_24.sp4_v_b_42 <X> T_3_24.lc_trk_g2_2
 (24 9)  (150 393)  (150 393)  routing T_3_24.sp4_v_b_42 <X> T_3_24.lc_trk_g2_2
 (31 9)  (157 393)  (157 393)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (163 393)  (163 393)  LC_4 Logic Functioning bit
 (39 9)  (165 393)  (165 393)  LC_4 Logic Functioning bit
 (41 9)  (167 393)  (167 393)  LC_4 Logic Functioning bit
 (43 9)  (169 393)  (169 393)  LC_4 Logic Functioning bit
 (7 10)  (133 394)  (133 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (138 394)  (138 394)  routing T_3_24.sp4_v_b_8 <X> T_3_24.sp4_h_l_45
 (14 10)  (140 394)  (140 394)  routing T_3_24.wire_logic_cluster/lc_4/out <X> T_3_24.lc_trk_g2_4
 (16 10)  (142 394)  (142 394)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (17 10)  (143 394)  (143 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (144 394)  (144 394)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (21 10)  (147 394)  (147 394)  routing T_3_24.sp4_h_r_39 <X> T_3_24.lc_trk_g2_7
 (22 10)  (148 394)  (148 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (149 394)  (149 394)  routing T_3_24.sp4_h_r_39 <X> T_3_24.lc_trk_g2_7
 (24 10)  (150 394)  (150 394)  routing T_3_24.sp4_h_r_39 <X> T_3_24.lc_trk_g2_7
 (17 11)  (143 395)  (143 395)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (144 395)  (144 395)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (22 11)  (148 395)  (148 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (149 395)  (149 395)  routing T_3_24.sp4_h_r_30 <X> T_3_24.lc_trk_g2_6
 (24 11)  (150 395)  (150 395)  routing T_3_24.sp4_h_r_30 <X> T_3_24.lc_trk_g2_6
 (25 11)  (151 395)  (151 395)  routing T_3_24.sp4_h_r_30 <X> T_3_24.lc_trk_g2_6
 (9 12)  (135 396)  (135 396)  routing T_3_24.sp4_v_t_47 <X> T_3_24.sp4_h_r_10
 (26 12)  (152 396)  (152 396)  routing T_3_24.lc_trk_g0_6 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (154 396)  (154 396)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 396)  (155 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 396)  (156 396)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 396)  (158 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 396)  (159 396)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 396)  (160 396)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (166 396)  (166 396)  LC_6 Logic Functioning bit
 (41 12)  (167 396)  (167 396)  LC_6 Logic Functioning bit
 (42 12)  (168 396)  (168 396)  LC_6 Logic Functioning bit
 (43 12)  (169 396)  (169 396)  LC_6 Logic Functioning bit
 (45 12)  (171 396)  (171 396)  LC_6 Logic Functioning bit
 (14 13)  (140 397)  (140 397)  routing T_3_24.sp4_h_r_24 <X> T_3_24.lc_trk_g3_0
 (15 13)  (141 397)  (141 397)  routing T_3_24.sp4_h_r_24 <X> T_3_24.lc_trk_g3_0
 (16 13)  (142 397)  (142 397)  routing T_3_24.sp4_h_r_24 <X> T_3_24.lc_trk_g3_0
 (17 13)  (143 397)  (143 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (148 397)  (148 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (151 397)  (151 397)  routing T_3_24.sp4_r_v_b_42 <X> T_3_24.lc_trk_g3_2
 (26 13)  (152 397)  (152 397)  routing T_3_24.lc_trk_g0_6 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 397)  (155 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 397)  (156 397)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (162 397)  (162 397)  LC_6 Logic Functioning bit
 (37 13)  (163 397)  (163 397)  LC_6 Logic Functioning bit
 (38 13)  (164 397)  (164 397)  LC_6 Logic Functioning bit
 (39 13)  (165 397)  (165 397)  LC_6 Logic Functioning bit
 (48 13)  (174 397)  (174 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (138 398)  (138 398)  routing T_3_24.sp4_v_t_46 <X> T_3_24.sp4_h_l_46
 (16 14)  (142 398)  (142 398)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g3_5
 (17 14)  (143 398)  (143 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (144 398)  (144 398)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g3_5
 (25 14)  (151 398)  (151 398)  routing T_3_24.sp4_h_r_46 <X> T_3_24.lc_trk_g3_6
 (26 14)  (152 398)  (152 398)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 398)  (155 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 398)  (157 398)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 398)  (158 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 398)  (160 398)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 398)  (162 398)  LC_7 Logic Functioning bit
 (37 14)  (163 398)  (163 398)  LC_7 Logic Functioning bit
 (38 14)  (164 398)  (164 398)  LC_7 Logic Functioning bit
 (39 14)  (165 398)  (165 398)  LC_7 Logic Functioning bit
 (45 14)  (171 398)  (171 398)  LC_7 Logic Functioning bit
 (11 15)  (137 399)  (137 399)  routing T_3_24.sp4_v_t_46 <X> T_3_24.sp4_h_l_46
 (18 15)  (144 399)  (144 399)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g3_5
 (22 15)  (148 399)  (148 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (149 399)  (149 399)  routing T_3_24.sp4_h_r_46 <X> T_3_24.lc_trk_g3_6
 (24 15)  (150 399)  (150 399)  routing T_3_24.sp4_h_r_46 <X> T_3_24.lc_trk_g3_6
 (25 15)  (151 399)  (151 399)  routing T_3_24.sp4_h_r_46 <X> T_3_24.lc_trk_g3_6
 (26 15)  (152 399)  (152 399)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 399)  (155 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (166 399)  (166 399)  LC_7 Logic Functioning bit
 (41 15)  (167 399)  (167 399)  LC_7 Logic Functioning bit
 (42 15)  (168 399)  (168 399)  LC_7 Logic Functioning bit
 (43 15)  (169 399)  (169 399)  LC_7 Logic Functioning bit
 (46 15)  (172 399)  (172 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_24

 (5 0)  (185 384)  (185 384)  routing T_4_24.sp4_v_b_0 <X> T_4_24.sp4_h_r_0
 (14 0)  (194 384)  (194 384)  routing T_4_24.sp4_h_l_5 <X> T_4_24.lc_trk_g0_0
 (26 0)  (206 384)  (206 384)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 384)  (207 384)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 384)  (208 384)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 384)  (209 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 384)  (210 384)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 384)  (212 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 384)  (213 384)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 384)  (214 384)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (38 0)  (218 384)  (218 384)  LC_0 Logic Functioning bit
 (39 0)  (219 384)  (219 384)  LC_0 Logic Functioning bit
 (42 0)  (222 384)  (222 384)  LC_0 Logic Functioning bit
 (43 0)  (223 384)  (223 384)  LC_0 Logic Functioning bit
 (6 1)  (186 385)  (186 385)  routing T_4_24.sp4_v_b_0 <X> T_4_24.sp4_h_r_0
 (14 1)  (194 385)  (194 385)  routing T_4_24.sp4_h_l_5 <X> T_4_24.lc_trk_g0_0
 (15 1)  (195 385)  (195 385)  routing T_4_24.sp4_h_l_5 <X> T_4_24.lc_trk_g0_0
 (16 1)  (196 385)  (196 385)  routing T_4_24.sp4_h_l_5 <X> T_4_24.lc_trk_g0_0
 (17 1)  (197 385)  (197 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (202 385)  (202 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (203 385)  (203 385)  routing T_4_24.sp4_v_b_18 <X> T_4_24.lc_trk_g0_2
 (24 1)  (204 385)  (204 385)  routing T_4_24.sp4_v_b_18 <X> T_4_24.lc_trk_g0_2
 (27 1)  (207 385)  (207 385)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 385)  (208 385)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 385)  (209 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 385)  (210 385)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 385)  (211 385)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 385)  (212 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (213 385)  (213 385)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.input_2_0
 (35 1)  (215 385)  (215 385)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.input_2_0
 (36 1)  (216 385)  (216 385)  LC_0 Logic Functioning bit
 (37 1)  (217 385)  (217 385)  LC_0 Logic Functioning bit
 (40 1)  (220 385)  (220 385)  LC_0 Logic Functioning bit
 (41 1)  (221 385)  (221 385)  LC_0 Logic Functioning bit
 (0 2)  (180 386)  (180 386)  routing T_4_24.glb_netwk_3 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (2 2)  (182 386)  (182 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (189 386)  (189 386)  routing T_4_24.sp4_v_b_1 <X> T_4_24.sp4_h_l_36
 (14 2)  (194 386)  (194 386)  routing T_4_24.sp12_h_l_3 <X> T_4_24.lc_trk_g0_4
 (29 2)  (209 386)  (209 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 386)  (212 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 386)  (213 386)  routing T_4_24.lc_trk_g2_0 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 386)  (216 386)  LC_1 Logic Functioning bit
 (39 2)  (219 386)  (219 386)  LC_1 Logic Functioning bit
 (41 2)  (221 386)  (221 386)  LC_1 Logic Functioning bit
 (42 2)  (222 386)  (222 386)  LC_1 Logic Functioning bit
 (50 2)  (230 386)  (230 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 387)  (180 387)  routing T_4_24.glb_netwk_3 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (13 3)  (193 387)  (193 387)  routing T_4_24.sp4_v_b_9 <X> T_4_24.sp4_h_l_39
 (14 3)  (194 387)  (194 387)  routing T_4_24.sp12_h_l_3 <X> T_4_24.lc_trk_g0_4
 (15 3)  (195 387)  (195 387)  routing T_4_24.sp12_h_l_3 <X> T_4_24.lc_trk_g0_4
 (17 3)  (197 387)  (197 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (36 3)  (216 387)  (216 387)  LC_1 Logic Functioning bit
 (39 3)  (219 387)  (219 387)  LC_1 Logic Functioning bit
 (41 3)  (221 387)  (221 387)  LC_1 Logic Functioning bit
 (42 3)  (222 387)  (222 387)  LC_1 Logic Functioning bit
 (6 4)  (186 388)  (186 388)  routing T_4_24.sp4_v_t_37 <X> T_4_24.sp4_v_b_3
 (21 4)  (201 388)  (201 388)  routing T_4_24.sp4_h_r_19 <X> T_4_24.lc_trk_g1_3
 (22 4)  (202 388)  (202 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (203 388)  (203 388)  routing T_4_24.sp4_h_r_19 <X> T_4_24.lc_trk_g1_3
 (24 4)  (204 388)  (204 388)  routing T_4_24.sp4_h_r_19 <X> T_4_24.lc_trk_g1_3
 (25 4)  (205 388)  (205 388)  routing T_4_24.sp4_v_b_2 <X> T_4_24.lc_trk_g1_2
 (27 4)  (207 388)  (207 388)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 388)  (209 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 388)  (210 388)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 388)  (212 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 388)  (213 388)  routing T_4_24.lc_trk_g2_1 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (38 4)  (218 388)  (218 388)  LC_2 Logic Functioning bit
 (39 4)  (219 388)  (219 388)  LC_2 Logic Functioning bit
 (42 4)  (222 388)  (222 388)  LC_2 Logic Functioning bit
 (43 4)  (223 388)  (223 388)  LC_2 Logic Functioning bit
 (5 5)  (185 389)  (185 389)  routing T_4_24.sp4_v_t_37 <X> T_4_24.sp4_v_b_3
 (21 5)  (201 389)  (201 389)  routing T_4_24.sp4_h_r_19 <X> T_4_24.lc_trk_g1_3
 (22 5)  (202 389)  (202 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (203 389)  (203 389)  routing T_4_24.sp4_v_b_2 <X> T_4_24.lc_trk_g1_2
 (26 5)  (206 389)  (206 389)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 389)  (207 389)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 389)  (209 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 389)  (212 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (213 389)  (213 389)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.input_2_2
 (34 5)  (214 389)  (214 389)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.input_2_2
 (36 5)  (216 389)  (216 389)  LC_2 Logic Functioning bit
 (37 5)  (217 389)  (217 389)  LC_2 Logic Functioning bit
 (40 5)  (220 389)  (220 389)  LC_2 Logic Functioning bit
 (41 5)  (221 389)  (221 389)  LC_2 Logic Functioning bit
 (9 6)  (189 390)  (189 390)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_h_l_41
 (13 6)  (193 390)  (193 390)  routing T_4_24.sp4_v_b_5 <X> T_4_24.sp4_v_t_40
 (14 6)  (194 390)  (194 390)  routing T_4_24.wire_logic_cluster/lc_4/out <X> T_4_24.lc_trk_g1_4
 (15 6)  (195 390)  (195 390)  routing T_4_24.sp4_v_b_21 <X> T_4_24.lc_trk_g1_5
 (16 6)  (196 390)  (196 390)  routing T_4_24.sp4_v_b_21 <X> T_4_24.lc_trk_g1_5
 (17 6)  (197 390)  (197 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (206 390)  (206 390)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 390)  (207 390)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 390)  (208 390)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 390)  (209 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 390)  (211 390)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 390)  (212 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 390)  (213 390)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 390)  (216 390)  LC_3 Logic Functioning bit
 (38 6)  (218 390)  (218 390)  LC_3 Logic Functioning bit
 (45 6)  (225 390)  (225 390)  LC_3 Logic Functioning bit
 (52 6)  (232 390)  (232 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (183 391)  (183 391)  routing T_4_24.sp12_h_l_23 <X> T_4_24.sp12_v_t_23
 (5 7)  (185 391)  (185 391)  routing T_4_24.sp4_h_l_38 <X> T_4_24.sp4_v_t_38
 (17 7)  (197 391)  (197 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (206 391)  (206 391)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 391)  (208 391)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 391)  (209 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 391)  (210 391)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 391)  (211 391)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 391)  (216 391)  LC_3 Logic Functioning bit
 (37 7)  (217 391)  (217 391)  LC_3 Logic Functioning bit
 (38 7)  (218 391)  (218 391)  LC_3 Logic Functioning bit
 (39 7)  (219 391)  (219 391)  LC_3 Logic Functioning bit
 (41 7)  (221 391)  (221 391)  LC_3 Logic Functioning bit
 (43 7)  (223 391)  (223 391)  LC_3 Logic Functioning bit
 (48 7)  (228 391)  (228 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (183 392)  (183 392)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_b_1
 (16 8)  (196 392)  (196 392)  routing T_4_24.sp12_v_t_6 <X> T_4_24.lc_trk_g2_1
 (17 8)  (197 392)  (197 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (205 392)  (205 392)  routing T_4_24.sp12_v_t_1 <X> T_4_24.lc_trk_g2_2
 (28 8)  (208 392)  (208 392)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 392)  (209 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 392)  (210 392)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 392)  (212 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 392)  (214 392)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 392)  (215 392)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.input_2_4
 (38 8)  (218 392)  (218 392)  LC_4 Logic Functioning bit
 (39 8)  (219 392)  (219 392)  LC_4 Logic Functioning bit
 (42 8)  (222 392)  (222 392)  LC_4 Logic Functioning bit
 (43 8)  (223 392)  (223 392)  LC_4 Logic Functioning bit
 (3 9)  (183 393)  (183 393)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_b_1
 (14 9)  (194 393)  (194 393)  routing T_4_24.sp4_h_r_24 <X> T_4_24.lc_trk_g2_0
 (15 9)  (195 393)  (195 393)  routing T_4_24.sp4_h_r_24 <X> T_4_24.lc_trk_g2_0
 (16 9)  (196 393)  (196 393)  routing T_4_24.sp4_h_r_24 <X> T_4_24.lc_trk_g2_0
 (17 9)  (197 393)  (197 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (202 393)  (202 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (204 393)  (204 393)  routing T_4_24.sp12_v_t_1 <X> T_4_24.lc_trk_g2_2
 (25 9)  (205 393)  (205 393)  routing T_4_24.sp12_v_t_1 <X> T_4_24.lc_trk_g2_2
 (26 9)  (206 393)  (206 393)  routing T_4_24.lc_trk_g0_2 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 393)  (209 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 393)  (211 393)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 393)  (212 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (214 393)  (214 393)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.input_2_4
 (36 9)  (216 393)  (216 393)  LC_4 Logic Functioning bit
 (37 9)  (217 393)  (217 393)  LC_4 Logic Functioning bit
 (40 9)  (220 393)  (220 393)  LC_4 Logic Functioning bit
 (41 9)  (221 393)  (221 393)  LC_4 Logic Functioning bit
 (5 10)  (185 394)  (185 394)  routing T_4_24.sp4_v_b_6 <X> T_4_24.sp4_h_l_43
 (7 10)  (187 394)  (187 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (192 394)  (192 394)  routing T_4_24.sp4_v_b_8 <X> T_4_24.sp4_h_l_45
 (15 10)  (195 394)  (195 394)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g2_5
 (16 10)  (196 394)  (196 394)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g2_5
 (17 10)  (197 394)  (197 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (198 394)  (198 394)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g2_5
 (21 10)  (201 394)  (201 394)  routing T_4_24.sp4_h_l_34 <X> T_4_24.lc_trk_g2_7
 (22 10)  (202 394)  (202 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (203 394)  (203 394)  routing T_4_24.sp4_h_l_34 <X> T_4_24.lc_trk_g2_7
 (24 10)  (204 394)  (204 394)  routing T_4_24.sp4_h_l_34 <X> T_4_24.lc_trk_g2_7
 (25 10)  (205 394)  (205 394)  routing T_4_24.sp4_h_r_46 <X> T_4_24.lc_trk_g2_6
 (29 10)  (209 394)  (209 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 394)  (210 394)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 394)  (212 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 394)  (214 394)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 394)  (216 394)  LC_5 Logic Functioning bit
 (39 10)  (219 394)  (219 394)  LC_5 Logic Functioning bit
 (41 10)  (221 394)  (221 394)  LC_5 Logic Functioning bit
 (42 10)  (222 394)  (222 394)  LC_5 Logic Functioning bit
 (50 10)  (230 394)  (230 394)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (198 395)  (198 395)  routing T_4_24.sp4_h_r_45 <X> T_4_24.lc_trk_g2_5
 (21 11)  (201 395)  (201 395)  routing T_4_24.sp4_h_l_34 <X> T_4_24.lc_trk_g2_7
 (22 11)  (202 395)  (202 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (203 395)  (203 395)  routing T_4_24.sp4_h_r_46 <X> T_4_24.lc_trk_g2_6
 (24 11)  (204 395)  (204 395)  routing T_4_24.sp4_h_r_46 <X> T_4_24.lc_trk_g2_6
 (25 11)  (205 395)  (205 395)  routing T_4_24.sp4_h_r_46 <X> T_4_24.lc_trk_g2_6
 (31 11)  (211 395)  (211 395)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 395)  (216 395)  LC_5 Logic Functioning bit
 (39 11)  (219 395)  (219 395)  LC_5 Logic Functioning bit
 (41 11)  (221 395)  (221 395)  LC_5 Logic Functioning bit
 (42 11)  (222 395)  (222 395)  LC_5 Logic Functioning bit
 (52 11)  (232 395)  (232 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (8 12)  (188 396)  (188 396)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_h_r_10
 (9 12)  (189 396)  (189 396)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_h_r_10
 (10 12)  (190 396)  (190 396)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_h_r_10
 (15 12)  (195 396)  (195 396)  routing T_4_24.sp4_h_r_41 <X> T_4_24.lc_trk_g3_1
 (16 12)  (196 396)  (196 396)  routing T_4_24.sp4_h_r_41 <X> T_4_24.lc_trk_g3_1
 (17 12)  (197 396)  (197 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (198 396)  (198 396)  routing T_4_24.sp4_h_r_41 <X> T_4_24.lc_trk_g3_1
 (21 12)  (201 396)  (201 396)  routing T_4_24.wire_logic_cluster/lc_3/out <X> T_4_24.lc_trk_g3_3
 (22 12)  (202 396)  (202 396)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (205 396)  (205 396)  routing T_4_24.wire_logic_cluster/lc_2/out <X> T_4_24.lc_trk_g3_2
 (18 13)  (198 397)  (198 397)  routing T_4_24.sp4_h_r_41 <X> T_4_24.lc_trk_g3_1
 (22 13)  (202 397)  (202 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (3 14)  (183 398)  (183 398)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22
 (12 14)  (192 398)  (192 398)  routing T_4_24.sp4_v_b_11 <X> T_4_24.sp4_h_l_46
 (17 14)  (197 398)  (197 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (205 398)  (205 398)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6
 (3 15)  (183 399)  (183 399)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22
 (22 15)  (202 399)  (202 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (203 399)  (203 399)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6
 (24 15)  (204 399)  (204 399)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6


LogicTile_5_24

 (8 0)  (242 384)  (242 384)  routing T_5_24.sp4_h_l_36 <X> T_5_24.sp4_h_r_1
 (14 0)  (248 384)  (248 384)  routing T_5_24.wire_logic_cluster/lc_0/out <X> T_5_24.lc_trk_g0_0
 (15 0)  (249 384)  (249 384)  routing T_5_24.lft_op_1 <X> T_5_24.lc_trk_g0_1
 (17 0)  (251 384)  (251 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 384)  (252 384)  routing T_5_24.lft_op_1 <X> T_5_24.lc_trk_g0_1
 (27 0)  (261 384)  (261 384)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 384)  (262 384)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 384)  (263 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 384)  (266 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 384)  (267 384)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 384)  (269 384)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.input_2_0
 (38 0)  (272 384)  (272 384)  LC_0 Logic Functioning bit
 (39 0)  (273 384)  (273 384)  LC_0 Logic Functioning bit
 (42 0)  (276 384)  (276 384)  LC_0 Logic Functioning bit
 (43 0)  (277 384)  (277 384)  LC_0 Logic Functioning bit
 (9 1)  (243 385)  (243 385)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_v_b_1
 (10 1)  (244 385)  (244 385)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_v_b_1
 (17 1)  (251 385)  (251 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (261 385)  (261 385)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 385)  (262 385)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 385)  (263 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 385)  (264 385)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 385)  (265 385)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 385)  (266 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (269 385)  (269 385)  routing T_5_24.lc_trk_g0_6 <X> T_5_24.input_2_0
 (36 1)  (270 385)  (270 385)  LC_0 Logic Functioning bit
 (37 1)  (271 385)  (271 385)  LC_0 Logic Functioning bit
 (40 1)  (274 385)  (274 385)  LC_0 Logic Functioning bit
 (41 1)  (275 385)  (275 385)  LC_0 Logic Functioning bit
 (0 2)  (234 386)  (234 386)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (2 2)  (236 386)  (236 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (237 386)  (237 386)  routing T_5_24.sp12_v_t_23 <X> T_5_24.sp12_h_l_23
 (21 2)  (255 386)  (255 386)  routing T_5_24.sp4_v_b_7 <X> T_5_24.lc_trk_g0_7
 (22 2)  (256 386)  (256 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (257 386)  (257 386)  routing T_5_24.sp4_v_b_7 <X> T_5_24.lc_trk_g0_7
 (31 2)  (265 386)  (265 386)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 386)  (266 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 386)  (268 386)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 386)  (272 386)  LC_1 Logic Functioning bit
 (39 2)  (273 386)  (273 386)  LC_1 Logic Functioning bit
 (42 2)  (276 386)  (276 386)  LC_1 Logic Functioning bit
 (43 2)  (277 386)  (277 386)  LC_1 Logic Functioning bit
 (45 2)  (279 386)  (279 386)  LC_1 Logic Functioning bit
 (50 2)  (284 386)  (284 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 387)  (234 387)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (22 3)  (256 387)  (256 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 387)  (258 387)  routing T_5_24.bot_op_6 <X> T_5_24.lc_trk_g0_6
 (38 3)  (272 387)  (272 387)  LC_1 Logic Functioning bit
 (39 3)  (273 387)  (273 387)  LC_1 Logic Functioning bit
 (42 3)  (276 387)  (276 387)  LC_1 Logic Functioning bit
 (43 3)  (277 387)  (277 387)  LC_1 Logic Functioning bit
 (53 3)  (287 387)  (287 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (234 388)  (234 388)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_7/cen
 (1 4)  (235 388)  (235 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (249 388)  (249 388)  routing T_5_24.sp4_v_b_17 <X> T_5_24.lc_trk_g1_1
 (16 4)  (250 388)  (250 388)  routing T_5_24.sp4_v_b_17 <X> T_5_24.lc_trk_g1_1
 (17 4)  (251 388)  (251 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (256 388)  (256 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (261 388)  (261 388)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 388)  (262 388)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 388)  (265 388)  routing T_5_24.lc_trk_g0_7 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 388)  (270 388)  LC_2 Logic Functioning bit
 (37 4)  (271 388)  (271 388)  LC_2 Logic Functioning bit
 (41 4)  (275 388)  (275 388)  LC_2 Logic Functioning bit
 (42 4)  (276 388)  (276 388)  LC_2 Logic Functioning bit
 (43 4)  (277 388)  (277 388)  LC_2 Logic Functioning bit
 (1 5)  (235 389)  (235 389)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_7/cen
 (15 5)  (249 389)  (249 389)  routing T_5_24.sp4_v_t_5 <X> T_5_24.lc_trk_g1_0
 (16 5)  (250 389)  (250 389)  routing T_5_24.sp4_v_t_5 <X> T_5_24.lc_trk_g1_0
 (17 5)  (251 389)  (251 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (260 389)  (260 389)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 389)  (261 389)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 389)  (263 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 389)  (265 389)  routing T_5_24.lc_trk_g0_7 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 389)  (266 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (267 389)  (267 389)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.input_2_2
 (34 5)  (268 389)  (268 389)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.input_2_2
 (35 5)  (269 389)  (269 389)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.input_2_2
 (36 5)  (270 389)  (270 389)  LC_2 Logic Functioning bit
 (37 5)  (271 389)  (271 389)  LC_2 Logic Functioning bit
 (43 5)  (277 389)  (277 389)  LC_2 Logic Functioning bit
 (48 5)  (282 389)  (282 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (238 390)  (238 390)  routing T_5_24.sp4_h_r_3 <X> T_5_24.sp4_v_t_38
 (9 6)  (243 390)  (243 390)  routing T_5_24.sp4_v_b_4 <X> T_5_24.sp4_h_l_41
 (17 6)  (251 390)  (251 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 390)  (252 390)  routing T_5_24.wire_logic_cluster/lc_5/out <X> T_5_24.lc_trk_g1_5
 (26 6)  (260 390)  (260 390)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 390)  (263 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 390)  (265 390)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 390)  (266 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 390)  (267 390)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 390)  (271 390)  LC_3 Logic Functioning bit
 (38 6)  (272 390)  (272 390)  LC_3 Logic Functioning bit
 (39 6)  (273 390)  (273 390)  LC_3 Logic Functioning bit
 (41 6)  (275 390)  (275 390)  LC_3 Logic Functioning bit
 (42 6)  (276 390)  (276 390)  LC_3 Logic Functioning bit
 (43 6)  (277 390)  (277 390)  LC_3 Logic Functioning bit
 (50 6)  (284 390)  (284 390)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (239 391)  (239 391)  routing T_5_24.sp4_h_r_3 <X> T_5_24.sp4_v_t_38
 (27 7)  (261 391)  (261 391)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 391)  (262 391)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 391)  (263 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 391)  (265 391)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 391)  (270 391)  LC_3 Logic Functioning bit
 (37 7)  (271 391)  (271 391)  LC_3 Logic Functioning bit
 (38 7)  (272 391)  (272 391)  LC_3 Logic Functioning bit
 (40 7)  (274 391)  (274 391)  LC_3 Logic Functioning bit
 (41 7)  (275 391)  (275 391)  LC_3 Logic Functioning bit
 (42 7)  (276 391)  (276 391)  LC_3 Logic Functioning bit
 (14 8)  (248 392)  (248 392)  routing T_5_24.sp4_v_b_24 <X> T_5_24.lc_trk_g2_0
 (15 8)  (249 392)  (249 392)  routing T_5_24.sp4_h_r_25 <X> T_5_24.lc_trk_g2_1
 (16 8)  (250 392)  (250 392)  routing T_5_24.sp4_h_r_25 <X> T_5_24.lc_trk_g2_1
 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (256 392)  (256 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (257 392)  (257 392)  routing T_5_24.sp12_v_b_11 <X> T_5_24.lc_trk_g2_3
 (25 8)  (259 392)  (259 392)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g2_2
 (29 8)  (263 392)  (263 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 392)  (266 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 392)  (268 392)  routing T_5_24.lc_trk_g1_0 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 392)  (270 392)  LC_4 Logic Functioning bit
 (37 8)  (271 392)  (271 392)  LC_4 Logic Functioning bit
 (39 8)  (273 392)  (273 392)  LC_4 Logic Functioning bit
 (40 8)  (274 392)  (274 392)  LC_4 Logic Functioning bit
 (41 8)  (275 392)  (275 392)  LC_4 Logic Functioning bit
 (42 8)  (276 392)  (276 392)  LC_4 Logic Functioning bit
 (43 8)  (277 392)  (277 392)  LC_4 Logic Functioning bit
 (50 8)  (284 392)  (284 392)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (250 393)  (250 393)  routing T_5_24.sp4_v_b_24 <X> T_5_24.lc_trk_g2_0
 (17 9)  (251 393)  (251 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (252 393)  (252 393)  routing T_5_24.sp4_h_r_25 <X> T_5_24.lc_trk_g2_1
 (22 9)  (256 393)  (256 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 393)  (257 393)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g2_2
 (24 9)  (258 393)  (258 393)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g2_2
 (28 9)  (262 393)  (262 393)  routing T_5_24.lc_trk_g2_0 <X> T_5_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 393)  (263 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 393)  (270 393)  LC_4 Logic Functioning bit
 (37 9)  (271 393)  (271 393)  LC_4 Logic Functioning bit
 (38 9)  (272 393)  (272 393)  LC_4 Logic Functioning bit
 (39 9)  (273 393)  (273 393)  LC_4 Logic Functioning bit
 (40 9)  (274 393)  (274 393)  LC_4 Logic Functioning bit
 (42 9)  (276 393)  (276 393)  LC_4 Logic Functioning bit
 (43 9)  (277 393)  (277 393)  LC_4 Logic Functioning bit
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (245 394)  (245 394)  routing T_5_24.sp4_h_r_2 <X> T_5_24.sp4_v_t_45
 (12 10)  (246 394)  (246 394)  routing T_5_24.sp4_v_b_8 <X> T_5_24.sp4_h_l_45
 (13 10)  (247 394)  (247 394)  routing T_5_24.sp4_h_r_2 <X> T_5_24.sp4_v_t_45
 (22 10)  (256 394)  (256 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (259 394)  (259 394)  routing T_5_24.wire_logic_cluster/lc_6/out <X> T_5_24.lc_trk_g2_6
 (26 10)  (260 394)  (260 394)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 394)  (261 394)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 394)  (262 394)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 394)  (263 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 394)  (264 394)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 394)  (266 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 394)  (268 394)  routing T_5_24.lc_trk_g1_1 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 394)  (269 394)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.input_2_5
 (38 10)  (272 394)  (272 394)  LC_5 Logic Functioning bit
 (39 10)  (273 394)  (273 394)  LC_5 Logic Functioning bit
 (42 10)  (276 394)  (276 394)  LC_5 Logic Functioning bit
 (43 10)  (277 394)  (277 394)  LC_5 Logic Functioning bit
 (6 11)  (240 395)  (240 395)  routing T_5_24.sp4_h_r_6 <X> T_5_24.sp4_h_l_43
 (10 11)  (244 395)  (244 395)  routing T_5_24.sp4_h_l_39 <X> T_5_24.sp4_v_t_42
 (12 11)  (246 395)  (246 395)  routing T_5_24.sp4_h_r_2 <X> T_5_24.sp4_v_t_45
 (22 11)  (256 395)  (256 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (260 395)  (260 395)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 395)  (261 395)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 395)  (262 395)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 395)  (263 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 395)  (264 395)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 395)  (266 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (267 395)  (267 395)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.input_2_5
 (35 11)  (269 395)  (269 395)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.input_2_5
 (36 11)  (270 395)  (270 395)  LC_5 Logic Functioning bit
 (37 11)  (271 395)  (271 395)  LC_5 Logic Functioning bit
 (40 11)  (274 395)  (274 395)  LC_5 Logic Functioning bit
 (41 11)  (275 395)  (275 395)  LC_5 Logic Functioning bit
 (5 12)  (239 396)  (239 396)  routing T_5_24.sp4_v_b_3 <X> T_5_24.sp4_h_r_9
 (6 12)  (240 396)  (240 396)  routing T_5_24.sp4_v_t_43 <X> T_5_24.sp4_v_b_9
 (8 12)  (242 396)  (242 396)  routing T_5_24.sp4_v_b_10 <X> T_5_24.sp4_h_r_10
 (9 12)  (243 396)  (243 396)  routing T_5_24.sp4_v_b_10 <X> T_5_24.sp4_h_r_10
 (14 12)  (248 396)  (248 396)  routing T_5_24.sp4_h_l_21 <X> T_5_24.lc_trk_g3_0
 (15 12)  (249 396)  (249 396)  routing T_5_24.sp4_h_r_41 <X> T_5_24.lc_trk_g3_1
 (16 12)  (250 396)  (250 396)  routing T_5_24.sp4_h_r_41 <X> T_5_24.lc_trk_g3_1
 (17 12)  (251 396)  (251 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (252 396)  (252 396)  routing T_5_24.sp4_h_r_41 <X> T_5_24.lc_trk_g3_1
 (22 12)  (256 396)  (256 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (262 396)  (262 396)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 396)  (263 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 396)  (265 396)  routing T_5_24.lc_trk_g0_7 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 396)  (266 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 396)  (270 396)  LC_6 Logic Functioning bit
 (37 12)  (271 396)  (271 396)  LC_6 Logic Functioning bit
 (41 12)  (275 396)  (275 396)  LC_6 Logic Functioning bit
 (42 12)  (276 396)  (276 396)  LC_6 Logic Functioning bit
 (43 12)  (277 396)  (277 396)  LC_6 Logic Functioning bit
 (4 13)  (238 397)  (238 397)  routing T_5_24.sp4_v_b_3 <X> T_5_24.sp4_h_r_9
 (5 13)  (239 397)  (239 397)  routing T_5_24.sp4_v_t_43 <X> T_5_24.sp4_v_b_9
 (6 13)  (240 397)  (240 397)  routing T_5_24.sp4_v_b_3 <X> T_5_24.sp4_h_r_9
 (15 13)  (249 397)  (249 397)  routing T_5_24.sp4_h_l_21 <X> T_5_24.lc_trk_g3_0
 (16 13)  (250 397)  (250 397)  routing T_5_24.sp4_h_l_21 <X> T_5_24.lc_trk_g3_0
 (17 13)  (251 397)  (251 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (252 397)  (252 397)  routing T_5_24.sp4_h_r_41 <X> T_5_24.lc_trk_g3_1
 (22 13)  (256 397)  (256 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (257 397)  (257 397)  routing T_5_24.sp4_h_l_15 <X> T_5_24.lc_trk_g3_2
 (24 13)  (258 397)  (258 397)  routing T_5_24.sp4_h_l_15 <X> T_5_24.lc_trk_g3_2
 (25 13)  (259 397)  (259 397)  routing T_5_24.sp4_h_l_15 <X> T_5_24.lc_trk_g3_2
 (26 13)  (260 397)  (260 397)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 397)  (261 397)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 397)  (263 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 397)  (265 397)  routing T_5_24.lc_trk_g0_7 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 397)  (266 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (268 397)  (268 397)  routing T_5_24.lc_trk_g1_1 <X> T_5_24.input_2_6
 (36 13)  (270 397)  (270 397)  LC_6 Logic Functioning bit
 (37 13)  (271 397)  (271 397)  LC_6 Logic Functioning bit
 (43 13)  (277 397)  (277 397)  LC_6 Logic Functioning bit
 (48 13)  (282 397)  (282 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (9 14)  (243 398)  (243 398)  routing T_5_24.sp4_h_r_7 <X> T_5_24.sp4_h_l_47
 (10 14)  (244 398)  (244 398)  routing T_5_24.sp4_h_r_7 <X> T_5_24.sp4_h_l_47
 (22 14)  (256 398)  (256 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (259 398)  (259 398)  routing T_5_24.sp4_v_b_38 <X> T_5_24.lc_trk_g3_6
 (9 15)  (243 399)  (243 399)  routing T_5_24.sp4_v_b_2 <X> T_5_24.sp4_v_t_47
 (10 15)  (244 399)  (244 399)  routing T_5_24.sp4_v_b_2 <X> T_5_24.sp4_v_t_47
 (11 15)  (245 399)  (245 399)  routing T_5_24.sp4_h_r_11 <X> T_5_24.sp4_h_l_46
 (14 15)  (248 399)  (248 399)  routing T_5_24.sp4_h_l_17 <X> T_5_24.lc_trk_g3_4
 (15 15)  (249 399)  (249 399)  routing T_5_24.sp4_h_l_17 <X> T_5_24.lc_trk_g3_4
 (16 15)  (250 399)  (250 399)  routing T_5_24.sp4_h_l_17 <X> T_5_24.lc_trk_g3_4
 (17 15)  (251 399)  (251 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (255 399)  (255 399)  routing T_5_24.sp4_r_v_b_47 <X> T_5_24.lc_trk_g3_7
 (22 15)  (256 399)  (256 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (257 399)  (257 399)  routing T_5_24.sp4_v_b_38 <X> T_5_24.lc_trk_g3_6
 (25 15)  (259 399)  (259 399)  routing T_5_24.sp4_v_b_38 <X> T_5_24.lc_trk_g3_6


LogicTile_6_24

 (14 0)  (302 384)  (302 384)  routing T_6_24.sp4_v_b_0 <X> T_6_24.lc_trk_g0_0
 (16 1)  (304 385)  (304 385)  routing T_6_24.sp4_v_b_0 <X> T_6_24.lc_trk_g0_0
 (17 1)  (305 385)  (305 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (0 2)  (288 386)  (288 386)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (297 386)  (297 386)  routing T_6_24.sp4_v_b_1 <X> T_6_24.sp4_h_l_36
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 386)  (318 386)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 386)  (321 386)  routing T_6_24.lc_trk_g2_0 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 386)  (325 386)  LC_1 Logic Functioning bit
 (39 2)  (327 386)  (327 386)  LC_1 Logic Functioning bit
 (41 2)  (329 386)  (329 386)  LC_1 Logic Functioning bit
 (43 2)  (331 386)  (331 386)  LC_1 Logic Functioning bit
 (47 2)  (335 386)  (335 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (288 387)  (288 387)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (4 3)  (292 387)  (292 387)  routing T_6_24.sp4_v_b_7 <X> T_6_24.sp4_h_l_37
 (14 3)  (302 387)  (302 387)  routing T_6_24.sp12_h_r_20 <X> T_6_24.lc_trk_g0_4
 (16 3)  (304 387)  (304 387)  routing T_6_24.sp12_h_r_20 <X> T_6_24.lc_trk_g0_4
 (17 3)  (305 387)  (305 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (37 3)  (325 387)  (325 387)  LC_1 Logic Functioning bit
 (39 3)  (327 387)  (327 387)  LC_1 Logic Functioning bit
 (41 3)  (329 387)  (329 387)  LC_1 Logic Functioning bit
 (43 3)  (331 387)  (331 387)  LC_1 Logic Functioning bit
 (11 4)  (299 388)  (299 388)  routing T_6_24.sp4_h_l_46 <X> T_6_24.sp4_v_b_5
 (13 4)  (301 388)  (301 388)  routing T_6_24.sp4_h_l_46 <X> T_6_24.sp4_v_b_5
 (17 4)  (305 388)  (305 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (309 388)  (309 388)  routing T_6_24.wire_logic_cluster/lc_3/out <X> T_6_24.lc_trk_g1_3
 (22 4)  (310 388)  (310 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 388)  (313 388)  routing T_6_24.sp4_h_l_7 <X> T_6_24.lc_trk_g1_2
 (26 4)  (314 388)  (314 388)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (320 388)  (320 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 388)  (321 388)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 388)  (322 388)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 388)  (325 388)  LC_2 Logic Functioning bit
 (39 4)  (327 388)  (327 388)  LC_2 Logic Functioning bit
 (41 4)  (329 388)  (329 388)  LC_2 Logic Functioning bit
 (43 4)  (331 388)  (331 388)  LC_2 Logic Functioning bit
 (48 4)  (336 388)  (336 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (300 389)  (300 389)  routing T_6_24.sp4_h_l_46 <X> T_6_24.sp4_v_b_5
 (22 5)  (310 389)  (310 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (311 389)  (311 389)  routing T_6_24.sp4_h_l_7 <X> T_6_24.lc_trk_g1_2
 (24 5)  (312 389)  (312 389)  routing T_6_24.sp4_h_l_7 <X> T_6_24.lc_trk_g1_2
 (25 5)  (313 389)  (313 389)  routing T_6_24.sp4_h_l_7 <X> T_6_24.lc_trk_g1_2
 (28 5)  (316 389)  (316 389)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 389)  (317 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 389)  (319 389)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 389)  (324 389)  LC_2 Logic Functioning bit
 (38 5)  (326 389)  (326 389)  LC_2 Logic Functioning bit
 (40 5)  (328 389)  (328 389)  LC_2 Logic Functioning bit
 (42 5)  (330 389)  (330 389)  LC_2 Logic Functioning bit
 (51 5)  (339 389)  (339 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (303 390)  (303 390)  routing T_6_24.sp4_h_r_5 <X> T_6_24.lc_trk_g1_5
 (16 6)  (304 390)  (304 390)  routing T_6_24.sp4_h_r_5 <X> T_6_24.lc_trk_g1_5
 (17 6)  (305 390)  (305 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (309 390)  (309 390)  routing T_6_24.wire_logic_cluster/lc_7/out <X> T_6_24.lc_trk_g1_7
 (22 6)  (310 390)  (310 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (315 390)  (315 390)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 390)  (317 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 390)  (319 390)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 390)  (322 390)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 390)  (324 390)  LC_3 Logic Functioning bit
 (38 6)  (326 390)  (326 390)  LC_3 Logic Functioning bit
 (45 6)  (333 390)  (333 390)  LC_3 Logic Functioning bit
 (5 7)  (293 391)  (293 391)  routing T_6_24.sp4_h_l_38 <X> T_6_24.sp4_v_t_38
 (12 7)  (300 391)  (300 391)  routing T_6_24.sp4_h_l_40 <X> T_6_24.sp4_v_t_40
 (17 7)  (305 391)  (305 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (306 391)  (306 391)  routing T_6_24.sp4_h_r_5 <X> T_6_24.lc_trk_g1_5
 (22 7)  (310 391)  (310 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (311 391)  (311 391)  routing T_6_24.sp4_v_b_22 <X> T_6_24.lc_trk_g1_6
 (24 7)  (312 391)  (312 391)  routing T_6_24.sp4_v_b_22 <X> T_6_24.lc_trk_g1_6
 (26 7)  (314 391)  (314 391)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 391)  (315 391)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 391)  (317 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 391)  (318 391)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 391)  (324 391)  LC_3 Logic Functioning bit
 (37 7)  (325 391)  (325 391)  LC_3 Logic Functioning bit
 (38 7)  (326 391)  (326 391)  LC_3 Logic Functioning bit
 (39 7)  (327 391)  (327 391)  LC_3 Logic Functioning bit
 (41 7)  (329 391)  (329 391)  LC_3 Logic Functioning bit
 (43 7)  (331 391)  (331 391)  LC_3 Logic Functioning bit
 (51 7)  (339 391)  (339 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (341 391)  (341 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (302 392)  (302 392)  routing T_6_24.sp4_v_t_21 <X> T_6_24.lc_trk_g2_0
 (22 8)  (310 392)  (310 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (311 392)  (311 392)  routing T_6_24.sp4_v_t_30 <X> T_6_24.lc_trk_g2_3
 (24 8)  (312 392)  (312 392)  routing T_6_24.sp4_v_t_30 <X> T_6_24.lc_trk_g2_3
 (27 8)  (315 392)  (315 392)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 392)  (316 392)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 392)  (319 392)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 392)  (322 392)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 392)  (325 392)  LC_4 Logic Functioning bit
 (39 8)  (327 392)  (327 392)  LC_4 Logic Functioning bit
 (41 8)  (329 392)  (329 392)  LC_4 Logic Functioning bit
 (43 8)  (331 392)  (331 392)  LC_4 Logic Functioning bit
 (14 9)  (302 393)  (302 393)  routing T_6_24.sp4_v_t_21 <X> T_6_24.lc_trk_g2_0
 (16 9)  (304 393)  (304 393)  routing T_6_24.sp4_v_t_21 <X> T_6_24.lc_trk_g2_0
 (17 9)  (305 393)  (305 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (31 9)  (319 393)  (319 393)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 393)  (325 393)  LC_4 Logic Functioning bit
 (39 9)  (327 393)  (327 393)  LC_4 Logic Functioning bit
 (41 9)  (329 393)  (329 393)  LC_4 Logic Functioning bit
 (43 9)  (331 393)  (331 393)  LC_4 Logic Functioning bit
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (299 394)  (299 394)  routing T_6_24.sp4_h_r_2 <X> T_6_24.sp4_v_t_45
 (13 10)  (301 394)  (301 394)  routing T_6_24.sp4_h_r_2 <X> T_6_24.sp4_v_t_45
 (14 10)  (302 394)  (302 394)  routing T_6_24.sp4_v_t_17 <X> T_6_24.lc_trk_g2_4
 (15 10)  (303 394)  (303 394)  routing T_6_24.sp4_v_t_32 <X> T_6_24.lc_trk_g2_5
 (16 10)  (304 394)  (304 394)  routing T_6_24.sp4_v_t_32 <X> T_6_24.lc_trk_g2_5
 (17 10)  (305 394)  (305 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (314 394)  (314 394)  routing T_6_24.lc_trk_g2_5 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 394)  (317 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 394)  (319 394)  routing T_6_24.lc_trk_g0_4 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 394)  (320 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (326 394)  (326 394)  LC_5 Logic Functioning bit
 (39 10)  (327 394)  (327 394)  LC_5 Logic Functioning bit
 (42 10)  (330 394)  (330 394)  LC_5 Logic Functioning bit
 (43 10)  (331 394)  (331 394)  LC_5 Logic Functioning bit
 (50 10)  (338 394)  (338 394)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (299 395)  (299 395)  routing T_6_24.sp4_h_r_0 <X> T_6_24.sp4_h_l_45
 (12 11)  (300 395)  (300 395)  routing T_6_24.sp4_h_r_2 <X> T_6_24.sp4_v_t_45
 (13 11)  (301 395)  (301 395)  routing T_6_24.sp4_h_r_0 <X> T_6_24.sp4_h_l_45
 (16 11)  (304 395)  (304 395)  routing T_6_24.sp4_v_t_17 <X> T_6_24.lc_trk_g2_4
 (17 11)  (305 395)  (305 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 11)  (316 395)  (316 395)  routing T_6_24.lc_trk_g2_5 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 395)  (317 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (324 395)  (324 395)  LC_5 Logic Functioning bit
 (37 11)  (325 395)  (325 395)  LC_5 Logic Functioning bit
 (40 11)  (328 395)  (328 395)  LC_5 Logic Functioning bit
 (41 11)  (329 395)  (329 395)  LC_5 Logic Functioning bit
 (47 11)  (335 395)  (335 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (52 11)  (340 395)  (340 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (292 396)  (292 396)  routing T_6_24.sp4_v_t_44 <X> T_6_24.sp4_v_b_9
 (17 12)  (305 396)  (305 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (313 396)  (313 396)  routing T_6_24.sp4_h_r_34 <X> T_6_24.lc_trk_g3_2
 (27 12)  (315 396)  (315 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 396)  (316 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 396)  (317 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 396)  (318 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 396)  (319 396)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 396)  (320 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 396)  (322 396)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (38 12)  (326 396)  (326 396)  LC_6 Logic Functioning bit
 (39 12)  (327 396)  (327 396)  LC_6 Logic Functioning bit
 (42 12)  (330 396)  (330 396)  LC_6 Logic Functioning bit
 (43 12)  (331 396)  (331 396)  LC_6 Logic Functioning bit
 (51 12)  (339 396)  (339 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (301 397)  (301 397)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_r_11
 (14 13)  (302 397)  (302 397)  routing T_6_24.sp4_h_r_24 <X> T_6_24.lc_trk_g3_0
 (15 13)  (303 397)  (303 397)  routing T_6_24.sp4_h_r_24 <X> T_6_24.lc_trk_g3_0
 (16 13)  (304 397)  (304 397)  routing T_6_24.sp4_h_r_24 <X> T_6_24.lc_trk_g3_0
 (17 13)  (305 397)  (305 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (310 397)  (310 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (311 397)  (311 397)  routing T_6_24.sp4_h_r_34 <X> T_6_24.lc_trk_g3_2
 (24 13)  (312 397)  (312 397)  routing T_6_24.sp4_h_r_34 <X> T_6_24.lc_trk_g3_2
 (27 13)  (315 397)  (315 397)  routing T_6_24.lc_trk_g1_1 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 397)  (317 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 397)  (318 397)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 397)  (320 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (321 397)  (321 397)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.input_2_6
 (34 13)  (322 397)  (322 397)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.input_2_6
 (36 13)  (324 397)  (324 397)  LC_6 Logic Functioning bit
 (37 13)  (325 397)  (325 397)  LC_6 Logic Functioning bit
 (40 13)  (328 397)  (328 397)  LC_6 Logic Functioning bit
 (41 13)  (329 397)  (329 397)  LC_6 Logic Functioning bit
 (21 14)  (309 398)  (309 398)  routing T_6_24.sp4_h_l_34 <X> T_6_24.lc_trk_g3_7
 (22 14)  (310 398)  (310 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 398)  (311 398)  routing T_6_24.sp4_h_l_34 <X> T_6_24.lc_trk_g3_7
 (24 14)  (312 398)  (312 398)  routing T_6_24.sp4_h_l_34 <X> T_6_24.lc_trk_g3_7
 (25 14)  (313 398)  (313 398)  routing T_6_24.rgt_op_6 <X> T_6_24.lc_trk_g3_6
 (27 14)  (315 398)  (315 398)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 398)  (317 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 398)  (318 398)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 398)  (319 398)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 398)  (320 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 398)  (321 398)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 398)  (322 398)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 398)  (324 398)  LC_7 Logic Functioning bit
 (38 14)  (326 398)  (326 398)  LC_7 Logic Functioning bit
 (41 14)  (329 398)  (329 398)  LC_7 Logic Functioning bit
 (43 14)  (331 398)  (331 398)  LC_7 Logic Functioning bit
 (45 14)  (333 398)  (333 398)  LC_7 Logic Functioning bit
 (51 14)  (339 398)  (339 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (300 399)  (300 399)  routing T_6_24.sp4_h_l_46 <X> T_6_24.sp4_v_t_46
 (21 15)  (309 399)  (309 399)  routing T_6_24.sp4_h_l_34 <X> T_6_24.lc_trk_g3_7
 (22 15)  (310 399)  (310 399)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (312 399)  (312 399)  routing T_6_24.rgt_op_6 <X> T_6_24.lc_trk_g3_6
 (26 15)  (314 399)  (314 399)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 399)  (316 399)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 399)  (317 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 399)  (318 399)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 399)  (319 399)  routing T_6_24.lc_trk_g3_7 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 399)  (325 399)  LC_7 Logic Functioning bit
 (39 15)  (327 399)  (327 399)  LC_7 Logic Functioning bit
 (41 15)  (329 399)  (329 399)  LC_7 Logic Functioning bit
 (43 15)  (331 399)  (331 399)  LC_7 Logic Functioning bit


LogicTile_7_24

 (4 0)  (346 384)  (346 384)  routing T_7_24.sp4_v_t_41 <X> T_7_24.sp4_v_b_0
 (6 0)  (348 384)  (348 384)  routing T_7_24.sp4_v_t_41 <X> T_7_24.sp4_v_b_0
 (27 0)  (369 384)  (369 384)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 384)  (370 384)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 384)  (373 384)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 384)  (375 384)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 384)  (376 384)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 384)  (379 384)  LC_0 Logic Functioning bit
 (39 0)  (381 384)  (381 384)  LC_0 Logic Functioning bit
 (41 0)  (383 384)  (383 384)  LC_0 Logic Functioning bit
 (43 0)  (385 384)  (385 384)  LC_0 Logic Functioning bit
 (30 1)  (372 385)  (372 385)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (37 1)  (379 385)  (379 385)  LC_0 Logic Functioning bit
 (39 1)  (381 385)  (381 385)  LC_0 Logic Functioning bit
 (41 1)  (383 385)  (383 385)  LC_0 Logic Functioning bit
 (43 1)  (385 385)  (385 385)  LC_0 Logic Functioning bit
 (0 2)  (342 386)  (342 386)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (350 386)  (350 386)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_h_l_36
 (9 2)  (351 386)  (351 386)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_h_l_36
 (10 2)  (352 386)  (352 386)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_h_l_36
 (17 2)  (359 386)  (359 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (368 386)  (368 386)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 386)  (370 386)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 386)  (371 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 386)  (373 386)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 386)  (374 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 386)  (375 386)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 386)  (376 386)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (380 386)  (380 386)  LC_1 Logic Functioning bit
 (39 2)  (381 386)  (381 386)  LC_1 Logic Functioning bit
 (42 2)  (384 386)  (384 386)  LC_1 Logic Functioning bit
 (43 2)  (385 386)  (385 386)  LC_1 Logic Functioning bit
 (45 2)  (387 386)  (387 386)  LC_1 Logic Functioning bit
 (50 2)  (392 386)  (392 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 387)  (342 387)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (18 3)  (360 387)  (360 387)  routing T_7_24.sp4_r_v_b_29 <X> T_7_24.lc_trk_g0_5
 (22 3)  (364 387)  (364 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (367 387)  (367 387)  routing T_7_24.sp4_r_v_b_30 <X> T_7_24.lc_trk_g0_6
 (26 3)  (368 387)  (368 387)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 387)  (369 387)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 387)  (371 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 387)  (372 387)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 387)  (373 387)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 387)  (378 387)  LC_1 Logic Functioning bit
 (37 3)  (379 387)  (379 387)  LC_1 Logic Functioning bit
 (40 3)  (382 387)  (382 387)  LC_1 Logic Functioning bit
 (41 3)  (383 387)  (383 387)  LC_1 Logic Functioning bit
 (51 3)  (393 387)  (393 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (342 388)  (342 388)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (1 4)  (343 388)  (343 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (355 388)  (355 388)  routing T_7_24.sp4_h_l_40 <X> T_7_24.sp4_v_b_5
 (17 4)  (359 388)  (359 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (368 388)  (368 388)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (31 4)  (373 388)  (373 388)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 388)  (376 388)  routing T_7_24.lc_trk_g1_4 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 388)  (379 388)  LC_2 Logic Functioning bit
 (39 4)  (381 388)  (381 388)  LC_2 Logic Functioning bit
 (41 4)  (383 388)  (383 388)  LC_2 Logic Functioning bit
 (43 4)  (385 388)  (385 388)  LC_2 Logic Functioning bit
 (53 4)  (395 388)  (395 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (342 389)  (342 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (1 5)  (343 389)  (343 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (12 5)  (354 389)  (354 389)  routing T_7_24.sp4_h_l_40 <X> T_7_24.sp4_v_b_5
 (18 5)  (360 389)  (360 389)  routing T_7_24.sp4_r_v_b_25 <X> T_7_24.lc_trk_g1_1
 (28 5)  (370 389)  (370 389)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 389)  (378 389)  LC_2 Logic Functioning bit
 (38 5)  (380 389)  (380 389)  LC_2 Logic Functioning bit
 (40 5)  (382 389)  (382 389)  LC_2 Logic Functioning bit
 (42 5)  (384 389)  (384 389)  LC_2 Logic Functioning bit
 (4 6)  (346 390)  (346 390)  routing T_7_24.sp4_v_b_3 <X> T_7_24.sp4_v_t_38
 (22 6)  (364 390)  (364 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (367 390)  (367 390)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g1_6
 (15 7)  (357 391)  (357 391)  routing T_7_24.sp4_v_t_9 <X> T_7_24.lc_trk_g1_4
 (16 7)  (358 391)  (358 391)  routing T_7_24.sp4_v_t_9 <X> T_7_24.lc_trk_g1_4
 (17 7)  (359 391)  (359 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (364 391)  (364 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (365 391)  (365 391)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g1_6
 (24 7)  (366 391)  (366 391)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g1_6
 (25 7)  (367 391)  (367 391)  routing T_7_24.sp4_h_l_11 <X> T_7_24.lc_trk_g1_6
 (15 8)  (357 392)  (357 392)  routing T_7_24.sp4_h_r_33 <X> T_7_24.lc_trk_g2_1
 (16 8)  (358 392)  (358 392)  routing T_7_24.sp4_h_r_33 <X> T_7_24.lc_trk_g2_1
 (17 8)  (359 392)  (359 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 392)  (360 392)  routing T_7_24.sp4_h_r_33 <X> T_7_24.lc_trk_g2_1
 (25 8)  (367 392)  (367 392)  routing T_7_24.wire_logic_cluster/lc_2/out <X> T_7_24.lc_trk_g2_2
 (22 9)  (364 393)  (364 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (5 10)  (347 394)  (347 394)  routing T_7_24.sp4_v_b_6 <X> T_7_24.sp4_h_l_43
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (354 394)  (354 394)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_h_l_45
 (22 10)  (364 394)  (364 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (365 394)  (365 394)  routing T_7_24.sp12_v_t_12 <X> T_7_24.lc_trk_g2_7
 (27 10)  (369 394)  (369 394)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 394)  (371 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 394)  (372 394)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 394)  (373 394)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 394)  (374 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (377 394)  (377 394)  routing T_7_24.lc_trk_g0_5 <X> T_7_24.input_2_5
 (36 10)  (378 394)  (378 394)  LC_5 Logic Functioning bit
 (37 10)  (379 394)  (379 394)  LC_5 Logic Functioning bit
 (40 10)  (382 394)  (382 394)  LC_5 Logic Functioning bit
 (41 10)  (383 394)  (383 394)  LC_5 Logic Functioning bit
 (45 10)  (387 394)  (387 394)  LC_5 Logic Functioning bit
 (51 10)  (393 394)  (393 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (353 395)  (353 395)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_h_l_45
 (13 11)  (355 395)  (355 395)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_h_l_45
 (17 11)  (359 395)  (359 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (368 395)  (368 395)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 395)  (369 395)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 395)  (370 395)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 395)  (371 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 395)  (372 395)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 395)  (373 395)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 395)  (374 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (380 395)  (380 395)  LC_5 Logic Functioning bit
 (39 11)  (381 395)  (381 395)  LC_5 Logic Functioning bit
 (42 11)  (384 395)  (384 395)  LC_5 Logic Functioning bit
 (43 11)  (385 395)  (385 395)  LC_5 Logic Functioning bit
 (3 12)  (345 396)  (345 396)  routing T_7_24.sp12_v_b_1 <X> T_7_24.sp12_h_r_1
 (4 12)  (346 396)  (346 396)  routing T_7_24.sp4_v_t_36 <X> T_7_24.sp4_v_b_9
 (6 12)  (348 396)  (348 396)  routing T_7_24.sp4_v_t_36 <X> T_7_24.sp4_v_b_9
 (15 12)  (357 396)  (357 396)  routing T_7_24.sp4_h_r_25 <X> T_7_24.lc_trk_g3_1
 (16 12)  (358 396)  (358 396)  routing T_7_24.sp4_h_r_25 <X> T_7_24.lc_trk_g3_1
 (17 12)  (359 396)  (359 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (364 396)  (364 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (367 396)  (367 396)  routing T_7_24.sp4_h_r_34 <X> T_7_24.lc_trk_g3_2
 (28 12)  (370 396)  (370 396)  routing T_7_24.lc_trk_g2_1 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 396)  (371 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 396)  (373 396)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 396)  (374 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 396)  (375 396)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 396)  (380 396)  LC_6 Logic Functioning bit
 (39 12)  (381 396)  (381 396)  LC_6 Logic Functioning bit
 (42 12)  (384 396)  (384 396)  LC_6 Logic Functioning bit
 (43 12)  (385 396)  (385 396)  LC_6 Logic Functioning bit
 (3 13)  (345 397)  (345 397)  routing T_7_24.sp12_v_b_1 <X> T_7_24.sp12_h_r_1
 (18 13)  (360 397)  (360 397)  routing T_7_24.sp4_h_r_25 <X> T_7_24.lc_trk_g3_1
 (21 13)  (363 397)  (363 397)  routing T_7_24.sp4_r_v_b_43 <X> T_7_24.lc_trk_g3_3
 (22 13)  (364 397)  (364 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 397)  (365 397)  routing T_7_24.sp4_h_r_34 <X> T_7_24.lc_trk_g3_2
 (24 13)  (366 397)  (366 397)  routing T_7_24.sp4_h_r_34 <X> T_7_24.lc_trk_g3_2
 (27 13)  (369 397)  (369 397)  routing T_7_24.lc_trk_g1_1 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 397)  (371 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 397)  (373 397)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 397)  (374 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (375 397)  (375 397)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.input_2_6
 (34 13)  (376 397)  (376 397)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.input_2_6
 (36 13)  (378 397)  (378 397)  LC_6 Logic Functioning bit
 (37 13)  (379 397)  (379 397)  LC_6 Logic Functioning bit
 (40 13)  (382 397)  (382 397)  LC_6 Logic Functioning bit
 (41 13)  (383 397)  (383 397)  LC_6 Logic Functioning bit
 (12 14)  (354 398)  (354 398)  routing T_7_24.sp4_v_t_46 <X> T_7_24.sp4_h_l_46
 (19 14)  (361 398)  (361 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (363 398)  (363 398)  routing T_7_24.sp4_v_t_18 <X> T_7_24.lc_trk_g3_7
 (22 14)  (364 398)  (364 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (365 398)  (365 398)  routing T_7_24.sp4_v_t_18 <X> T_7_24.lc_trk_g3_7
 (11 15)  (353 399)  (353 399)  routing T_7_24.sp4_v_t_46 <X> T_7_24.sp4_h_l_46
 (15 15)  (357 399)  (357 399)  routing T_7_24.sp4_v_t_33 <X> T_7_24.lc_trk_g3_4
 (16 15)  (358 399)  (358 399)  routing T_7_24.sp4_v_t_33 <X> T_7_24.lc_trk_g3_4
 (17 15)  (359 399)  (359 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


RAM_Tile_8_24

 (13 0)  (409 384)  (409 384)  routing T_8_24.sp4_v_t_39 <X> T_8_24.sp4_v_b_2
 (6 10)  (402 394)  (402 394)  routing T_8_24.sp4_v_b_3 <X> T_8_24.sp4_v_t_43
 (5 11)  (401 395)  (401 395)  routing T_8_24.sp4_v_b_3 <X> T_8_24.sp4_v_t_43
 (8 11)  (404 395)  (404 395)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_42
 (9 11)  (405 395)  (405 395)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_42
 (9 12)  (405 396)  (405 396)  routing T_8_24.sp4_v_t_47 <X> T_8_24.sp4_h_r_10


LogicTile_9_24

 (17 0)  (455 384)  (455 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (465 384)  (465 384)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 384)  (471 384)  routing T_9_24.lc_trk_g2_1 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 384)  (473 384)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.input_2_0
 (14 1)  (452 385)  (452 385)  routing T_9_24.top_op_0 <X> T_9_24.lc_trk_g0_0
 (15 1)  (453 385)  (453 385)  routing T_9_24.top_op_0 <X> T_9_24.lc_trk_g0_0
 (17 1)  (455 385)  (455 385)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (456 385)  (456 385)  routing T_9_24.sp4_r_v_b_34 <X> T_9_24.lc_trk_g0_1
 (27 1)  (465 385)  (465 385)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 385)  (466 385)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 385)  (467 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 385)  (468 385)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 385)  (470 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (472 385)  (472 385)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.input_2_0
 (41 1)  (479 385)  (479 385)  LC_0 Logic Functioning bit
 (52 1)  (490 385)  (490 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (450 386)  (450 386)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_h_l_39
 (15 2)  (453 386)  (453 386)  routing T_9_24.sp12_h_r_5 <X> T_9_24.lc_trk_g0_5
 (17 2)  (455 386)  (455 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (456 386)  (456 386)  routing T_9_24.sp12_h_r_5 <X> T_9_24.lc_trk_g0_5
 (21 2)  (459 386)  (459 386)  routing T_9_24.sp4_h_l_10 <X> T_9_24.lc_trk_g0_7
 (22 2)  (460 386)  (460 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 386)  (461 386)  routing T_9_24.sp4_h_l_10 <X> T_9_24.lc_trk_g0_7
 (24 2)  (462 386)  (462 386)  routing T_9_24.sp4_h_l_10 <X> T_9_24.lc_trk_g0_7
 (31 2)  (469 386)  (469 386)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 386)  (471 386)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 386)  (472 386)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 386)  (479 386)  LC_1 Logic Functioning bit
 (43 2)  (481 386)  (481 386)  LC_1 Logic Functioning bit
 (45 2)  (483 386)  (483 386)  LC_1 Logic Functioning bit
 (46 2)  (484 386)  (484 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (485 386)  (485 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (486 386)  (486 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (438 387)  (438 387)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (11 3)  (449 387)  (449 387)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_h_l_39
 (13 3)  (451 387)  (451 387)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_h_l_39
 (18 3)  (456 387)  (456 387)  routing T_9_24.sp12_h_r_5 <X> T_9_24.lc_trk_g0_5
 (21 3)  (459 387)  (459 387)  routing T_9_24.sp4_h_l_10 <X> T_9_24.lc_trk_g0_7
 (28 3)  (466 387)  (466 387)  routing T_9_24.lc_trk_g2_1 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 387)  (467 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 387)  (469 387)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 387)  (478 387)  LC_1 Logic Functioning bit
 (42 3)  (480 387)  (480 387)  LC_1 Logic Functioning bit
 (44 3)  (482 387)  (482 387)  LC_1 Logic Functioning bit
 (28 4)  (466 388)  (466 388)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 388)  (467 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 388)  (468 388)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 388)  (470 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 388)  (471 388)  routing T_9_24.lc_trk_g2_1 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 388)  (473 388)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.input_2_2
 (22 5)  (460 389)  (460 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 389)  (463 389)  routing T_9_24.sp4_r_v_b_26 <X> T_9_24.lc_trk_g1_2
 (27 5)  (465 389)  (465 389)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 389)  (466 389)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 389)  (467 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 389)  (470 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (472 389)  (472 389)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.input_2_2
 (41 5)  (479 389)  (479 389)  LC_2 Logic Functioning bit
 (48 5)  (486 389)  (486 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (442 390)  (442 390)  routing T_9_24.sp4_v_b_7 <X> T_9_24.sp4_v_t_38
 (6 6)  (444 390)  (444 390)  routing T_9_24.sp4_v_b_7 <X> T_9_24.sp4_v_t_38
 (15 6)  (453 390)  (453 390)  routing T_9_24.sp4_v_b_21 <X> T_9_24.lc_trk_g1_5
 (16 6)  (454 390)  (454 390)  routing T_9_24.sp4_v_b_21 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (459 390)  (459 390)  routing T_9_24.bnr_op_7 <X> T_9_24.lc_trk_g1_7
 (22 6)  (460 390)  (460 390)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (463 390)  (463 390)  routing T_9_24.bnr_op_6 <X> T_9_24.lc_trk_g1_6
 (6 7)  (444 391)  (444 391)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_h_l_38
 (21 7)  (459 391)  (459 391)  routing T_9_24.bnr_op_7 <X> T_9_24.lc_trk_g1_7
 (22 7)  (460 391)  (460 391)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 391)  (463 391)  routing T_9_24.bnr_op_6 <X> T_9_24.lc_trk_g1_6
 (17 8)  (455 392)  (455 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 392)  (456 392)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g2_1
 (29 8)  (467 392)  (467 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 392)  (468 392)  routing T_9_24.lc_trk_g0_5 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 392)  (469 392)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 392)  (474 392)  LC_4 Logic Functioning bit
 (37 8)  (475 392)  (475 392)  LC_4 Logic Functioning bit
 (38 8)  (476 392)  (476 392)  LC_4 Logic Functioning bit
 (39 8)  (477 392)  (477 392)  LC_4 Logic Functioning bit
 (41 8)  (479 392)  (479 392)  LC_4 Logic Functioning bit
 (42 8)  (480 392)  (480 392)  LC_4 Logic Functioning bit
 (43 8)  (481 392)  (481 392)  LC_4 Logic Functioning bit
 (14 9)  (452 393)  (452 393)  routing T_9_24.sp4_r_v_b_32 <X> T_9_24.lc_trk_g2_0
 (17 9)  (455 393)  (455 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (466 393)  (466 393)  routing T_9_24.lc_trk_g2_0 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 393)  (467 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 393)  (469 393)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 393)  (470 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (474 393)  (474 393)  LC_4 Logic Functioning bit
 (37 9)  (475 393)  (475 393)  LC_4 Logic Functioning bit
 (38 9)  (476 393)  (476 393)  LC_4 Logic Functioning bit
 (39 9)  (477 393)  (477 393)  LC_4 Logic Functioning bit
 (40 9)  (478 393)  (478 393)  LC_4 Logic Functioning bit
 (41 9)  (479 393)  (479 393)  LC_4 Logic Functioning bit
 (42 9)  (480 393)  (480 393)  LC_4 Logic Functioning bit
 (43 9)  (481 393)  (481 393)  LC_4 Logic Functioning bit
 (51 9)  (489 393)  (489 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (446 394)  (446 394)  routing T_9_24.sp4_v_t_42 <X> T_9_24.sp4_h_l_42
 (9 10)  (447 394)  (447 394)  routing T_9_24.sp4_v_t_42 <X> T_9_24.sp4_h_l_42
 (11 10)  (449 394)  (449 394)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45
 (13 10)  (451 394)  (451 394)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45
 (14 10)  (452 394)  (452 394)  routing T_9_24.sp4_h_r_36 <X> T_9_24.lc_trk_g2_4
 (16 10)  (454 394)  (454 394)  routing T_9_24.sp12_v_t_10 <X> T_9_24.lc_trk_g2_5
 (17 10)  (455 394)  (455 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (28 10)  (466 394)  (466 394)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 394)  (467 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 394)  (468 394)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 394)  (469 394)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 394)  (472 394)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 394)  (474 394)  LC_5 Logic Functioning bit
 (37 10)  (475 394)  (475 394)  LC_5 Logic Functioning bit
 (38 10)  (476 394)  (476 394)  LC_5 Logic Functioning bit
 (39 10)  (477 394)  (477 394)  LC_5 Logic Functioning bit
 (41 10)  (479 394)  (479 394)  LC_5 Logic Functioning bit
 (43 10)  (481 394)  (481 394)  LC_5 Logic Functioning bit
 (50 10)  (488 394)  (488 394)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (489 394)  (489 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (442 395)  (442 395)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_h_l_43
 (12 11)  (450 395)  (450 395)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45
 (15 11)  (453 395)  (453 395)  routing T_9_24.sp4_h_r_36 <X> T_9_24.lc_trk_g2_4
 (16 11)  (454 395)  (454 395)  routing T_9_24.sp4_h_r_36 <X> T_9_24.lc_trk_g2_4
 (17 11)  (455 395)  (455 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (460 395)  (460 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 395)  (463 395)  routing T_9_24.sp4_r_v_b_38 <X> T_9_24.lc_trk_g2_6
 (29 11)  (467 395)  (467 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 395)  (468 395)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 395)  (469 395)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 395)  (474 395)  LC_5 Logic Functioning bit
 (37 11)  (475 395)  (475 395)  LC_5 Logic Functioning bit
 (38 11)  (476 395)  (476 395)  LC_5 Logic Functioning bit
 (39 11)  (477 395)  (477 395)  LC_5 Logic Functioning bit
 (40 11)  (478 395)  (478 395)  LC_5 Logic Functioning bit
 (41 11)  (479 395)  (479 395)  LC_5 Logic Functioning bit
 (43 11)  (481 395)  (481 395)  LC_5 Logic Functioning bit
 (51 11)  (489 395)  (489 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (447 396)  (447 396)  routing T_9_24.sp4_v_t_47 <X> T_9_24.sp4_h_r_10
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (464 396)  (464 396)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 396)  (465 396)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 396)  (466 396)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 396)  (467 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 396)  (469 396)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 396)  (472 396)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 396)  (474 396)  LC_6 Logic Functioning bit
 (37 12)  (475 396)  (475 396)  LC_6 Logic Functioning bit
 (41 12)  (479 396)  (479 396)  LC_6 Logic Functioning bit
 (50 12)  (488 396)  (488 396)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (446 397)  (446 397)  routing T_9_24.sp4_v_t_42 <X> T_9_24.sp4_v_b_10
 (10 13)  (448 397)  (448 397)  routing T_9_24.sp4_v_t_42 <X> T_9_24.sp4_v_b_10
 (22 13)  (460 397)  (460 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 397)  (463 397)  routing T_9_24.sp4_r_v_b_42 <X> T_9_24.lc_trk_g3_2
 (27 13)  (465 397)  (465 397)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 397)  (466 397)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 397)  (467 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 397)  (468 397)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 397)  (469 397)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 397)  (474 397)  LC_6 Logic Functioning bit
 (37 13)  (475 397)  (475 397)  LC_6 Logic Functioning bit
 (38 13)  (476 397)  (476 397)  LC_6 Logic Functioning bit
 (0 14)  (438 398)  (438 398)  routing T_9_24.lc_trk_g2_4 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 398)  (439 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 398)  (450 398)  routing T_9_24.sp4_v_b_11 <X> T_9_24.sp4_h_l_46
 (17 14)  (455 398)  (455 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (459 398)  (459 398)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 398)  (461 398)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (27 14)  (465 398)  (465 398)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 398)  (467 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 398)  (468 398)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 398)  (471 398)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 398)  (472 398)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 398)  (475 398)  LC_7 Logic Functioning bit
 (39 14)  (477 398)  (477 398)  LC_7 Logic Functioning bit
 (51 14)  (489 398)  (489 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (439 399)  (439 399)  routing T_9_24.lc_trk_g2_4 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (18 15)  (456 399)  (456 399)  routing T_9_24.sp4_r_v_b_45 <X> T_9_24.lc_trk_g3_5
 (21 15)  (459 399)  (459 399)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g3_7
 (37 15)  (475 399)  (475 399)  LC_7 Logic Functioning bit
 (39 15)  (477 399)  (477 399)  LC_7 Logic Functioning bit
 (48 15)  (486 399)  (486 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (489 399)  (489 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_24

 (5 0)  (497 384)  (497 384)  routing T_10_24.sp4_v_b_6 <X> T_10_24.sp4_h_r_0
 (11 0)  (503 384)  (503 384)  routing T_10_24.sp4_v_t_43 <X> T_10_24.sp4_v_b_2
 (13 0)  (505 384)  (505 384)  routing T_10_24.sp4_v_t_43 <X> T_10_24.sp4_v_b_2
 (14 0)  (506 384)  (506 384)  routing T_10_24.wire_logic_cluster/lc_0/out <X> T_10_24.lc_trk_g0_0
 (21 0)  (513 384)  (513 384)  routing T_10_24.bnr_op_3 <X> T_10_24.lc_trk_g0_3
 (22 0)  (514 384)  (514 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (519 384)  (519 384)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 384)  (521 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 384)  (528 384)  LC_0 Logic Functioning bit
 (38 0)  (530 384)  (530 384)  LC_0 Logic Functioning bit
 (45 0)  (537 384)  (537 384)  LC_0 Logic Functioning bit
 (4 1)  (496 385)  (496 385)  routing T_10_24.sp4_v_b_6 <X> T_10_24.sp4_h_r_0
 (6 1)  (498 385)  (498 385)  routing T_10_24.sp4_v_b_6 <X> T_10_24.sp4_h_r_0
 (17 1)  (509 385)  (509 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (513 385)  (513 385)  routing T_10_24.bnr_op_3 <X> T_10_24.lc_trk_g0_3
 (29 1)  (521 385)  (521 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 385)  (522 385)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 385)  (523 385)  routing T_10_24.lc_trk_g0_3 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 385)  (528 385)  LC_0 Logic Functioning bit
 (37 1)  (529 385)  (529 385)  LC_0 Logic Functioning bit
 (38 1)  (530 385)  (530 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (40 1)  (532 385)  (532 385)  LC_0 Logic Functioning bit
 (42 1)  (534 385)  (534 385)  LC_0 Logic Functioning bit
 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (498 386)  (498 386)  routing T_10_24.sp4_v_b_9 <X> T_10_24.sp4_v_t_37
 (9 2)  (501 386)  (501 386)  routing T_10_24.sp4_v_b_1 <X> T_10_24.sp4_h_l_36
 (27 2)  (519 386)  (519 386)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 386)  (520 386)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 386)  (523 386)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 386)  (526 386)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 386)  (528 386)  LC_1 Logic Functioning bit
 (37 2)  (529 386)  (529 386)  LC_1 Logic Functioning bit
 (38 2)  (530 386)  (530 386)  LC_1 Logic Functioning bit
 (39 2)  (531 386)  (531 386)  LC_1 Logic Functioning bit
 (41 2)  (533 386)  (533 386)  LC_1 Logic Functioning bit
 (43 2)  (535 386)  (535 386)  LC_1 Logic Functioning bit
 (0 3)  (492 387)  (492 387)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (4 3)  (496 387)  (496 387)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_h_l_37
 (5 3)  (497 387)  (497 387)  routing T_10_24.sp4_v_b_9 <X> T_10_24.sp4_v_t_37
 (30 3)  (522 387)  (522 387)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 387)  (528 387)  LC_1 Logic Functioning bit
 (37 3)  (529 387)  (529 387)  LC_1 Logic Functioning bit
 (38 3)  (530 387)  (530 387)  LC_1 Logic Functioning bit
 (39 3)  (531 387)  (531 387)  LC_1 Logic Functioning bit
 (41 3)  (533 387)  (533 387)  LC_1 Logic Functioning bit
 (43 3)  (535 387)  (535 387)  LC_1 Logic Functioning bit
 (25 4)  (517 388)  (517 388)  routing T_10_24.sp4_h_l_7 <X> T_10_24.lc_trk_g1_2
 (26 4)  (518 388)  (518 388)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 388)  (520 388)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 388)  (525 388)  routing T_10_24.lc_trk_g2_1 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 388)  (528 388)  LC_2 Logic Functioning bit
 (38 4)  (530 388)  (530 388)  LC_2 Logic Functioning bit
 (22 5)  (514 389)  (514 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (515 389)  (515 389)  routing T_10_24.sp4_h_l_7 <X> T_10_24.lc_trk_g1_2
 (24 5)  (516 389)  (516 389)  routing T_10_24.sp4_h_l_7 <X> T_10_24.lc_trk_g1_2
 (25 5)  (517 389)  (517 389)  routing T_10_24.sp4_h_l_7 <X> T_10_24.lc_trk_g1_2
 (27 5)  (519 389)  (519 389)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 389)  (520 389)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 389)  (521 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 389)  (522 389)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (12 6)  (504 390)  (504 390)  routing T_10_24.sp4_v_b_5 <X> T_10_24.sp4_h_l_40
 (15 6)  (507 390)  (507 390)  routing T_10_24.lft_op_5 <X> T_10_24.lc_trk_g1_5
 (17 6)  (509 390)  (509 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 390)  (510 390)  routing T_10_24.lft_op_5 <X> T_10_24.lc_trk_g1_5
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 390)  (516 390)  routing T_10_24.bot_op_7 <X> T_10_24.lc_trk_g1_7
 (25 6)  (517 390)  (517 390)  routing T_10_24.sp12_h_l_5 <X> T_10_24.lc_trk_g1_6
 (26 6)  (518 390)  (518 390)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 390)  (523 390)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 390)  (525 390)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 390)  (526 390)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 390)  (528 390)  LC_3 Logic Functioning bit
 (38 6)  (530 390)  (530 390)  LC_3 Logic Functioning bit
 (42 6)  (534 390)  (534 390)  LC_3 Logic Functioning bit
 (43 6)  (535 390)  (535 390)  LC_3 Logic Functioning bit
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (516 391)  (516 391)  routing T_10_24.sp12_h_l_5 <X> T_10_24.lc_trk_g1_6
 (25 7)  (517 391)  (517 391)  routing T_10_24.sp12_h_l_5 <X> T_10_24.lc_trk_g1_6
 (28 7)  (520 391)  (520 391)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 391)  (521 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 391)  (524 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 391)  (525 391)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.input_2_3
 (35 7)  (527 391)  (527 391)  routing T_10_24.lc_trk_g2_3 <X> T_10_24.input_2_3
 (37 7)  (529 391)  (529 391)  LC_3 Logic Functioning bit
 (38 7)  (530 391)  (530 391)  LC_3 Logic Functioning bit
 (42 7)  (534 391)  (534 391)  LC_3 Logic Functioning bit
 (43 7)  (535 391)  (535 391)  LC_3 Logic Functioning bit
 (15 8)  (507 392)  (507 392)  routing T_10_24.sp4_h_r_41 <X> T_10_24.lc_trk_g2_1
 (16 8)  (508 392)  (508 392)  routing T_10_24.sp4_h_r_41 <X> T_10_24.lc_trk_g2_1
 (17 8)  (509 392)  (509 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 392)  (510 392)  routing T_10_24.sp4_h_r_41 <X> T_10_24.lc_trk_g2_1
 (22 8)  (514 392)  (514 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (515 392)  (515 392)  routing T_10_24.sp12_v_b_11 <X> T_10_24.lc_trk_g2_3
 (25 8)  (517 392)  (517 392)  routing T_10_24.rgt_op_2 <X> T_10_24.lc_trk_g2_2
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 392)  (520 392)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 392)  (523 392)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 392)  (526 392)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 392)  (527 392)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.input_2_4
 (42 8)  (534 392)  (534 392)  LC_4 Logic Functioning bit
 (14 9)  (506 393)  (506 393)  routing T_10_24.tnl_op_0 <X> T_10_24.lc_trk_g2_0
 (15 9)  (507 393)  (507 393)  routing T_10_24.tnl_op_0 <X> T_10_24.lc_trk_g2_0
 (17 9)  (509 393)  (509 393)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (510 393)  (510 393)  routing T_10_24.sp4_h_r_41 <X> T_10_24.lc_trk_g2_1
 (22 9)  (514 393)  (514 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 393)  (516 393)  routing T_10_24.rgt_op_2 <X> T_10_24.lc_trk_g2_2
 (28 9)  (520 393)  (520 393)  routing T_10_24.lc_trk_g2_0 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 393)  (523 393)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 393)  (524 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (526 393)  (526 393)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.input_2_4
 (35 9)  (527 393)  (527 393)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.input_2_4
 (53 9)  (545 393)  (545 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (507 394)  (507 394)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (16 10)  (508 394)  (508 394)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (17 10)  (509 394)  (509 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (517 394)  (517 394)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (26 10)  (518 394)  (518 394)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (32 10)  (524 394)  (524 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 394)  (525 394)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 394)  (528 394)  LC_5 Logic Functioning bit
 (38 10)  (530 394)  (530 394)  LC_5 Logic Functioning bit
 (39 10)  (531 394)  (531 394)  LC_5 Logic Functioning bit
 (43 10)  (535 394)  (535 394)  LC_5 Logic Functioning bit
 (18 11)  (510 395)  (510 395)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (22 11)  (514 395)  (514 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 395)  (515 395)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (25 11)  (517 395)  (517 395)  routing T_10_24.sp4_v_b_38 <X> T_10_24.lc_trk_g2_6
 (26 11)  (518 395)  (518 395)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 395)  (519 395)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 395)  (520 395)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 395)  (521 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 395)  (523 395)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 395)  (524 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (525 395)  (525 395)  routing T_10_24.lc_trk_g2_1 <X> T_10_24.input_2_5
 (37 11)  (529 395)  (529 395)  LC_5 Logic Functioning bit
 (38 11)  (530 395)  (530 395)  LC_5 Logic Functioning bit
 (39 11)  (531 395)  (531 395)  LC_5 Logic Functioning bit
 (42 11)  (534 395)  (534 395)  LC_5 Logic Functioning bit
 (14 12)  (506 396)  (506 396)  routing T_10_24.sp4_v_t_21 <X> T_10_24.lc_trk_g3_0
 (22 12)  (514 396)  (514 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (517 396)  (517 396)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g3_2
 (26 12)  (518 396)  (518 396)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 396)  (525 396)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 396)  (526 396)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (37 12)  (529 396)  (529 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (40 12)  (532 396)  (532 396)  LC_6 Logic Functioning bit
 (42 12)  (534 396)  (534 396)  LC_6 Logic Functioning bit
 (50 12)  (542 396)  (542 396)  Cascade bit: LH_LC06_inmux02_5

 (9 13)  (501 397)  (501 397)  routing T_10_24.sp4_v_t_47 <X> T_10_24.sp4_v_b_10
 (14 13)  (506 397)  (506 397)  routing T_10_24.sp4_v_t_21 <X> T_10_24.lc_trk_g3_0
 (16 13)  (508 397)  (508 397)  routing T_10_24.sp4_v_t_21 <X> T_10_24.lc_trk_g3_0
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (513 397)  (513 397)  routing T_10_24.sp4_r_v_b_43 <X> T_10_24.lc_trk_g3_3
 (22 13)  (514 397)  (514 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (515 397)  (515 397)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g3_2
 (25 13)  (517 397)  (517 397)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g3_2
 (26 13)  (518 397)  (518 397)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 397)  (519 397)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 397)  (523 397)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (37 13)  (529 397)  (529 397)  LC_6 Logic Functioning bit
 (39 13)  (531 397)  (531 397)  LC_6 Logic Functioning bit
 (41 13)  (533 397)  (533 397)  LC_6 Logic Functioning bit
 (43 13)  (535 397)  (535 397)  LC_6 Logic Functioning bit
 (11 14)  (503 398)  (503 398)  routing T_10_24.sp4_v_b_3 <X> T_10_24.sp4_v_t_46
 (13 14)  (505 398)  (505 398)  routing T_10_24.sp4_v_b_3 <X> T_10_24.sp4_v_t_46
 (15 14)  (507 398)  (507 398)  routing T_10_24.sp4_v_t_32 <X> T_10_24.lc_trk_g3_5
 (16 14)  (508 398)  (508 398)  routing T_10_24.sp4_v_t_32 <X> T_10_24.lc_trk_g3_5
 (17 14)  (509 398)  (509 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (19 14)  (511 398)  (511 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (513 398)  (513 398)  routing T_10_24.wire_logic_cluster/lc_7/out <X> T_10_24.lc_trk_g3_7
 (22 14)  (514 398)  (514 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 398)  (519 398)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 398)  (520 398)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 398)  (522 398)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 398)  (523 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 398)  (525 398)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (38 14)  (530 398)  (530 398)  LC_7 Logic Functioning bit
 (42 14)  (534 398)  (534 398)  LC_7 Logic Functioning bit
 (43 14)  (535 398)  (535 398)  LC_7 Logic Functioning bit
 (45 14)  (537 398)  (537 398)  LC_7 Logic Functioning bit
 (50 14)  (542 398)  (542 398)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (514 399)  (514 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 399)  (517 399)  routing T_10_24.sp4_r_v_b_46 <X> T_10_24.lc_trk_g3_6
 (30 15)  (522 399)  (522 399)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 399)  (523 399)  routing T_10_24.lc_trk_g2_6 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 399)  (528 399)  LC_7 Logic Functioning bit
 (38 15)  (530 399)  (530 399)  LC_7 Logic Functioning bit
 (42 15)  (534 399)  (534 399)  LC_7 Logic Functioning bit
 (43 15)  (535 399)  (535 399)  LC_7 Logic Functioning bit
 (46 15)  (538 399)  (538 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_24

 (17 0)  (563 384)  (563 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 384)  (564 384)  routing T_11_24.wire_logic_cluster/lc_1/out <X> T_11_24.lc_trk_g0_1
 (21 0)  (567 384)  (567 384)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g0_3
 (22 0)  (568 384)  (568 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 384)  (570 384)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g0_3
 (26 0)  (572 384)  (572 384)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 384)  (573 384)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 384)  (579 384)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 384)  (580 384)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 384)  (582 384)  LC_0 Logic Functioning bit
 (38 0)  (584 384)  (584 384)  LC_0 Logic Functioning bit
 (45 0)  (591 384)  (591 384)  LC_0 Logic Functioning bit
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 385)  (569 385)  routing T_11_24.sp4_h_r_2 <X> T_11_24.lc_trk_g0_2
 (24 1)  (570 385)  (570 385)  routing T_11_24.sp4_h_r_2 <X> T_11_24.lc_trk_g0_2
 (25 1)  (571 385)  (571 385)  routing T_11_24.sp4_h_r_2 <X> T_11_24.lc_trk_g0_2
 (26 1)  (572 385)  (572 385)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 385)  (573 385)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 385)  (574 385)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 385)  (582 385)  LC_0 Logic Functioning bit
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (38 1)  (584 385)  (584 385)  LC_0 Logic Functioning bit
 (39 1)  (585 385)  (585 385)  LC_0 Logic Functioning bit
 (41 1)  (587 385)  (587 385)  LC_0 Logic Functioning bit
 (43 1)  (589 385)  (589 385)  LC_0 Logic Functioning bit
 (48 1)  (594 385)  (594 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (561 386)  (561 386)  routing T_11_24.sp4_h_r_13 <X> T_11_24.lc_trk_g0_5
 (16 2)  (562 386)  (562 386)  routing T_11_24.sp4_h_r_13 <X> T_11_24.lc_trk_g0_5
 (17 2)  (563 386)  (563 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 386)  (564 386)  routing T_11_24.sp4_h_r_13 <X> T_11_24.lc_trk_g0_5
 (27 2)  (573 386)  (573 386)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 386)  (574 386)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 386)  (576 386)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 386)  (577 386)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (45 2)  (591 386)  (591 386)  LC_1 Logic Functioning bit
 (48 2)  (594 386)  (594 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (546 387)  (546 387)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 387)  (576 387)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 387)  (582 387)  LC_1 Logic Functioning bit
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (40 3)  (586 387)  (586 387)  LC_1 Logic Functioning bit
 (42 3)  (588 387)  (588 387)  LC_1 Logic Functioning bit
 (14 4)  (560 388)  (560 388)  routing T_11_24.wire_logic_cluster/lc_0/out <X> T_11_24.lc_trk_g1_0
 (15 4)  (561 388)  (561 388)  routing T_11_24.sp4_h_r_9 <X> T_11_24.lc_trk_g1_1
 (16 4)  (562 388)  (562 388)  routing T_11_24.sp4_h_r_9 <X> T_11_24.lc_trk_g1_1
 (17 4)  (563 388)  (563 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 388)  (564 388)  routing T_11_24.sp4_h_r_9 <X> T_11_24.lc_trk_g1_1
 (25 4)  (571 388)  (571 388)  routing T_11_24.sp4_h_r_10 <X> T_11_24.lc_trk_g1_2
 (28 4)  (574 388)  (574 388)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 388)  (575 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 388)  (576 388)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 388)  (582 388)  LC_2 Logic Functioning bit
 (37 4)  (583 388)  (583 388)  LC_2 Logic Functioning bit
 (38 4)  (584 388)  (584 388)  LC_2 Logic Functioning bit
 (41 4)  (587 388)  (587 388)  LC_2 Logic Functioning bit
 (17 5)  (563 389)  (563 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 389)  (568 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 389)  (569 389)  routing T_11_24.sp4_h_r_10 <X> T_11_24.lc_trk_g1_2
 (24 5)  (570 389)  (570 389)  routing T_11_24.sp4_h_r_10 <X> T_11_24.lc_trk_g1_2
 (27 5)  (573 389)  (573 389)  routing T_11_24.lc_trk_g1_1 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 389)  (577 389)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 389)  (578 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 389)  (579 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.input_2_2
 (35 5)  (581 389)  (581 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.input_2_2
 (36 5)  (582 389)  (582 389)  LC_2 Logic Functioning bit
 (37 5)  (583 389)  (583 389)  LC_2 Logic Functioning bit
 (39 5)  (585 389)  (585 389)  LC_2 Logic Functioning bit
 (41 5)  (587 389)  (587 389)  LC_2 Logic Functioning bit
 (8 6)  (554 390)  (554 390)  routing T_11_24.sp4_v_t_47 <X> T_11_24.sp4_h_l_41
 (9 6)  (555 390)  (555 390)  routing T_11_24.sp4_v_t_47 <X> T_11_24.sp4_h_l_41
 (10 6)  (556 390)  (556 390)  routing T_11_24.sp4_v_t_47 <X> T_11_24.sp4_h_l_41
 (13 6)  (559 390)  (559 390)  routing T_11_24.sp4_h_r_5 <X> T_11_24.sp4_v_t_40
 (14 6)  (560 390)  (560 390)  routing T_11_24.wire_logic_cluster/lc_4/out <X> T_11_24.lc_trk_g1_4
 (21 6)  (567 390)  (567 390)  routing T_11_24.wire_logic_cluster/lc_7/out <X> T_11_24.lc_trk_g1_7
 (22 6)  (568 390)  (568 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 390)  (571 390)  routing T_11_24.bnr_op_6 <X> T_11_24.lc_trk_g1_6
 (26 6)  (572 390)  (572 390)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 390)  (574 390)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 390)  (577 390)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 390)  (579 390)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 390)  (580 390)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (38 6)  (584 390)  (584 390)  LC_3 Logic Functioning bit
 (41 6)  (587 390)  (587 390)  LC_3 Logic Functioning bit
 (43 6)  (589 390)  (589 390)  LC_3 Logic Functioning bit
 (45 6)  (591 390)  (591 390)  LC_3 Logic Functioning bit
 (12 7)  (558 391)  (558 391)  routing T_11_24.sp4_h_r_5 <X> T_11_24.sp4_v_t_40
 (17 7)  (563 391)  (563 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 391)  (568 391)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 391)  (571 391)  routing T_11_24.bnr_op_6 <X> T_11_24.lc_trk_g1_6
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 391)  (576 391)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 391)  (577 391)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (39 7)  (585 391)  (585 391)  LC_3 Logic Functioning bit
 (41 7)  (587 391)  (587 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (52 7)  (598 391)  (598 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (550 392)  (550 392)  routing T_11_24.sp4_v_t_47 <X> T_11_24.sp4_v_b_6
 (6 8)  (552 392)  (552 392)  routing T_11_24.sp4_v_t_47 <X> T_11_24.sp4_v_b_6
 (26 8)  (572 392)  (572 392)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 392)  (573 392)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 392)  (576 392)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 392)  (579 392)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 392)  (580 392)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (38 8)  (584 392)  (584 392)  LC_4 Logic Functioning bit
 (45 8)  (591 392)  (591 392)  LC_4 Logic Functioning bit
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 393)  (571 393)  routing T_11_24.sp4_r_v_b_34 <X> T_11_24.lc_trk_g2_2
 (26 9)  (572 393)  (572 393)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 393)  (573 393)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 393)  (574 393)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 393)  (577 393)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 393)  (582 393)  LC_4 Logic Functioning bit
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (38 9)  (584 393)  (584 393)  LC_4 Logic Functioning bit
 (39 9)  (585 393)  (585 393)  LC_4 Logic Functioning bit
 (41 9)  (587 393)  (587 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (52 9)  (598 393)  (598 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (560 394)  (560 394)  routing T_11_24.bnl_op_4 <X> T_11_24.lc_trk_g2_4
 (16 10)  (562 394)  (562 394)  routing T_11_24.sp12_v_b_21 <X> T_11_24.lc_trk_g2_5
 (17 10)  (563 394)  (563 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (19 10)  (565 394)  (565 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (567 394)  (567 394)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g2_7
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 394)  (569 394)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g2_7
 (25 10)  (571 394)  (571 394)  routing T_11_24.wire_logic_cluster/lc_6/out <X> T_11_24.lc_trk_g2_6
 (26 10)  (572 394)  (572 394)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 394)  (573 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 394)  (574 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (43 10)  (589 394)  (589 394)  LC_5 Logic Functioning bit
 (45 10)  (591 394)  (591 394)  LC_5 Logic Functioning bit
 (14 11)  (560 395)  (560 395)  routing T_11_24.bnl_op_4 <X> T_11_24.lc_trk_g2_4
 (17 11)  (563 395)  (563 395)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (564 395)  (564 395)  routing T_11_24.sp12_v_b_21 <X> T_11_24.lc_trk_g2_5
 (21 11)  (567 395)  (567 395)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g2_7
 (22 11)  (568 395)  (568 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 395)  (572 395)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 395)  (573 395)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 395)  (577 395)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 395)  (580 395)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.input_2_5
 (35 11)  (581 395)  (581 395)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (38 11)  (584 395)  (584 395)  LC_5 Logic Functioning bit
 (42 11)  (588 395)  (588 395)  LC_5 Logic Functioning bit
 (46 11)  (592 395)  (592 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (597 395)  (597 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (560 396)  (560 396)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (15 12)  (561 396)  (561 396)  routing T_11_24.tnr_op_1 <X> T_11_24.lc_trk_g3_1
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (567 396)  (567 396)  routing T_11_24.wire_logic_cluster/lc_3/out <X> T_11_24.lc_trk_g3_3
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (571 396)  (571 396)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (26 12)  (572 396)  (572 396)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 396)  (573 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 396)  (574 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 396)  (576 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 396)  (577 396)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (38 12)  (584 396)  (584 396)  LC_6 Logic Functioning bit
 (43 12)  (589 396)  (589 396)  LC_6 Logic Functioning bit
 (45 12)  (591 396)  (591 396)  LC_6 Logic Functioning bit
 (47 12)  (593 396)  (593 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (560 397)  (560 397)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (16 13)  (562 397)  (562 397)  routing T_11_24.sp4_v_t_21 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (568 397)  (568 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 397)  (569 397)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (24 13)  (570 397)  (570 397)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (26 13)  (572 397)  (572 397)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 397)  (574 397)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 397)  (576 397)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 397)  (577 397)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 397)  (578 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 397)  (581 397)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.input_2_6
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (39 13)  (585 397)  (585 397)  LC_6 Logic Functioning bit
 (43 13)  (589 397)  (589 397)  LC_6 Logic Functioning bit
 (51 13)  (597 397)  (597 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (567 398)  (567 398)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g3_7
 (22 14)  (568 398)  (568 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 398)  (569 398)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g3_7
 (25 14)  (571 398)  (571 398)  routing T_11_24.rgt_op_6 <X> T_11_24.lc_trk_g3_6
 (26 14)  (572 398)  (572 398)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 398)  (573 398)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 398)  (576 398)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 398)  (577 398)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 398)  (579 398)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 398)  (582 398)  LC_7 Logic Functioning bit
 (38 14)  (584 398)  (584 398)  LC_7 Logic Functioning bit
 (45 14)  (591 398)  (591 398)  LC_7 Logic Functioning bit
 (21 15)  (567 399)  (567 399)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g3_7
 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 399)  (570 399)  routing T_11_24.rgt_op_6 <X> T_11_24.lc_trk_g3_6
 (26 15)  (572 399)  (572 399)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 399)  (574 399)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 399)  (576 399)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 399)  (582 399)  LC_7 Logic Functioning bit
 (37 15)  (583 399)  (583 399)  LC_7 Logic Functioning bit
 (38 15)  (584 399)  (584 399)  LC_7 Logic Functioning bit
 (39 15)  (585 399)  (585 399)  LC_7 Logic Functioning bit
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (8 0)  (608 384)  (608 384)  routing T_12_24.sp4_v_b_1 <X> T_12_24.sp4_h_r_1
 (9 0)  (609 384)  (609 384)  routing T_12_24.sp4_v_b_1 <X> T_12_24.sp4_h_r_1
 (28 0)  (628 384)  (628 384)  routing T_12_24.lc_trk_g2_1 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 384)  (629 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 384)  (632 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 384)  (636 384)  LC_0 Logic Functioning bit
 (39 0)  (639 384)  (639 384)  LC_0 Logic Functioning bit
 (41 0)  (641 384)  (641 384)  LC_0 Logic Functioning bit
 (42 0)  (642 384)  (642 384)  LC_0 Logic Functioning bit
 (44 0)  (644 384)  (644 384)  LC_0 Logic Functioning bit
 (36 1)  (636 385)  (636 385)  LC_0 Logic Functioning bit
 (39 1)  (639 385)  (639 385)  LC_0 Logic Functioning bit
 (41 1)  (641 385)  (641 385)  LC_0 Logic Functioning bit
 (42 1)  (642 385)  (642 385)  LC_0 Logic Functioning bit
 (50 1)  (650 385)  (650 385)  Carry_In_Mux bit 

 (14 2)  (614 386)  (614 386)  routing T_12_24.sp4_h_l_1 <X> T_12_24.lc_trk_g0_4
 (22 2)  (622 386)  (622 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 386)  (624 386)  routing T_12_24.bot_op_7 <X> T_12_24.lc_trk_g0_7
 (28 2)  (628 386)  (628 386)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 386)  (636 386)  LC_1 Logic Functioning bit
 (39 2)  (639 386)  (639 386)  LC_1 Logic Functioning bit
 (41 2)  (641 386)  (641 386)  LC_1 Logic Functioning bit
 (42 2)  (642 386)  (642 386)  LC_1 Logic Functioning bit
 (44 2)  (644 386)  (644 386)  LC_1 Logic Functioning bit
 (8 3)  (608 387)  (608 387)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_v_t_36
 (9 3)  (609 387)  (609 387)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_v_t_36
 (10 3)  (610 387)  (610 387)  routing T_12_24.sp4_h_r_7 <X> T_12_24.sp4_v_t_36
 (15 3)  (615 387)  (615 387)  routing T_12_24.sp4_h_l_1 <X> T_12_24.lc_trk_g0_4
 (16 3)  (616 387)  (616 387)  routing T_12_24.sp4_h_l_1 <X> T_12_24.lc_trk_g0_4
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (630 387)  (630 387)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 387)  (636 387)  LC_1 Logic Functioning bit
 (39 3)  (639 387)  (639 387)  LC_1 Logic Functioning bit
 (41 3)  (641 387)  (641 387)  LC_1 Logic Functioning bit
 (42 3)  (642 387)  (642 387)  LC_1 Logic Functioning bit
 (14 4)  (614 388)  (614 388)  routing T_12_24.bnr_op_0 <X> T_12_24.lc_trk_g1_0
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 388)  (630 388)  routing T_12_24.lc_trk_g0_7 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 388)  (636 388)  LC_2 Logic Functioning bit
 (39 4)  (639 388)  (639 388)  LC_2 Logic Functioning bit
 (41 4)  (641 388)  (641 388)  LC_2 Logic Functioning bit
 (42 4)  (642 388)  (642 388)  LC_2 Logic Functioning bit
 (44 4)  (644 388)  (644 388)  LC_2 Logic Functioning bit
 (14 5)  (614 389)  (614 389)  routing T_12_24.bnr_op_0 <X> T_12_24.lc_trk_g1_0
 (17 5)  (617 389)  (617 389)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (30 5)  (630 389)  (630 389)  routing T_12_24.lc_trk_g0_7 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 389)  (636 389)  LC_2 Logic Functioning bit
 (39 5)  (639 389)  (639 389)  LC_2 Logic Functioning bit
 (41 5)  (641 389)  (641 389)  LC_2 Logic Functioning bit
 (42 5)  (642 389)  (642 389)  LC_2 Logic Functioning bit
 (14 6)  (614 390)  (614 390)  routing T_12_24.bnr_op_4 <X> T_12_24.lc_trk_g1_4
 (15 6)  (615 390)  (615 390)  routing T_12_24.bot_op_5 <X> T_12_24.lc_trk_g1_5
 (17 6)  (617 390)  (617 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (625 390)  (625 390)  routing T_12_24.lft_op_6 <X> T_12_24.lc_trk_g1_6
 (27 6)  (627 390)  (627 390)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 390)  (630 390)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 390)  (636 390)  LC_3 Logic Functioning bit
 (39 6)  (639 390)  (639 390)  LC_3 Logic Functioning bit
 (41 6)  (641 390)  (641 390)  LC_3 Logic Functioning bit
 (42 6)  (642 390)  (642 390)  LC_3 Logic Functioning bit
 (44 6)  (644 390)  (644 390)  LC_3 Logic Functioning bit
 (11 7)  (611 391)  (611 391)  routing T_12_24.sp4_h_r_5 <X> T_12_24.sp4_h_l_40
 (14 7)  (614 391)  (614 391)  routing T_12_24.bnr_op_4 <X> T_12_24.lc_trk_g1_4
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (622 391)  (622 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 391)  (624 391)  routing T_12_24.lft_op_6 <X> T_12_24.lc_trk_g1_6
 (36 7)  (636 391)  (636 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (41 7)  (641 391)  (641 391)  LC_3 Logic Functioning bit
 (42 7)  (642 391)  (642 391)  LC_3 Logic Functioning bit
 (15 8)  (615 392)  (615 392)  routing T_12_24.rgt_op_1 <X> T_12_24.lc_trk_g2_1
 (17 8)  (617 392)  (617 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 392)  (618 392)  routing T_12_24.rgt_op_1 <X> T_12_24.lc_trk_g2_1
 (25 8)  (625 392)  (625 392)  routing T_12_24.rgt_op_2 <X> T_12_24.lc_trk_g2_2
 (27 8)  (627 392)  (627 392)  routing T_12_24.lc_trk_g1_0 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 392)  (636 392)  LC_4 Logic Functioning bit
 (39 8)  (639 392)  (639 392)  LC_4 Logic Functioning bit
 (41 8)  (641 392)  (641 392)  LC_4 Logic Functioning bit
 (42 8)  (642 392)  (642 392)  LC_4 Logic Functioning bit
 (44 8)  (644 392)  (644 392)  LC_4 Logic Functioning bit
 (22 9)  (622 393)  (622 393)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 393)  (624 393)  routing T_12_24.rgt_op_2 <X> T_12_24.lc_trk_g2_2
 (36 9)  (636 393)  (636 393)  LC_4 Logic Functioning bit
 (39 9)  (639 393)  (639 393)  LC_4 Logic Functioning bit
 (41 9)  (641 393)  (641 393)  LC_4 Logic Functioning bit
 (42 9)  (642 393)  (642 393)  LC_4 Logic Functioning bit
 (4 10)  (604 394)  (604 394)  routing T_12_24.sp4_h_r_6 <X> T_12_24.sp4_v_t_43
 (7 10)  (607 394)  (607 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (615 394)  (615 394)  routing T_12_24.rgt_op_5 <X> T_12_24.lc_trk_g2_5
 (17 10)  (617 394)  (617 394)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 394)  (618 394)  routing T_12_24.rgt_op_5 <X> T_12_24.lc_trk_g2_5
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (635 394)  (635 394)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.input_2_5
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (44 10)  (644 394)  (644 394)  LC_5 Logic Functioning bit
 (5 11)  (605 395)  (605 395)  routing T_12_24.sp4_h_r_6 <X> T_12_24.sp4_v_t_43
 (28 11)  (628 395)  (628 395)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 395)  (632 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 395)  (634 395)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.input_2_5
 (39 11)  (639 395)  (639 395)  LC_5 Logic Functioning bit
 (42 11)  (642 395)  (642 395)  LC_5 Logic Functioning bit
 (12 12)  (612 396)  (612 396)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_h_r_11
 (27 12)  (627 396)  (627 396)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 396)  (629 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 396)  (630 396)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (39 12)  (639 396)  (639 396)  LC_6 Logic Functioning bit
 (41 12)  (641 396)  (641 396)  LC_6 Logic Functioning bit
 (42 12)  (642 396)  (642 396)  LC_6 Logic Functioning bit
 (44 12)  (644 396)  (644 396)  LC_6 Logic Functioning bit
 (11 13)  (611 397)  (611 397)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_h_r_11
 (13 13)  (613 397)  (613 397)  routing T_12_24.sp4_v_b_5 <X> T_12_24.sp4_h_r_11
 (30 13)  (630 397)  (630 397)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (39 13)  (639 397)  (639 397)  LC_6 Logic Functioning bit
 (41 13)  (641 397)  (641 397)  LC_6 Logic Functioning bit
 (42 13)  (642 397)  (642 397)  LC_6 Logic Functioning bit
 (4 14)  (604 398)  (604 398)  routing T_12_24.sp4_v_b_9 <X> T_12_24.sp4_v_t_44
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 398)  (630 398)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 398)  (636 398)  LC_7 Logic Functioning bit
 (39 14)  (639 398)  (639 398)  LC_7 Logic Functioning bit
 (41 14)  (641 398)  (641 398)  LC_7 Logic Functioning bit
 (42 14)  (642 398)  (642 398)  LC_7 Logic Functioning bit
 (44 14)  (644 398)  (644 398)  LC_7 Logic Functioning bit
 (36 15)  (636 399)  (636 399)  LC_7 Logic Functioning bit
 (39 15)  (639 399)  (639 399)  LC_7 Logic Functioning bit
 (41 15)  (641 399)  (641 399)  LC_7 Logic Functioning bit
 (42 15)  (642 399)  (642 399)  LC_7 Logic Functioning bit
 (46 15)  (646 399)  (646 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_24

 (14 0)  (668 384)  (668 384)  routing T_13_24.lft_op_0 <X> T_13_24.lc_trk_g0_0
 (21 0)  (675 384)  (675 384)  routing T_13_24.wire_logic_cluster/lc_3/out <X> T_13_24.lc_trk_g0_3
 (22 0)  (676 384)  (676 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (13 1)  (667 385)  (667 385)  routing T_13_24.sp4_v_t_44 <X> T_13_24.sp4_h_r_2
 (15 1)  (669 385)  (669 385)  routing T_13_24.lft_op_0 <X> T_13_24.lc_trk_g0_0
 (17 1)  (671 385)  (671 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (671 386)  (671 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 386)  (672 386)  routing T_13_24.wire_logic_cluster/lc_5/out <X> T_13_24.lc_trk_g0_5
 (21 2)  (675 386)  (675 386)  routing T_13_24.sp4_v_b_7 <X> T_13_24.lc_trk_g0_7
 (22 2)  (676 386)  (676 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 386)  (677 386)  routing T_13_24.sp4_v_b_7 <X> T_13_24.lc_trk_g0_7
 (25 2)  (679 386)  (679 386)  routing T_13_24.sp4_v_t_3 <X> T_13_24.lc_trk_g0_6
 (29 2)  (683 386)  (683 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 386)  (685 386)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 386)  (687 386)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 386)  (689 386)  routing T_13_24.lc_trk_g0_5 <X> T_13_24.input_2_1
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (38 2)  (692 386)  (692 386)  LC_1 Logic Functioning bit
 (40 2)  (694 386)  (694 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (43 2)  (697 386)  (697 386)  LC_1 Logic Functioning bit
 (45 2)  (699 386)  (699 386)  LC_1 Logic Functioning bit
 (46 2)  (700 386)  (700 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 387)  (654 387)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (22 3)  (676 387)  (676 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 387)  (677 387)  routing T_13_24.sp4_v_t_3 <X> T_13_24.lc_trk_g0_6
 (25 3)  (679 387)  (679 387)  routing T_13_24.sp4_v_t_3 <X> T_13_24.lc_trk_g0_6
 (26 3)  (680 387)  (680 387)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 387)  (681 387)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 387)  (685 387)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 387)  (686 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (691 387)  (691 387)  LC_1 Logic Functioning bit
 (39 3)  (693 387)  (693 387)  LC_1 Logic Functioning bit
 (40 3)  (694 387)  (694 387)  LC_1 Logic Functioning bit
 (41 3)  (695 387)  (695 387)  LC_1 Logic Functioning bit
 (43 3)  (697 387)  (697 387)  LC_1 Logic Functioning bit
 (15 4)  (669 388)  (669 388)  routing T_13_24.lft_op_1 <X> T_13_24.lc_trk_g1_1
 (17 4)  (671 388)  (671 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 388)  (672 388)  routing T_13_24.lft_op_1 <X> T_13_24.lc_trk_g1_1
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.bot_op_3 <X> T_13_24.lc_trk_g1_3
 (25 4)  (679 388)  (679 388)  routing T_13_24.sp4_h_l_7 <X> T_13_24.lc_trk_g1_2
 (26 4)  (680 388)  (680 388)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 388)  (681 388)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 388)  (682 388)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 388)  (683 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 388)  (685 388)  routing T_13_24.lc_trk_g0_5 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (37 4)  (691 388)  (691 388)  LC_2 Logic Functioning bit
 (38 4)  (692 388)  (692 388)  LC_2 Logic Functioning bit
 (41 4)  (695 388)  (695 388)  LC_2 Logic Functioning bit
 (43 4)  (697 388)  (697 388)  LC_2 Logic Functioning bit
 (45 4)  (699 388)  (699 388)  LC_2 Logic Functioning bit
 (8 5)  (662 389)  (662 389)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_v_b_4
 (10 5)  (664 389)  (664 389)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_v_b_4
 (15 5)  (669 389)  (669 389)  routing T_13_24.bot_op_0 <X> T_13_24.lc_trk_g1_0
 (17 5)  (671 389)  (671 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (676 389)  (676 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 389)  (677 389)  routing T_13_24.sp4_h_l_7 <X> T_13_24.lc_trk_g1_2
 (24 5)  (678 389)  (678 389)  routing T_13_24.sp4_h_l_7 <X> T_13_24.lc_trk_g1_2
 (25 5)  (679 389)  (679 389)  routing T_13_24.sp4_h_l_7 <X> T_13_24.lc_trk_g1_2
 (26 5)  (680 389)  (680 389)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 389)  (682 389)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 389)  (683 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 389)  (684 389)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 389)  (686 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 389)  (688 389)  routing T_13_24.lc_trk_g1_1 <X> T_13_24.input_2_2
 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (2 6)  (656 390)  (656 390)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (15 6)  (669 390)  (669 390)  routing T_13_24.sp4_h_r_21 <X> T_13_24.lc_trk_g1_5
 (16 6)  (670 390)  (670 390)  routing T_13_24.sp4_h_r_21 <X> T_13_24.lc_trk_g1_5
 (17 6)  (671 390)  (671 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 390)  (672 390)  routing T_13_24.sp4_h_r_21 <X> T_13_24.lc_trk_g1_5
 (21 6)  (675 390)  (675 390)  routing T_13_24.wire_logic_cluster/lc_7/out <X> T_13_24.lc_trk_g1_7
 (22 6)  (676 390)  (676 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 390)  (680 390)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (31 6)  (685 390)  (685 390)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 390)  (686 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 390)  (687 390)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 390)  (690 390)  LC_3 Logic Functioning bit
 (37 6)  (691 390)  (691 390)  LC_3 Logic Functioning bit
 (41 6)  (695 390)  (695 390)  LC_3 Logic Functioning bit
 (43 6)  (697 390)  (697 390)  LC_3 Logic Functioning bit
 (45 6)  (699 390)  (699 390)  LC_3 Logic Functioning bit
 (47 6)  (701 390)  (701 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (672 391)  (672 391)  routing T_13_24.sp4_h_r_21 <X> T_13_24.lc_trk_g1_5
 (22 7)  (676 391)  (676 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 391)  (677 391)  routing T_13_24.sp4_v_b_22 <X> T_13_24.lc_trk_g1_6
 (24 7)  (678 391)  (678 391)  routing T_13_24.sp4_v_b_22 <X> T_13_24.lc_trk_g1_6
 (26 7)  (680 391)  (680 391)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 391)  (681 391)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 391)  (683 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 391)  (685 391)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 391)  (686 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 391)  (689 391)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.input_2_3
 (36 7)  (690 391)  (690 391)  LC_3 Logic Functioning bit
 (37 7)  (691 391)  (691 391)  LC_3 Logic Functioning bit
 (40 7)  (694 391)  (694 391)  LC_3 Logic Functioning bit
 (42 7)  (696 391)  (696 391)  LC_3 Logic Functioning bit
 (11 8)  (665 392)  (665 392)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_v_b_8
 (13 8)  (667 392)  (667 392)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_v_b_8
 (22 8)  (676 392)  (676 392)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 392)  (678 392)  routing T_13_24.tnl_op_3 <X> T_13_24.lc_trk_g2_3
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 392)  (681 392)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 392)  (682 392)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 392)  (688 392)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 392)  (689 392)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.input_2_4
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (37 8)  (691 392)  (691 392)  LC_4 Logic Functioning bit
 (38 8)  (692 392)  (692 392)  LC_4 Logic Functioning bit
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (41 8)  (695 392)  (695 392)  LC_4 Logic Functioning bit
 (42 8)  (696 392)  (696 392)  LC_4 Logic Functioning bit
 (43 8)  (697 392)  (697 392)  LC_4 Logic Functioning bit
 (52 8)  (706 392)  (706 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (658 393)  (658 393)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_h_r_6
 (21 9)  (675 393)  (675 393)  routing T_13_24.tnl_op_3 <X> T_13_24.lc_trk_g2_3
 (26 9)  (680 393)  (680 393)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 393)  (684 393)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 393)  (686 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 393)  (687 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.input_2_4
 (34 9)  (688 393)  (688 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.input_2_4
 (35 9)  (689 393)  (689 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.input_2_4
 (36 9)  (690 393)  (690 393)  LC_4 Logic Functioning bit
 (37 9)  (691 393)  (691 393)  LC_4 Logic Functioning bit
 (38 9)  (692 393)  (692 393)  LC_4 Logic Functioning bit
 (39 9)  (693 393)  (693 393)  LC_4 Logic Functioning bit
 (40 9)  (694 393)  (694 393)  LC_4 Logic Functioning bit
 (41 9)  (695 393)  (695 393)  LC_4 Logic Functioning bit
 (42 9)  (696 393)  (696 393)  LC_4 Logic Functioning bit
 (43 9)  (697 393)  (697 393)  LC_4 Logic Functioning bit
 (6 10)  (660 394)  (660 394)  routing T_13_24.sp4_v_b_3 <X> T_13_24.sp4_v_t_43
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (662 394)  (662 394)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_h_l_42
 (9 10)  (663 394)  (663 394)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_h_l_42
 (10 10)  (664 394)  (664 394)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_h_l_42
 (15 10)  (669 394)  (669 394)  routing T_13_24.rgt_op_5 <X> T_13_24.lc_trk_g2_5
 (17 10)  (671 394)  (671 394)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 394)  (672 394)  routing T_13_24.rgt_op_5 <X> T_13_24.lc_trk_g2_5
 (25 10)  (679 394)  (679 394)  routing T_13_24.bnl_op_6 <X> T_13_24.lc_trk_g2_6
 (26 10)  (680 394)  (680 394)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 394)  (681 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 394)  (682 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (42 10)  (696 394)  (696 394)  LC_5 Logic Functioning bit
 (43 10)  (697 394)  (697 394)  LC_5 Logic Functioning bit
 (46 10)  (700 394)  (700 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (705 394)  (705 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (659 395)  (659 395)  routing T_13_24.sp4_v_b_3 <X> T_13_24.sp4_v_t_43
 (22 11)  (676 395)  (676 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 395)  (679 395)  routing T_13_24.bnl_op_6 <X> T_13_24.lc_trk_g2_6
 (28 11)  (682 395)  (682 395)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 395)  (685 395)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 395)  (686 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 395)  (689 395)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.input_2_5
 (36 11)  (690 395)  (690 395)  LC_5 Logic Functioning bit
 (37 11)  (691 395)  (691 395)  LC_5 Logic Functioning bit
 (38 11)  (692 395)  (692 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (40 11)  (694 395)  (694 395)  LC_5 Logic Functioning bit
 (41 11)  (695 395)  (695 395)  LC_5 Logic Functioning bit
 (42 11)  (696 395)  (696 395)  LC_5 Logic Functioning bit
 (43 11)  (697 395)  (697 395)  LC_5 Logic Functioning bit
 (48 11)  (702 395)  (702 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (706 395)  (706 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (671 396)  (671 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 396)  (672 396)  routing T_13_24.wire_logic_cluster/lc_1/out <X> T_13_24.lc_trk_g3_1
 (25 12)  (679 396)  (679 396)  routing T_13_24.wire_logic_cluster/lc_2/out <X> T_13_24.lc_trk_g3_2
 (26 12)  (680 396)  (680 396)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 396)  (682 396)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 396)  (685 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 396)  (687 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 396)  (688 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 396)  (690 396)  LC_6 Logic Functioning bit
 (38 12)  (692 396)  (692 396)  LC_6 Logic Functioning bit
 (45 12)  (699 396)  (699 396)  LC_6 Logic Functioning bit
 (50 12)  (704 396)  (704 396)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (676 397)  (676 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 397)  (680 397)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 397)  (682 397)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 397)  (683 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 397)  (684 397)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 397)  (685 397)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 397)  (690 397)  LC_6 Logic Functioning bit
 (37 13)  (691 397)  (691 397)  LC_6 Logic Functioning bit
 (39 13)  (693 397)  (693 397)  LC_6 Logic Functioning bit
 (43 13)  (697 397)  (697 397)  LC_6 Logic Functioning bit
 (21 14)  (675 398)  (675 398)  routing T_13_24.bnl_op_7 <X> T_13_24.lc_trk_g3_7
 (22 14)  (676 398)  (676 398)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (679 398)  (679 398)  routing T_13_24.wire_logic_cluster/lc_6/out <X> T_13_24.lc_trk_g3_6
 (26 14)  (680 398)  (680 398)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 398)  (681 398)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 398)  (683 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 398)  (684 398)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 398)  (685 398)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 398)  (688 398)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 398)  (690 398)  LC_7 Logic Functioning bit
 (37 14)  (691 398)  (691 398)  LC_7 Logic Functioning bit
 (38 14)  (692 398)  (692 398)  LC_7 Logic Functioning bit
 (39 14)  (693 398)  (693 398)  LC_7 Logic Functioning bit
 (41 14)  (695 398)  (695 398)  LC_7 Logic Functioning bit
 (43 14)  (697 398)  (697 398)  LC_7 Logic Functioning bit
 (45 14)  (699 398)  (699 398)  LC_7 Logic Functioning bit
 (21 15)  (675 399)  (675 399)  routing T_13_24.bnl_op_7 <X> T_13_24.lc_trk_g3_7
 (22 15)  (676 399)  (676 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 399)  (680 399)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 399)  (683 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 399)  (685 399)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 399)  (690 399)  LC_7 Logic Functioning bit
 (38 15)  (692 399)  (692 399)  LC_7 Logic Functioning bit


LogicTile_14_24

 (22 0)  (730 384)  (730 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (731 384)  (731 384)  routing T_14_24.sp12_h_r_11 <X> T_14_24.lc_trk_g0_3
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 386)  (722 386)  routing T_14_24.lft_op_4 <X> T_14_24.lc_trk_g0_4
 (15 2)  (723 386)  (723 386)  routing T_14_24.lft_op_5 <X> T_14_24.lc_trk_g0_5
 (17 2)  (725 386)  (725 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 386)  (726 386)  routing T_14_24.lft_op_5 <X> T_14_24.lc_trk_g0_5
 (21 2)  (729 386)  (729 386)  routing T_14_24.sp4_h_l_2 <X> T_14_24.lc_trk_g0_7
 (22 2)  (730 386)  (730 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 386)  (731 386)  routing T_14_24.sp4_h_l_2 <X> T_14_24.lc_trk_g0_7
 (24 2)  (732 386)  (732 386)  routing T_14_24.sp4_h_l_2 <X> T_14_24.lc_trk_g0_7
 (25 2)  (733 386)  (733 386)  routing T_14_24.lft_op_6 <X> T_14_24.lc_trk_g0_6
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 386)  (738 386)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 386)  (739 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 386)  (741 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 386)  (742 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 386)  (744 386)  LC_1 Logic Functioning bit
 (37 2)  (745 386)  (745 386)  LC_1 Logic Functioning bit
 (38 2)  (746 386)  (746 386)  LC_1 Logic Functioning bit
 (39 2)  (747 386)  (747 386)  LC_1 Logic Functioning bit
 (41 2)  (749 386)  (749 386)  LC_1 Logic Functioning bit
 (42 2)  (750 386)  (750 386)  LC_1 Logic Functioning bit
 (43 2)  (751 386)  (751 386)  LC_1 Logic Functioning bit
 (0 3)  (708 387)  (708 387)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (15 3)  (723 387)  (723 387)  routing T_14_24.lft_op_4 <X> T_14_24.lc_trk_g0_4
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 387)  (730 387)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 387)  (732 387)  routing T_14_24.lft_op_6 <X> T_14_24.lc_trk_g0_6
 (26 3)  (734 387)  (734 387)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 387)  (735 387)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 387)  (736 387)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 387)  (738 387)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 387)  (739 387)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 387)  (740 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 387)  (743 387)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.input_2_1
 (36 3)  (744 387)  (744 387)  LC_1 Logic Functioning bit
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (38 3)  (746 387)  (746 387)  LC_1 Logic Functioning bit
 (39 3)  (747 387)  (747 387)  LC_1 Logic Functioning bit
 (40 3)  (748 387)  (748 387)  LC_1 Logic Functioning bit
 (41 3)  (749 387)  (749 387)  LC_1 Logic Functioning bit
 (42 3)  (750 387)  (750 387)  LC_1 Logic Functioning bit
 (43 3)  (751 387)  (751 387)  LC_1 Logic Functioning bit
 (48 3)  (756 387)  (756 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (712 388)  (712 388)  routing T_14_24.sp4_v_t_42 <X> T_14_24.sp4_v_b_3
 (6 4)  (714 388)  (714 388)  routing T_14_24.sp4_v_t_42 <X> T_14_24.sp4_v_b_3
 (21 4)  (729 388)  (729 388)  routing T_14_24.sp4_h_r_19 <X> T_14_24.lc_trk_g1_3
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 388)  (731 388)  routing T_14_24.sp4_h_r_19 <X> T_14_24.lc_trk_g1_3
 (24 4)  (732 388)  (732 388)  routing T_14_24.sp4_h_r_19 <X> T_14_24.lc_trk_g1_3
 (25 4)  (733 388)  (733 388)  routing T_14_24.sp4_v_b_10 <X> T_14_24.lc_trk_g1_2
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 388)  (738 388)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 388)  (741 388)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 388)  (743 388)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_2
 (36 4)  (744 388)  (744 388)  LC_2 Logic Functioning bit
 (38 4)  (746 388)  (746 388)  LC_2 Logic Functioning bit
 (43 4)  (751 388)  (751 388)  LC_2 Logic Functioning bit
 (45 4)  (753 388)  (753 388)  LC_2 Logic Functioning bit
 (21 5)  (729 389)  (729 389)  routing T_14_24.sp4_h_r_19 <X> T_14_24.lc_trk_g1_3
 (22 5)  (730 389)  (730 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 389)  (731 389)  routing T_14_24.sp4_v_b_10 <X> T_14_24.lc_trk_g1_2
 (25 5)  (733 389)  (733 389)  routing T_14_24.sp4_v_b_10 <X> T_14_24.lc_trk_g1_2
 (26 5)  (734 389)  (734 389)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 389)  (736 389)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 389)  (740 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (741 389)  (741 389)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_2
 (35 5)  (743 389)  (743 389)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_2
 (37 5)  (745 389)  (745 389)  LC_2 Logic Functioning bit
 (39 5)  (747 389)  (747 389)  LC_2 Logic Functioning bit
 (43 5)  (751 389)  (751 389)  LC_2 Logic Functioning bit
 (47 5)  (755 389)  (755 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (28 6)  (736 390)  (736 390)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 390)  (739 390)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (37 6)  (745 390)  (745 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (39 6)  (747 390)  (747 390)  LC_3 Logic Functioning bit
 (41 6)  (749 390)  (749 390)  LC_3 Logic Functioning bit
 (43 6)  (751 390)  (751 390)  LC_3 Logic Functioning bit
 (30 7)  (738 391)  (738 391)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 391)  (739 391)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (38 7)  (746 391)  (746 391)  LC_3 Logic Functioning bit
 (39 7)  (747 391)  (747 391)  LC_3 Logic Functioning bit
 (41 7)  (749 391)  (749 391)  LC_3 Logic Functioning bit
 (43 7)  (751 391)  (751 391)  LC_3 Logic Functioning bit
 (11 8)  (719 392)  (719 392)  routing T_14_24.sp4_v_t_40 <X> T_14_24.sp4_v_b_8
 (15 8)  (723 392)  (723 392)  routing T_14_24.sp4_h_r_25 <X> T_14_24.lc_trk_g2_1
 (16 8)  (724 392)  (724 392)  routing T_14_24.sp4_h_r_25 <X> T_14_24.lc_trk_g2_1
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (733 392)  (733 392)  routing T_14_24.wire_logic_cluster/lc_2/out <X> T_14_24.lc_trk_g2_2
 (27 8)  (735 392)  (735 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 392)  (736 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 392)  (738 392)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 392)  (744 392)  LC_4 Logic Functioning bit
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (38 8)  (746 392)  (746 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (41 8)  (749 392)  (749 392)  LC_4 Logic Functioning bit
 (42 8)  (750 392)  (750 392)  LC_4 Logic Functioning bit
 (43 8)  (751 392)  (751 392)  LC_4 Logic Functioning bit
 (50 8)  (758 392)  (758 392)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (717 393)  (717 393)  routing T_14_24.sp4_v_t_42 <X> T_14_24.sp4_v_b_7
 (12 9)  (720 393)  (720 393)  routing T_14_24.sp4_v_t_40 <X> T_14_24.sp4_v_b_8
 (18 9)  (726 393)  (726 393)  routing T_14_24.sp4_h_r_25 <X> T_14_24.lc_trk_g2_1
 (22 9)  (730 393)  (730 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 393)  (734 393)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 393)  (735 393)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 393)  (736 393)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 393)  (739 393)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (40 9)  (748 393)  (748 393)  LC_4 Logic Functioning bit
 (41 9)  (749 393)  (749 393)  LC_4 Logic Functioning bit
 (42 9)  (750 393)  (750 393)  LC_4 Logic Functioning bit
 (43 9)  (751 393)  (751 393)  LC_4 Logic Functioning bit
 (47 9)  (755 393)  (755 393)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (733 394)  (733 394)  routing T_14_24.sp4_h_r_38 <X> T_14_24.lc_trk_g2_6
 (31 10)  (739 394)  (739 394)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (39 10)  (747 394)  (747 394)  LC_5 Logic Functioning bit
 (42 10)  (750 394)  (750 394)  LC_5 Logic Functioning bit
 (43 10)  (751 394)  (751 394)  LC_5 Logic Functioning bit
 (50 10)  (758 394)  (758 394)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 395)  (731 395)  routing T_14_24.sp4_h_r_38 <X> T_14_24.lc_trk_g2_6
 (24 11)  (732 395)  (732 395)  routing T_14_24.sp4_h_r_38 <X> T_14_24.lc_trk_g2_6
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (38 11)  (746 395)  (746 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (42 11)  (750 395)  (750 395)  LC_5 Logic Functioning bit
 (43 11)  (751 395)  (751 395)  LC_5 Logic Functioning bit
 (21 12)  (729 396)  (729 396)  routing T_14_24.sp4_h_r_35 <X> T_14_24.lc_trk_g3_3
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 396)  (731 396)  routing T_14_24.sp4_h_r_35 <X> T_14_24.lc_trk_g3_3
 (24 12)  (732 396)  (732 396)  routing T_14_24.sp4_h_r_35 <X> T_14_24.lc_trk_g3_3
 (25 12)  (733 396)  (733 396)  routing T_14_24.wire_logic_cluster/lc_2/out <X> T_14_24.lc_trk_g3_2
 (27 12)  (735 396)  (735 396)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 396)  (736 396)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 396)  (738 396)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 396)  (739 396)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 396)  (744 396)  LC_6 Logic Functioning bit
 (38 12)  (746 396)  (746 396)  LC_6 Logic Functioning bit
 (45 12)  (753 396)  (753 396)  LC_6 Logic Functioning bit
 (22 13)  (730 397)  (730 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 397)  (734 397)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 397)  (735 397)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 397)  (738 397)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 397)  (739 397)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 397)  (744 397)  LC_6 Logic Functioning bit
 (37 13)  (745 397)  (745 397)  LC_6 Logic Functioning bit
 (38 13)  (746 397)  (746 397)  LC_6 Logic Functioning bit
 (39 13)  (747 397)  (747 397)  LC_6 Logic Functioning bit
 (41 13)  (749 397)  (749 397)  LC_6 Logic Functioning bit
 (43 13)  (751 397)  (751 397)  LC_6 Logic Functioning bit
 (47 13)  (755 397)  (755 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (722 398)  (722 398)  routing T_14_24.bnl_op_4 <X> T_14_24.lc_trk_g3_4
 (21 14)  (729 398)  (729 398)  routing T_14_24.sp4_h_l_34 <X> T_14_24.lc_trk_g3_7
 (22 14)  (730 398)  (730 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 398)  (731 398)  routing T_14_24.sp4_h_l_34 <X> T_14_24.lc_trk_g3_7
 (24 14)  (732 398)  (732 398)  routing T_14_24.sp4_h_l_34 <X> T_14_24.lc_trk_g3_7
 (25 14)  (733 398)  (733 398)  routing T_14_24.wire_logic_cluster/lc_6/out <X> T_14_24.lc_trk_g3_6
 (14 15)  (722 399)  (722 399)  routing T_14_24.bnl_op_4 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (729 399)  (729 399)  routing T_14_24.sp4_h_l_34 <X> T_14_24.lc_trk_g3_7
 (22 15)  (730 399)  (730 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_24



LogicTile_16_24

 (12 6)  (828 390)  (828 390)  routing T_16_24.sp4_v_t_46 <X> T_16_24.sp4_h_l_40
 (11 7)  (827 391)  (827 391)  routing T_16_24.sp4_v_t_46 <X> T_16_24.sp4_h_l_40
 (13 7)  (829 391)  (829 391)  routing T_16_24.sp4_v_t_46 <X> T_16_24.sp4_h_l_40
 (12 10)  (828 394)  (828 394)  routing T_16_24.sp4_v_t_39 <X> T_16_24.sp4_h_l_45
 (11 11)  (827 395)  (827 395)  routing T_16_24.sp4_v_t_39 <X> T_16_24.sp4_h_l_45
 (13 11)  (829 395)  (829 395)  routing T_16_24.sp4_v_t_39 <X> T_16_24.sp4_h_l_45


LogicTile_17_24

 (11 14)  (885 398)  (885 398)  routing T_17_24.sp4_h_l_43 <X> T_17_24.sp4_v_t_46


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_1_23

 (12 0)  (30 368)  (30 368)  routing T_1_23.sp4_v_b_8 <X> T_1_23.sp4_h_r_2
 (21 0)  (39 368)  (39 368)  routing T_1_23.wire_logic_cluster/lc_3/out <X> T_1_23.lc_trk_g0_3
 (22 0)  (40 368)  (40 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (44 368)  (44 368)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 368)  (45 368)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 368)  (46 368)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 368)  (47 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 368)  (48 368)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 368)  (50 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 368)  (52 368)  routing T_1_23.lc_trk_g1_0 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 368)  (54 368)  LC_0 Logic Functioning bit
 (38 0)  (56 368)  (56 368)  LC_0 Logic Functioning bit
 (39 0)  (57 368)  (57 368)  LC_0 Logic Functioning bit
 (43 0)  (61 368)  (61 368)  LC_0 Logic Functioning bit
 (11 1)  (29 369)  (29 369)  routing T_1_23.sp4_v_b_8 <X> T_1_23.sp4_h_r_2
 (13 1)  (31 369)  (31 369)  routing T_1_23.sp4_v_b_8 <X> T_1_23.sp4_h_r_2
 (26 1)  (44 369)  (44 369)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 369)  (46 369)  routing T_1_23.lc_trk_g2_6 <X> T_1_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 369)  (47 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 369)  (50 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 369)  (52 369)  routing T_1_23.lc_trk_g1_1 <X> T_1_23.input_2_0
 (37 1)  (55 369)  (55 369)  LC_0 Logic Functioning bit
 (38 1)  (56 369)  (56 369)  LC_0 Logic Functioning bit
 (39 1)  (57 369)  (57 369)  LC_0 Logic Functioning bit
 (43 1)  (61 369)  (61 369)  LC_0 Logic Functioning bit
 (0 2)  (18 370)  (18 370)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (20 370)  (20 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 370)  (32 370)  routing T_1_23.sp4_v_b_4 <X> T_1_23.lc_trk_g0_4
 (15 2)  (33 370)  (33 370)  routing T_1_23.sp4_h_r_13 <X> T_1_23.lc_trk_g0_5
 (16 2)  (34 370)  (34 370)  routing T_1_23.sp4_h_r_13 <X> T_1_23.lc_trk_g0_5
 (17 2)  (35 370)  (35 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (36 370)  (36 370)  routing T_1_23.sp4_h_r_13 <X> T_1_23.lc_trk_g0_5
 (26 2)  (44 370)  (44 370)  routing T_1_23.lc_trk_g2_5 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 370)  (46 370)  routing T_1_23.lc_trk_g2_2 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 370)  (47 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 370)  (50 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 370)  (51 370)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 370)  (52 370)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 370)  (54 370)  LC_1 Logic Functioning bit
 (37 2)  (55 370)  (55 370)  LC_1 Logic Functioning bit
 (38 2)  (56 370)  (56 370)  LC_1 Logic Functioning bit
 (39 2)  (57 370)  (57 370)  LC_1 Logic Functioning bit
 (41 2)  (59 370)  (59 370)  LC_1 Logic Functioning bit
 (43 2)  (61 370)  (61 370)  LC_1 Logic Functioning bit
 (45 2)  (63 370)  (63 370)  LC_1 Logic Functioning bit
 (52 2)  (70 370)  (70 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (18 371)  (18 371)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (16 3)  (34 371)  (34 371)  routing T_1_23.sp4_v_b_4 <X> T_1_23.lc_trk_g0_4
 (17 3)  (35 371)  (35 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (28 3)  (46 371)  (46 371)  routing T_1_23.lc_trk_g2_5 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 371)  (47 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 371)  (48 371)  routing T_1_23.lc_trk_g2_2 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 371)  (54 371)  LC_1 Logic Functioning bit
 (38 3)  (56 371)  (56 371)  LC_1 Logic Functioning bit
 (3 4)  (21 372)  (21 372)  routing T_1_23.sp12_v_b_0 <X> T_1_23.sp12_h_r_0
 (15 4)  (33 372)  (33 372)  routing T_1_23.bot_op_1 <X> T_1_23.lc_trk_g1_1
 (17 4)  (35 372)  (35 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (40 372)  (40 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (41 372)  (41 372)  routing T_1_23.sp4_v_b_19 <X> T_1_23.lc_trk_g1_3
 (24 4)  (42 372)  (42 372)  routing T_1_23.sp4_v_b_19 <X> T_1_23.lc_trk_g1_3
 (29 4)  (47 372)  (47 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 372)  (50 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 372)  (52 372)  routing T_1_23.lc_trk_g1_0 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 372)  (55 372)  LC_2 Logic Functioning bit
 (39 4)  (57 372)  (57 372)  LC_2 Logic Functioning bit
 (52 4)  (70 372)  (70 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (21 373)  (21 373)  routing T_1_23.sp12_v_b_0 <X> T_1_23.sp12_h_r_0
 (9 5)  (27 373)  (27 373)  routing T_1_23.sp4_v_t_45 <X> T_1_23.sp4_v_b_4
 (10 5)  (28 373)  (28 373)  routing T_1_23.sp4_v_t_45 <X> T_1_23.sp4_v_b_4
 (15 5)  (33 373)  (33 373)  routing T_1_23.bot_op_0 <X> T_1_23.lc_trk_g1_0
 (17 5)  (35 373)  (35 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (45 373)  (45 373)  routing T_1_23.lc_trk_g1_1 <X> T_1_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 373)  (47 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 373)  (48 373)  routing T_1_23.lc_trk_g0_3 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 373)  (54 373)  LC_2 Logic Functioning bit
 (38 5)  (56 373)  (56 373)  LC_2 Logic Functioning bit
 (41 5)  (59 373)  (59 373)  LC_2 Logic Functioning bit
 (43 5)  (61 373)  (61 373)  LC_2 Logic Functioning bit
 (17 6)  (35 374)  (35 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 374)  (36 374)  routing T_1_23.wire_logic_cluster/lc_5/out <X> T_1_23.lc_trk_g1_5
 (27 6)  (45 374)  (45 374)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 374)  (46 374)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 374)  (47 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 374)  (50 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 374)  (52 374)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (56 374)  (56 374)  LC_3 Logic Functioning bit
 (41 6)  (59 374)  (59 374)  LC_3 Logic Functioning bit
 (43 6)  (61 374)  (61 374)  LC_3 Logic Functioning bit
 (45 6)  (63 374)  (63 374)  LC_3 Logic Functioning bit
 (26 7)  (44 375)  (44 375)  routing T_1_23.lc_trk_g0_3 <X> T_1_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 375)  (47 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 375)  (48 375)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 375)  (49 375)  routing T_1_23.lc_trk_g1_3 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 375)  (50 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (51 375)  (51 375)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.input_2_3
 (34 7)  (52 375)  (52 375)  routing T_1_23.lc_trk_g3_0 <X> T_1_23.input_2_3
 (39 7)  (57 375)  (57 375)  LC_3 Logic Functioning bit
 (40 7)  (58 375)  (58 375)  LC_3 Logic Functioning bit
 (41 7)  (59 375)  (59 375)  LC_3 Logic Functioning bit
 (43 7)  (61 375)  (61 375)  LC_3 Logic Functioning bit
 (15 8)  (33 376)  (33 376)  routing T_1_23.sp4_h_r_25 <X> T_1_23.lc_trk_g2_1
 (16 8)  (34 376)  (34 376)  routing T_1_23.sp4_h_r_25 <X> T_1_23.lc_trk_g2_1
 (17 8)  (35 376)  (35 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (43 376)  (43 376)  routing T_1_23.sp4_v_t_23 <X> T_1_23.lc_trk_g2_2
 (26 8)  (44 376)  (44 376)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 376)  (47 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 376)  (48 376)  routing T_1_23.lc_trk_g0_5 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 376)  (50 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 376)  (51 376)  routing T_1_23.lc_trk_g2_1 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 376)  (54 376)  LC_4 Logic Functioning bit
 (37 8)  (55 376)  (55 376)  LC_4 Logic Functioning bit
 (38 8)  (56 376)  (56 376)  LC_4 Logic Functioning bit
 (39 8)  (57 376)  (57 376)  LC_4 Logic Functioning bit
 (5 9)  (23 377)  (23 377)  routing T_1_23.sp4_h_r_6 <X> T_1_23.sp4_v_b_6
 (18 9)  (36 377)  (36 377)  routing T_1_23.sp4_h_r_25 <X> T_1_23.lc_trk_g2_1
 (22 9)  (40 377)  (40 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (41 377)  (41 377)  routing T_1_23.sp4_v_t_23 <X> T_1_23.lc_trk_g2_2
 (25 9)  (43 377)  (43 377)  routing T_1_23.sp4_v_t_23 <X> T_1_23.lc_trk_g2_2
 (27 9)  (45 377)  (45 377)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 377)  (46 377)  routing T_1_23.lc_trk_g3_5 <X> T_1_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 377)  (47 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (40 9)  (58 377)  (58 377)  LC_4 Logic Functioning bit
 (41 9)  (59 377)  (59 377)  LC_4 Logic Functioning bit
 (42 9)  (60 377)  (60 377)  LC_4 Logic Functioning bit
 (43 9)  (61 377)  (61 377)  LC_4 Logic Functioning bit
 (46 9)  (64 377)  (64 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (65 377)  (65 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 10)  (35 378)  (35 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (39 378)  (39 378)  routing T_1_23.sp4_h_r_39 <X> T_1_23.lc_trk_g2_7
 (22 10)  (40 378)  (40 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (41 378)  (41 378)  routing T_1_23.sp4_h_r_39 <X> T_1_23.lc_trk_g2_7
 (24 10)  (42 378)  (42 378)  routing T_1_23.sp4_h_r_39 <X> T_1_23.lc_trk_g2_7
 (26 10)  (44 378)  (44 378)  routing T_1_23.lc_trk_g2_5 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 378)  (47 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 378)  (48 378)  routing T_1_23.lc_trk_g0_4 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 378)  (49 378)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 378)  (50 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 378)  (52 378)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 378)  (54 378)  LC_5 Logic Functioning bit
 (37 10)  (55 378)  (55 378)  LC_5 Logic Functioning bit
 (38 10)  (56 378)  (56 378)  LC_5 Logic Functioning bit
 (39 10)  (57 378)  (57 378)  LC_5 Logic Functioning bit
 (41 10)  (59 378)  (59 378)  LC_5 Logic Functioning bit
 (43 10)  (61 378)  (61 378)  LC_5 Logic Functioning bit
 (45 10)  (63 378)  (63 378)  LC_5 Logic Functioning bit
 (18 11)  (36 379)  (36 379)  routing T_1_23.sp4_r_v_b_37 <X> T_1_23.lc_trk_g2_5
 (22 11)  (40 379)  (40 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (43 379)  (43 379)  routing T_1_23.sp4_r_v_b_38 <X> T_1_23.lc_trk_g2_6
 (28 11)  (46 379)  (46 379)  routing T_1_23.lc_trk_g2_5 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 379)  (47 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 379)  (54 379)  LC_5 Logic Functioning bit
 (38 11)  (56 379)  (56 379)  LC_5 Logic Functioning bit
 (8 12)  (26 380)  (26 380)  routing T_1_23.sp4_v_b_10 <X> T_1_23.sp4_h_r_10
 (9 12)  (27 380)  (27 380)  routing T_1_23.sp4_v_b_10 <X> T_1_23.sp4_h_r_10
 (14 12)  (32 380)  (32 380)  routing T_1_23.sp4_h_l_21 <X> T_1_23.lc_trk_g3_0
 (17 12)  (35 380)  (35 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 380)  (36 380)  routing T_1_23.wire_logic_cluster/lc_1/out <X> T_1_23.lc_trk_g3_1
 (21 12)  (39 380)  (39 380)  routing T_1_23.sp4_v_t_22 <X> T_1_23.lc_trk_g3_3
 (22 12)  (40 380)  (40 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (41 380)  (41 380)  routing T_1_23.sp4_v_t_22 <X> T_1_23.lc_trk_g3_3
 (26 12)  (44 380)  (44 380)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 380)  (46 380)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 380)  (47 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 380)  (48 380)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 380)  (50 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 380)  (52 380)  routing T_1_23.lc_trk_g1_0 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 380)  (54 380)  LC_6 Logic Functioning bit
 (38 12)  (56 380)  (56 380)  LC_6 Logic Functioning bit
 (41 12)  (59 380)  (59 380)  LC_6 Logic Functioning bit
 (43 12)  (61 380)  (61 380)  LC_6 Logic Functioning bit
 (51 12)  (69 380)  (69 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (33 381)  (33 381)  routing T_1_23.sp4_h_l_21 <X> T_1_23.lc_trk_g3_0
 (16 13)  (34 381)  (34 381)  routing T_1_23.sp4_h_l_21 <X> T_1_23.lc_trk_g3_0
 (17 13)  (35 381)  (35 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (39 381)  (39 381)  routing T_1_23.sp4_v_t_22 <X> T_1_23.lc_trk_g3_3
 (27 13)  (45 381)  (45 381)  routing T_1_23.lc_trk_g1_5 <X> T_1_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 381)  (47 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 381)  (48 381)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (37 13)  (55 381)  (55 381)  LC_6 Logic Functioning bit
 (39 13)  (57 381)  (57 381)  LC_6 Logic Functioning bit
 (41 13)  (59 381)  (59 381)  LC_6 Logic Functioning bit
 (43 13)  (61 381)  (61 381)  LC_6 Logic Functioning bit
 (14 14)  (32 382)  (32 382)  routing T_1_23.sp4_h_r_36 <X> T_1_23.lc_trk_g3_4
 (17 14)  (35 382)  (35 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (39 382)  (39 382)  routing T_1_23.sp12_v_b_7 <X> T_1_23.lc_trk_g3_7
 (22 14)  (40 382)  (40 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (42 382)  (42 382)  routing T_1_23.sp12_v_b_7 <X> T_1_23.lc_trk_g3_7
 (27 14)  (45 382)  (45 382)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 382)  (46 382)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 382)  (47 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 382)  (48 382)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 382)  (50 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 382)  (52 382)  routing T_1_23.lc_trk_g1_1 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 382)  (54 382)  LC_7 Logic Functioning bit
 (38 14)  (56 382)  (56 382)  LC_7 Logic Functioning bit
 (41 14)  (59 382)  (59 382)  LC_7 Logic Functioning bit
 (43 14)  (61 382)  (61 382)  LC_7 Logic Functioning bit
 (51 14)  (69 382)  (69 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (33 383)  (33 383)  routing T_1_23.sp4_h_r_36 <X> T_1_23.lc_trk_g3_4
 (16 15)  (34 383)  (34 383)  routing T_1_23.sp4_h_r_36 <X> T_1_23.lc_trk_g3_4
 (17 15)  (35 383)  (35 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (39 383)  (39 383)  routing T_1_23.sp12_v_b_7 <X> T_1_23.lc_trk_g3_7
 (27 15)  (45 383)  (45 383)  routing T_1_23.lc_trk_g1_0 <X> T_1_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 383)  (47 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 383)  (48 383)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (55 383)  (55 383)  LC_7 Logic Functioning bit
 (39 15)  (57 383)  (57 383)  LC_7 Logic Functioning bit
 (40 15)  (58 383)  (58 383)  LC_7 Logic Functioning bit
 (41 15)  (59 383)  (59 383)  LC_7 Logic Functioning bit
 (42 15)  (60 383)  (60 383)  LC_7 Logic Functioning bit
 (43 15)  (61 383)  (61 383)  LC_7 Logic Functioning bit


LogicTile_2_23

 (5 0)  (77 368)  (77 368)  routing T_2_23.sp4_v_b_6 <X> T_2_23.sp4_h_r_0
 (16 0)  (88 368)  (88 368)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g0_1
 (17 0)  (89 368)  (89 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 368)  (90 368)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g0_1
 (21 0)  (93 368)  (93 368)  routing T_2_23.wire_logic_cluster/lc_3/out <X> T_2_23.lc_trk_g0_3
 (22 0)  (94 368)  (94 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (98 368)  (98 368)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 368)  (101 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 368)  (104 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 368)  (108 368)  LC_0 Logic Functioning bit
 (37 0)  (109 368)  (109 368)  LC_0 Logic Functioning bit
 (38 0)  (110 368)  (110 368)  LC_0 Logic Functioning bit
 (39 0)  (111 368)  (111 368)  LC_0 Logic Functioning bit
 (41 0)  (113 368)  (113 368)  LC_0 Logic Functioning bit
 (42 0)  (114 368)  (114 368)  LC_0 Logic Functioning bit
 (43 0)  (115 368)  (115 368)  LC_0 Logic Functioning bit
 (4 1)  (76 369)  (76 369)  routing T_2_23.sp4_v_b_6 <X> T_2_23.sp4_h_r_0
 (6 1)  (78 369)  (78 369)  routing T_2_23.sp4_v_b_6 <X> T_2_23.sp4_h_r_0
 (15 1)  (87 369)  (87 369)  routing T_2_23.bot_op_0 <X> T_2_23.lc_trk_g0_0
 (17 1)  (89 369)  (89 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (90 369)  (90 369)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g0_1
 (27 1)  (99 369)  (99 369)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 369)  (101 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 369)  (103 369)  routing T_2_23.lc_trk_g0_3 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 369)  (104 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 369)  (108 369)  LC_0 Logic Functioning bit
 (37 1)  (109 369)  (109 369)  LC_0 Logic Functioning bit
 (38 1)  (110 369)  (110 369)  LC_0 Logic Functioning bit
 (39 1)  (111 369)  (111 369)  LC_0 Logic Functioning bit
 (40 1)  (112 369)  (112 369)  LC_0 Logic Functioning bit
 (41 1)  (113 369)  (113 369)  LC_0 Logic Functioning bit
 (42 1)  (114 369)  (114 369)  LC_0 Logic Functioning bit
 (43 1)  (115 369)  (115 369)  LC_0 Logic Functioning bit
 (4 2)  (76 370)  (76 370)  routing T_2_23.sp4_v_b_4 <X> T_2_23.sp4_v_t_37
 (6 2)  (78 370)  (78 370)  routing T_2_23.sp4_v_b_4 <X> T_2_23.sp4_v_t_37
 (8 2)  (80 370)  (80 370)  routing T_2_23.sp4_h_r_5 <X> T_2_23.sp4_h_l_36
 (10 2)  (82 370)  (82 370)  routing T_2_23.sp4_h_r_5 <X> T_2_23.sp4_h_l_36
 (12 2)  (84 370)  (84 370)  routing T_2_23.sp4_v_t_39 <X> T_2_23.sp4_h_l_39
 (25 2)  (97 370)  (97 370)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g0_6
 (27 2)  (99 370)  (99 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 370)  (100 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 370)  (101 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 370)  (102 370)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 370)  (104 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 370)  (105 370)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 370)  (106 370)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 370)  (108 370)  LC_1 Logic Functioning bit
 (37 2)  (109 370)  (109 370)  LC_1 Logic Functioning bit
 (38 2)  (110 370)  (110 370)  LC_1 Logic Functioning bit
 (39 2)  (111 370)  (111 370)  LC_1 Logic Functioning bit
 (41 2)  (113 370)  (113 370)  LC_1 Logic Functioning bit
 (42 2)  (114 370)  (114 370)  LC_1 Logic Functioning bit
 (43 2)  (115 370)  (115 370)  LC_1 Logic Functioning bit
 (46 2)  (118 370)  (118 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (122 370)  (122 370)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (83 371)  (83 371)  routing T_2_23.sp4_v_t_39 <X> T_2_23.sp4_h_l_39
 (22 3)  (94 371)  (94 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (95 371)  (95 371)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g0_6
 (25 3)  (97 371)  (97 371)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g0_6
 (28 3)  (100 371)  (100 371)  routing T_2_23.lc_trk_g2_1 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 371)  (101 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 371)  (102 371)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 371)  (108 371)  LC_1 Logic Functioning bit
 (37 3)  (109 371)  (109 371)  LC_1 Logic Functioning bit
 (38 3)  (110 371)  (110 371)  LC_1 Logic Functioning bit
 (39 3)  (111 371)  (111 371)  LC_1 Logic Functioning bit
 (40 3)  (112 371)  (112 371)  LC_1 Logic Functioning bit
 (41 3)  (113 371)  (113 371)  LC_1 Logic Functioning bit
 (42 3)  (114 371)  (114 371)  LC_1 Logic Functioning bit
 (43 3)  (115 371)  (115 371)  LC_1 Logic Functioning bit
 (47 3)  (119 371)  (119 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (86 372)  (86 372)  routing T_2_23.sp4_h_l_5 <X> T_2_23.lc_trk_g1_0
 (17 4)  (89 372)  (89 372)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (90 372)  (90 372)  routing T_2_23.wire_logic_cluster/lc_1/out <X> T_2_23.lc_trk_g1_1
 (26 4)  (98 372)  (98 372)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 372)  (99 372)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 372)  (100 372)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 372)  (101 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 372)  (104 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 372)  (106 372)  routing T_2_23.lc_trk_g1_0 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 372)  (107 372)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_2
 (37 4)  (109 372)  (109 372)  LC_2 Logic Functioning bit
 (38 4)  (110 372)  (110 372)  LC_2 Logic Functioning bit
 (39 4)  (111 372)  (111 372)  LC_2 Logic Functioning bit
 (41 4)  (113 372)  (113 372)  LC_2 Logic Functioning bit
 (42 4)  (114 372)  (114 372)  LC_2 Logic Functioning bit
 (43 4)  (115 372)  (115 372)  LC_2 Logic Functioning bit
 (14 5)  (86 373)  (86 373)  routing T_2_23.sp4_h_l_5 <X> T_2_23.lc_trk_g1_0
 (15 5)  (87 373)  (87 373)  routing T_2_23.sp4_h_l_5 <X> T_2_23.lc_trk_g1_0
 (16 5)  (88 373)  (88 373)  routing T_2_23.sp4_h_l_5 <X> T_2_23.lc_trk_g1_0
 (17 5)  (89 373)  (89 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (94 373)  (94 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (98 373)  (98 373)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 373)  (101 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 373)  (102 373)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 373)  (104 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (105 373)  (105 373)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_2
 (34 5)  (106 373)  (106 373)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.input_2_2
 (36 5)  (108 373)  (108 373)  LC_2 Logic Functioning bit
 (37 5)  (109 373)  (109 373)  LC_2 Logic Functioning bit
 (38 5)  (110 373)  (110 373)  LC_2 Logic Functioning bit
 (40 5)  (112 373)  (112 373)  LC_2 Logic Functioning bit
 (41 5)  (113 373)  (113 373)  LC_2 Logic Functioning bit
 (42 5)  (114 373)  (114 373)  LC_2 Logic Functioning bit
 (15 6)  (87 374)  (87 374)  routing T_2_23.sp4_h_r_13 <X> T_2_23.lc_trk_g1_5
 (16 6)  (88 374)  (88 374)  routing T_2_23.sp4_h_r_13 <X> T_2_23.lc_trk_g1_5
 (17 6)  (89 374)  (89 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (90 374)  (90 374)  routing T_2_23.sp4_h_r_13 <X> T_2_23.lc_trk_g1_5
 (26 6)  (98 374)  (98 374)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 374)  (100 374)  routing T_2_23.lc_trk_g2_0 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 374)  (101 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 374)  (103 374)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 374)  (104 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 374)  (105 374)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 374)  (108 374)  LC_3 Logic Functioning bit
 (37 6)  (109 374)  (109 374)  LC_3 Logic Functioning bit
 (38 6)  (110 374)  (110 374)  LC_3 Logic Functioning bit
 (39 6)  (111 374)  (111 374)  LC_3 Logic Functioning bit
 (42 6)  (114 374)  (114 374)  LC_3 Logic Functioning bit
 (43 6)  (115 374)  (115 374)  LC_3 Logic Functioning bit
 (50 6)  (122 374)  (122 374)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (99 375)  (99 375)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 375)  (100 375)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 375)  (101 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 375)  (108 375)  LC_3 Logic Functioning bit
 (37 7)  (109 375)  (109 375)  LC_3 Logic Functioning bit
 (40 7)  (112 375)  (112 375)  LC_3 Logic Functioning bit
 (41 7)  (113 375)  (113 375)  LC_3 Logic Functioning bit
 (42 7)  (114 375)  (114 375)  LC_3 Logic Functioning bit
 (43 7)  (115 375)  (115 375)  LC_3 Logic Functioning bit
 (8 8)  (80 376)  (80 376)  routing T_2_23.sp4_v_b_1 <X> T_2_23.sp4_h_r_7
 (9 8)  (81 376)  (81 376)  routing T_2_23.sp4_v_b_1 <X> T_2_23.sp4_h_r_7
 (10 8)  (82 376)  (82 376)  routing T_2_23.sp4_v_b_1 <X> T_2_23.sp4_h_r_7
 (12 8)  (84 376)  (84 376)  routing T_2_23.sp4_h_l_40 <X> T_2_23.sp4_h_r_8
 (14 8)  (86 376)  (86 376)  routing T_2_23.sp4_h_l_21 <X> T_2_23.lc_trk_g2_0
 (15 8)  (87 376)  (87 376)  routing T_2_23.sp12_v_b_1 <X> T_2_23.lc_trk_g2_1
 (17 8)  (89 376)  (89 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (90 376)  (90 376)  routing T_2_23.sp12_v_b_1 <X> T_2_23.lc_trk_g2_1
 (21 8)  (93 376)  (93 376)  routing T_2_23.sp4_h_r_35 <X> T_2_23.lc_trk_g2_3
 (22 8)  (94 376)  (94 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (95 376)  (95 376)  routing T_2_23.sp4_h_r_35 <X> T_2_23.lc_trk_g2_3
 (24 8)  (96 376)  (96 376)  routing T_2_23.sp4_h_r_35 <X> T_2_23.lc_trk_g2_3
 (28 8)  (100 376)  (100 376)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 376)  (101 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 376)  (104 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 376)  (106 376)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 376)  (107 376)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.input_2_4
 (42 8)  (114 376)  (114 376)  LC_4 Logic Functioning bit
 (13 9)  (85 377)  (85 377)  routing T_2_23.sp4_h_l_40 <X> T_2_23.sp4_h_r_8
 (15 9)  (87 377)  (87 377)  routing T_2_23.sp4_h_l_21 <X> T_2_23.lc_trk_g2_0
 (16 9)  (88 377)  (88 377)  routing T_2_23.sp4_h_l_21 <X> T_2_23.lc_trk_g2_0
 (17 9)  (89 377)  (89 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (90 377)  (90 377)  routing T_2_23.sp12_v_b_1 <X> T_2_23.lc_trk_g2_1
 (27 9)  (99 377)  (99 377)  routing T_2_23.lc_trk_g1_1 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 377)  (101 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 377)  (102 377)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 377)  (103 377)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 377)  (104 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (105 377)  (105 377)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.input_2_4
 (35 9)  (107 377)  (107 377)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.input_2_4
 (41 9)  (113 377)  (113 377)  LC_4 Logic Functioning bit
 (42 9)  (114 377)  (114 377)  LC_4 Logic Functioning bit
 (53 9)  (125 377)  (125 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (28 10)  (100 378)  (100 378)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 378)  (101 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 378)  (102 378)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 378)  (104 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 378)  (106 378)  routing T_2_23.lc_trk_g1_1 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (42 10)  (114 378)  (114 378)  LC_5 Logic Functioning bit
 (14 11)  (86 379)  (86 379)  routing T_2_23.tnl_op_4 <X> T_2_23.lc_trk_g2_4
 (15 11)  (87 379)  (87 379)  routing T_2_23.tnl_op_4 <X> T_2_23.lc_trk_g2_4
 (17 11)  (89 379)  (89 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (94 379)  (94 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 379)  (95 379)  routing T_2_23.sp4_h_r_30 <X> T_2_23.lc_trk_g2_6
 (24 11)  (96 379)  (96 379)  routing T_2_23.sp4_h_r_30 <X> T_2_23.lc_trk_g2_6
 (25 11)  (97 379)  (97 379)  routing T_2_23.sp4_h_r_30 <X> T_2_23.lc_trk_g2_6
 (26 11)  (98 379)  (98 379)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 379)  (99 379)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 379)  (101 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 379)  (102 379)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 379)  (104 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (105 379)  (105 379)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.input_2_5
 (35 11)  (107 379)  (107 379)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.input_2_5
 (15 12)  (87 380)  (87 380)  routing T_2_23.rgt_op_1 <X> T_2_23.lc_trk_g3_1
 (17 12)  (89 380)  (89 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (90 380)  (90 380)  routing T_2_23.rgt_op_1 <X> T_2_23.lc_trk_g3_1
 (22 13)  (94 381)  (94 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (95 381)  (95 381)  routing T_2_23.sp4_h_l_15 <X> T_2_23.lc_trk_g3_2
 (24 13)  (96 381)  (96 381)  routing T_2_23.sp4_h_l_15 <X> T_2_23.lc_trk_g3_2
 (25 13)  (97 381)  (97 381)  routing T_2_23.sp4_h_l_15 <X> T_2_23.lc_trk_g3_2
 (15 14)  (87 382)  (87 382)  routing T_2_23.rgt_op_5 <X> T_2_23.lc_trk_g3_5
 (17 14)  (89 382)  (89 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (90 382)  (90 382)  routing T_2_23.rgt_op_5 <X> T_2_23.lc_trk_g3_5
 (22 14)  (94 382)  (94 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (17 15)  (89 383)  (89 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (93 383)  (93 383)  routing T_2_23.sp4_r_v_b_47 <X> T_2_23.lc_trk_g3_7


LogicTile_3_23

 (14 0)  (140 368)  (140 368)  routing T_3_23.wire_logic_cluster/lc_0/out <X> T_3_23.lc_trk_g0_0
 (26 0)  (152 368)  (152 368)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (31 0)  (157 368)  (157 368)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 368)  (158 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 368)  (159 368)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 368)  (160 368)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (163 368)  (163 368)  LC_0 Logic Functioning bit
 (39 0)  (165 368)  (165 368)  LC_0 Logic Functioning bit
 (41 0)  (167 368)  (167 368)  LC_0 Logic Functioning bit
 (43 0)  (169 368)  (169 368)  LC_0 Logic Functioning bit
 (17 1)  (143 369)  (143 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (148 369)  (148 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (149 369)  (149 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (24 1)  (150 369)  (150 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (25 1)  (151 369)  (151 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (26 1)  (152 369)  (152 369)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 369)  (153 369)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 369)  (154 369)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 369)  (155 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 369)  (157 369)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 369)  (162 369)  LC_0 Logic Functioning bit
 (38 1)  (164 369)  (164 369)  LC_0 Logic Functioning bit
 (40 1)  (166 369)  (166 369)  LC_0 Logic Functioning bit
 (42 1)  (168 369)  (168 369)  LC_0 Logic Functioning bit
 (4 2)  (130 370)  (130 370)  routing T_3_23.sp4_h_r_0 <X> T_3_23.sp4_v_t_37
 (9 2)  (135 370)  (135 370)  routing T_3_23.sp4_v_b_1 <X> T_3_23.sp4_h_l_36
 (17 2)  (143 370)  (143 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (144 370)  (144 370)  routing T_3_23.bnr_op_5 <X> T_3_23.lc_trk_g0_5
 (22 2)  (148 370)  (148 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (149 370)  (149 370)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g0_7
 (24 2)  (150 370)  (150 370)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g0_7
 (25 2)  (151 370)  (151 370)  routing T_3_23.sp4_h_r_14 <X> T_3_23.lc_trk_g0_6
 (29 2)  (155 370)  (155 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 370)  (158 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 370)  (160 370)  routing T_3_23.lc_trk_g1_1 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 370)  (161 370)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.input_2_1
 (38 2)  (164 370)  (164 370)  LC_1 Logic Functioning bit
 (39 2)  (165 370)  (165 370)  LC_1 Logic Functioning bit
 (42 2)  (168 370)  (168 370)  LC_1 Logic Functioning bit
 (43 2)  (169 370)  (169 370)  LC_1 Logic Functioning bit
 (5 3)  (131 371)  (131 371)  routing T_3_23.sp4_h_r_0 <X> T_3_23.sp4_v_t_37
 (13 3)  (139 371)  (139 371)  routing T_3_23.sp4_v_b_9 <X> T_3_23.sp4_h_l_39
 (18 3)  (144 371)  (144 371)  routing T_3_23.bnr_op_5 <X> T_3_23.lc_trk_g0_5
 (22 3)  (148 371)  (148 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (149 371)  (149 371)  routing T_3_23.sp4_h_r_14 <X> T_3_23.lc_trk_g0_6
 (24 3)  (150 371)  (150 371)  routing T_3_23.sp4_h_r_14 <X> T_3_23.lc_trk_g0_6
 (26 3)  (152 371)  (152 371)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 371)  (154 371)  routing T_3_23.lc_trk_g2_3 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 371)  (156 371)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (158 371)  (158 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (160 371)  (160 371)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.input_2_1
 (35 3)  (161 371)  (161 371)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.input_2_1
 (36 3)  (162 371)  (162 371)  LC_1 Logic Functioning bit
 (37 3)  (163 371)  (163 371)  LC_1 Logic Functioning bit
 (38 3)  (164 371)  (164 371)  LC_1 Logic Functioning bit
 (39 3)  (165 371)  (165 371)  LC_1 Logic Functioning bit
 (40 3)  (166 371)  (166 371)  LC_1 Logic Functioning bit
 (41 3)  (167 371)  (167 371)  LC_1 Logic Functioning bit
 (42 3)  (168 371)  (168 371)  LC_1 Logic Functioning bit
 (43 3)  (169 371)  (169 371)  LC_1 Logic Functioning bit
 (5 4)  (131 372)  (131 372)  routing T_3_23.sp4_v_b_3 <X> T_3_23.sp4_h_r_3
 (8 4)  (134 372)  (134 372)  routing T_3_23.sp4_v_b_4 <X> T_3_23.sp4_h_r_4
 (9 4)  (135 372)  (135 372)  routing T_3_23.sp4_v_b_4 <X> T_3_23.sp4_h_r_4
 (14 4)  (140 372)  (140 372)  routing T_3_23.sp4_h_r_8 <X> T_3_23.lc_trk_g1_0
 (15 4)  (141 372)  (141 372)  routing T_3_23.sp4_h_r_9 <X> T_3_23.lc_trk_g1_1
 (16 4)  (142 372)  (142 372)  routing T_3_23.sp4_h_r_9 <X> T_3_23.lc_trk_g1_1
 (17 4)  (143 372)  (143 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (144 372)  (144 372)  routing T_3_23.sp4_h_r_9 <X> T_3_23.lc_trk_g1_1
 (6 5)  (132 373)  (132 373)  routing T_3_23.sp4_v_b_3 <X> T_3_23.sp4_h_r_3
 (15 5)  (141 373)  (141 373)  routing T_3_23.sp4_h_r_8 <X> T_3_23.lc_trk_g1_0
 (16 5)  (142 373)  (142 373)  routing T_3_23.sp4_h_r_8 <X> T_3_23.lc_trk_g1_0
 (17 5)  (143 373)  (143 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (15 6)  (141 374)  (141 374)  routing T_3_23.sp4_v_b_21 <X> T_3_23.lc_trk_g1_5
 (16 6)  (142 374)  (142 374)  routing T_3_23.sp4_v_b_21 <X> T_3_23.lc_trk_g1_5
 (17 6)  (143 374)  (143 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (147 374)  (147 374)  routing T_3_23.sp4_h_l_10 <X> T_3_23.lc_trk_g1_7
 (22 6)  (148 374)  (148 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (149 374)  (149 374)  routing T_3_23.sp4_h_l_10 <X> T_3_23.lc_trk_g1_7
 (24 6)  (150 374)  (150 374)  routing T_3_23.sp4_h_l_10 <X> T_3_23.lc_trk_g1_7
 (29 6)  (155 374)  (155 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 374)  (156 374)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 374)  (157 374)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 374)  (159 374)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 374)  (162 374)  LC_3 Logic Functioning bit
 (37 6)  (163 374)  (163 374)  LC_3 Logic Functioning bit
 (38 6)  (164 374)  (164 374)  LC_3 Logic Functioning bit
 (39 6)  (165 374)  (165 374)  LC_3 Logic Functioning bit
 (53 6)  (179 374)  (179 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (141 375)  (141 375)  routing T_3_23.bot_op_4 <X> T_3_23.lc_trk_g1_4
 (17 7)  (143 375)  (143 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (147 375)  (147 375)  routing T_3_23.sp4_h_l_10 <X> T_3_23.lc_trk_g1_7
 (22 7)  (148 375)  (148 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (153 375)  (153 375)  routing T_3_23.lc_trk_g1_0 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 375)  (155 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 375)  (156 375)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (166 375)  (166 375)  LC_3 Logic Functioning bit
 (41 7)  (167 375)  (167 375)  LC_3 Logic Functioning bit
 (42 7)  (168 375)  (168 375)  LC_3 Logic Functioning bit
 (43 7)  (169 375)  (169 375)  LC_3 Logic Functioning bit
 (3 8)  (129 376)  (129 376)  routing T_3_23.sp12_v_t_22 <X> T_3_23.sp12_v_b_1
 (5 8)  (131 376)  (131 376)  routing T_3_23.sp4_v_b_6 <X> T_3_23.sp4_h_r_6
 (8 8)  (134 376)  (134 376)  routing T_3_23.sp4_v_b_1 <X> T_3_23.sp4_h_r_7
 (9 8)  (135 376)  (135 376)  routing T_3_23.sp4_v_b_1 <X> T_3_23.sp4_h_r_7
 (10 8)  (136 376)  (136 376)  routing T_3_23.sp4_v_b_1 <X> T_3_23.sp4_h_r_7
 (12 8)  (138 376)  (138 376)  routing T_3_23.sp4_v_b_8 <X> T_3_23.sp4_h_r_8
 (15 8)  (141 376)  (141 376)  routing T_3_23.rgt_op_1 <X> T_3_23.lc_trk_g2_1
 (17 8)  (143 376)  (143 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (144 376)  (144 376)  routing T_3_23.rgt_op_1 <X> T_3_23.lc_trk_g2_1
 (21 8)  (147 376)  (147 376)  routing T_3_23.sp4_v_t_14 <X> T_3_23.lc_trk_g2_3
 (22 8)  (148 376)  (148 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (149 376)  (149 376)  routing T_3_23.sp4_v_t_14 <X> T_3_23.lc_trk_g2_3
 (27 8)  (153 376)  (153 376)  routing T_3_23.lc_trk_g1_4 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 376)  (155 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 376)  (156 376)  routing T_3_23.lc_trk_g1_4 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 376)  (158 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 376)  (159 376)  routing T_3_23.lc_trk_g2_1 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (164 376)  (164 376)  LC_4 Logic Functioning bit
 (39 8)  (165 376)  (165 376)  LC_4 Logic Functioning bit
 (42 8)  (168 376)  (168 376)  LC_4 Logic Functioning bit
 (43 8)  (169 376)  (169 376)  LC_4 Logic Functioning bit
 (47 8)  (173 376)  (173 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (176 376)  (176 376)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (132 377)  (132 377)  routing T_3_23.sp4_v_b_6 <X> T_3_23.sp4_h_r_6
 (11 9)  (137 377)  (137 377)  routing T_3_23.sp4_v_b_8 <X> T_3_23.sp4_h_r_8
 (22 9)  (148 377)  (148 377)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (150 377)  (150 377)  routing T_3_23.tnl_op_2 <X> T_3_23.lc_trk_g2_2
 (25 9)  (151 377)  (151 377)  routing T_3_23.tnl_op_2 <X> T_3_23.lc_trk_g2_2
 (29 9)  (155 377)  (155 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 377)  (162 377)  LC_4 Logic Functioning bit
 (37 9)  (163 377)  (163 377)  LC_4 Logic Functioning bit
 (40 9)  (166 377)  (166 377)  LC_4 Logic Functioning bit
 (41 9)  (167 377)  (167 377)  LC_4 Logic Functioning bit
 (12 10)  (138 378)  (138 378)  routing T_3_23.sp4_v_t_39 <X> T_3_23.sp4_h_l_45
 (15 10)  (141 378)  (141 378)  routing T_3_23.sp4_h_l_24 <X> T_3_23.lc_trk_g2_5
 (16 10)  (142 378)  (142 378)  routing T_3_23.sp4_h_l_24 <X> T_3_23.lc_trk_g2_5
 (17 10)  (143 378)  (143 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (144 378)  (144 378)  routing T_3_23.sp4_h_l_24 <X> T_3_23.lc_trk_g2_5
 (26 10)  (152 378)  (152 378)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 378)  (153 378)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 378)  (155 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 378)  (156 378)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 378)  (157 378)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 378)  (160 378)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 378)  (161 378)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.input_2_5
 (36 10)  (162 378)  (162 378)  LC_5 Logic Functioning bit
 (37 10)  (163 378)  (163 378)  LC_5 Logic Functioning bit
 (38 10)  (164 378)  (164 378)  LC_5 Logic Functioning bit
 (42 10)  (168 378)  (168 378)  LC_5 Logic Functioning bit
 (43 10)  (169 378)  (169 378)  LC_5 Logic Functioning bit
 (11 11)  (137 379)  (137 379)  routing T_3_23.sp4_v_t_39 <X> T_3_23.sp4_h_l_45
 (13 11)  (139 379)  (139 379)  routing T_3_23.sp4_v_t_39 <X> T_3_23.sp4_h_l_45
 (17 11)  (143 379)  (143 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (154 379)  (154 379)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 379)  (155 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 379)  (157 379)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 379)  (158 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (161 379)  (161 379)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.input_2_5
 (37 11)  (163 379)  (163 379)  LC_5 Logic Functioning bit
 (42 11)  (168 379)  (168 379)  LC_5 Logic Functioning bit
 (43 11)  (169 379)  (169 379)  LC_5 Logic Functioning bit
 (48 11)  (174 379)  (174 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (134 380)  (134 380)  routing T_3_23.sp4_h_l_39 <X> T_3_23.sp4_h_r_10
 (10 12)  (136 380)  (136 380)  routing T_3_23.sp4_h_l_39 <X> T_3_23.sp4_h_r_10
 (14 12)  (140 380)  (140 380)  routing T_3_23.sp12_v_b_0 <X> T_3_23.lc_trk_g3_0
 (29 12)  (155 380)  (155 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 380)  (156 380)  routing T_3_23.lc_trk_g0_5 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 380)  (158 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 380)  (159 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 380)  (160 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (163 380)  (163 380)  LC_6 Logic Functioning bit
 (39 12)  (165 380)  (165 380)  LC_6 Logic Functioning bit
 (41 12)  (167 380)  (167 380)  LC_6 Logic Functioning bit
 (43 12)  (169 380)  (169 380)  LC_6 Logic Functioning bit
 (53 12)  (179 380)  (179 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (12 13)  (138 381)  (138 381)  routing T_3_23.sp4_h_r_11 <X> T_3_23.sp4_v_b_11
 (14 13)  (140 381)  (140 381)  routing T_3_23.sp12_v_b_0 <X> T_3_23.lc_trk_g3_0
 (15 13)  (141 381)  (141 381)  routing T_3_23.sp12_v_b_0 <X> T_3_23.lc_trk_g3_0
 (17 13)  (143 381)  (143 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (148 381)  (148 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (149 381)  (149 381)  routing T_3_23.sp12_v_b_18 <X> T_3_23.lc_trk_g3_2
 (25 13)  (151 381)  (151 381)  routing T_3_23.sp12_v_b_18 <X> T_3_23.lc_trk_g3_2
 (37 13)  (163 381)  (163 381)  LC_6 Logic Functioning bit
 (39 13)  (165 381)  (165 381)  LC_6 Logic Functioning bit
 (41 13)  (167 381)  (167 381)  LC_6 Logic Functioning bit
 (43 13)  (169 381)  (169 381)  LC_6 Logic Functioning bit
 (53 13)  (179 381)  (179 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (147 382)  (147 382)  routing T_3_23.sp4_v_t_18 <X> T_3_23.lc_trk_g3_7
 (22 14)  (148 382)  (148 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (149 382)  (149 382)  routing T_3_23.sp4_v_t_18 <X> T_3_23.lc_trk_g3_7
 (25 14)  (151 382)  (151 382)  routing T_3_23.bnl_op_6 <X> T_3_23.lc_trk_g3_6
 (27 14)  (153 382)  (153 382)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 382)  (154 382)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 382)  (155 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 382)  (156 382)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 382)  (158 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 382)  (159 382)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 382)  (162 382)  LC_7 Logic Functioning bit
 (37 14)  (163 382)  (163 382)  LC_7 Logic Functioning bit
 (38 14)  (164 382)  (164 382)  LC_7 Logic Functioning bit
 (39 14)  (165 382)  (165 382)  LC_7 Logic Functioning bit
 (46 14)  (172 382)  (172 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (148 383)  (148 383)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (151 383)  (151 383)  routing T_3_23.bnl_op_6 <X> T_3_23.lc_trk_g3_6
 (26 15)  (152 383)  (152 383)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (153 383)  (153 383)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 383)  (154 383)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 383)  (155 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 383)  (156 383)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 383)  (157 383)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (40 15)  (166 383)  (166 383)  LC_7 Logic Functioning bit
 (41 15)  (167 383)  (167 383)  LC_7 Logic Functioning bit
 (42 15)  (168 383)  (168 383)  LC_7 Logic Functioning bit
 (43 15)  (169 383)  (169 383)  LC_7 Logic Functioning bit


LogicTile_4_23

 (21 0)  (201 368)  (201 368)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g0_3
 (22 0)  (202 368)  (202 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (203 368)  (203 368)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g0_3
 (24 0)  (204 368)  (204 368)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g0_3
 (26 0)  (206 368)  (206 368)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 368)  (208 368)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 368)  (209 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 368)  (210 368)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 368)  (211 368)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 368)  (212 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 368)  (213 368)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 368)  (214 368)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (38 0)  (218 368)  (218 368)  LC_0 Logic Functioning bit
 (39 0)  (219 368)  (219 368)  LC_0 Logic Functioning bit
 (42 0)  (222 368)  (222 368)  LC_0 Logic Functioning bit
 (43 0)  (223 368)  (223 368)  LC_0 Logic Functioning bit
 (48 0)  (228 368)  (228 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (194 369)  (194 369)  routing T_4_23.sp4_r_v_b_35 <X> T_4_23.lc_trk_g0_0
 (17 1)  (197 369)  (197 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (201 369)  (201 369)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g0_3
 (26 1)  (206 369)  (206 369)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 369)  (207 369)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 369)  (208 369)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 369)  (209 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 369)  (210 369)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 369)  (211 369)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 369)  (212 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (213 369)  (213 369)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_0
 (34 1)  (214 369)  (214 369)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_0
 (35 1)  (215 369)  (215 369)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_0
 (36 1)  (216 369)  (216 369)  LC_0 Logic Functioning bit
 (37 1)  (217 369)  (217 369)  LC_0 Logic Functioning bit
 (40 1)  (220 369)  (220 369)  LC_0 Logic Functioning bit
 (41 1)  (221 369)  (221 369)  LC_0 Logic Functioning bit
 (0 2)  (180 370)  (180 370)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (182 370)  (182 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (192 370)  (192 370)  routing T_4_23.sp4_v_b_2 <X> T_4_23.sp4_h_l_39
 (16 2)  (196 370)  (196 370)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (17 2)  (197 370)  (197 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (198 370)  (198 370)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (21 2)  (201 370)  (201 370)  routing T_4_23.wire_logic_cluster/lc_7/out <X> T_4_23.lc_trk_g0_7
 (22 2)  (202 370)  (202 370)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (208 370)  (208 370)  routing T_4_23.lc_trk_g2_4 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 370)  (209 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 370)  (210 370)  routing T_4_23.lc_trk_g2_4 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 370)  (211 370)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 370)  (212 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 370)  (213 370)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 370)  (214 370)  routing T_4_23.lc_trk_g3_5 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 370)  (217 370)  LC_1 Logic Functioning bit
 (39 2)  (219 370)  (219 370)  LC_1 Logic Functioning bit
 (41 2)  (221 370)  (221 370)  LC_1 Logic Functioning bit
 (43 2)  (223 370)  (223 370)  LC_1 Logic Functioning bit
 (0 3)  (180 371)  (180 371)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (4 3)  (184 371)  (184 371)  routing T_4_23.sp4_v_b_7 <X> T_4_23.sp4_h_l_37
 (18 3)  (198 371)  (198 371)  routing T_4_23.sp4_v_b_13 <X> T_4_23.lc_trk_g0_5
 (37 3)  (217 371)  (217 371)  LC_1 Logic Functioning bit
 (39 3)  (219 371)  (219 371)  LC_1 Logic Functioning bit
 (41 3)  (221 371)  (221 371)  LC_1 Logic Functioning bit
 (43 3)  (223 371)  (223 371)  LC_1 Logic Functioning bit
 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_b_0 <X> T_4_23.sp12_h_r_0
 (5 4)  (185 372)  (185 372)  routing T_4_23.sp4_v_b_9 <X> T_4_23.sp4_h_r_3
 (12 4)  (192 372)  (192 372)  routing T_4_23.sp4_v_b_11 <X> T_4_23.sp4_h_r_5
 (21 4)  (201 372)  (201 372)  routing T_4_23.sp4_v_b_3 <X> T_4_23.lc_trk_g1_3
 (22 4)  (202 372)  (202 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (203 372)  (203 372)  routing T_4_23.sp4_v_b_3 <X> T_4_23.lc_trk_g1_3
 (27 4)  (207 372)  (207 372)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 372)  (209 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 372)  (210 372)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 372)  (211 372)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 372)  (212 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (218 372)  (218 372)  LC_2 Logic Functioning bit
 (39 4)  (219 372)  (219 372)  LC_2 Logic Functioning bit
 (42 4)  (222 372)  (222 372)  LC_2 Logic Functioning bit
 (43 4)  (223 372)  (223 372)  LC_2 Logic Functioning bit
 (50 4)  (230 372)  (230 372)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (232 372)  (232 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (183 373)  (183 373)  routing T_4_23.sp12_v_b_0 <X> T_4_23.sp12_h_r_0
 (4 5)  (184 373)  (184 373)  routing T_4_23.sp4_v_b_9 <X> T_4_23.sp4_h_r_3
 (6 5)  (186 373)  (186 373)  routing T_4_23.sp4_v_b_9 <X> T_4_23.sp4_h_r_3
 (10 5)  (190 373)  (190 373)  routing T_4_23.sp4_h_r_11 <X> T_4_23.sp4_v_b_4
 (11 5)  (191 373)  (191 373)  routing T_4_23.sp4_v_b_11 <X> T_4_23.sp4_h_r_5
 (13 5)  (193 373)  (193 373)  routing T_4_23.sp4_v_b_11 <X> T_4_23.sp4_h_r_5
 (27 5)  (207 373)  (207 373)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 373)  (208 373)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 373)  (209 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 373)  (210 373)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 373)  (216 373)  LC_2 Logic Functioning bit
 (37 5)  (217 373)  (217 373)  LC_2 Logic Functioning bit
 (40 5)  (220 373)  (220 373)  LC_2 Logic Functioning bit
 (41 5)  (221 373)  (221 373)  LC_2 Logic Functioning bit
 (53 5)  (233 373)  (233 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (183 374)  (183 374)  routing T_4_23.sp12_h_r_0 <X> T_4_23.sp12_v_t_23
 (6 6)  (186 374)  (186 374)  routing T_4_23.sp4_h_l_47 <X> T_4_23.sp4_v_t_38
 (21 6)  (201 374)  (201 374)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g1_7
 (22 6)  (202 374)  (202 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (204 374)  (204 374)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g1_7
 (27 6)  (207 374)  (207 374)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 374)  (208 374)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 374)  (209 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 374)  (212 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 374)  (214 374)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (41 6)  (221 374)  (221 374)  LC_3 Logic Functioning bit
 (42 6)  (222 374)  (222 374)  LC_3 Logic Functioning bit
 (43 6)  (223 374)  (223 374)  LC_3 Logic Functioning bit
 (45 6)  (225 374)  (225 374)  LC_3 Logic Functioning bit
 (51 6)  (231 374)  (231 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (183 375)  (183 375)  routing T_4_23.sp12_h_r_0 <X> T_4_23.sp12_v_t_23
 (21 7)  (201 375)  (201 375)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g1_7
 (22 7)  (202 375)  (202 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (203 375)  (203 375)  routing T_4_23.sp12_h_l_21 <X> T_4_23.lc_trk_g1_6
 (25 7)  (205 375)  (205 375)  routing T_4_23.sp12_h_l_21 <X> T_4_23.lc_trk_g1_6
 (27 7)  (207 375)  (207 375)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 375)  (208 375)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 375)  (209 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 375)  (210 375)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 375)  (211 375)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 375)  (212 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (213 375)  (213 375)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.input_2_3
 (34 7)  (214 375)  (214 375)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.input_2_3
 (35 7)  (215 375)  (215 375)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.input_2_3
 (43 7)  (223 375)  (223 375)  LC_3 Logic Functioning bit
 (53 7)  (233 375)  (233 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 8)  (183 376)  (183 376)  routing T_4_23.sp12_v_t_22 <X> T_4_23.sp12_v_b_1
 (16 8)  (196 376)  (196 376)  routing T_4_23.sp4_v_t_12 <X> T_4_23.lc_trk_g2_1
 (17 8)  (197 376)  (197 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (198 376)  (198 376)  routing T_4_23.sp4_v_t_12 <X> T_4_23.lc_trk_g2_1
 (22 8)  (202 376)  (202 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (203 376)  (203 376)  routing T_4_23.sp12_v_b_11 <X> T_4_23.lc_trk_g2_3
 (26 8)  (206 376)  (206 376)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 376)  (208 376)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 376)  (209 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 376)  (210 376)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 376)  (212 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 376)  (213 376)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (218 376)  (218 376)  LC_4 Logic Functioning bit
 (39 8)  (219 376)  (219 376)  LC_4 Logic Functioning bit
 (42 8)  (222 376)  (222 376)  LC_4 Logic Functioning bit
 (43 8)  (223 376)  (223 376)  LC_4 Logic Functioning bit
 (26 9)  (206 377)  (206 377)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 377)  (207 377)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 377)  (209 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 377)  (211 377)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 377)  (212 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (213 377)  (213 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (34 9)  (214 377)  (214 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (35 9)  (215 377)  (215 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (36 9)  (216 377)  (216 377)  LC_4 Logic Functioning bit
 (37 9)  (217 377)  (217 377)  LC_4 Logic Functioning bit
 (40 9)  (220 377)  (220 377)  LC_4 Logic Functioning bit
 (41 9)  (221 377)  (221 377)  LC_4 Logic Functioning bit
 (5 10)  (185 378)  (185 378)  routing T_4_23.sp4_v_t_37 <X> T_4_23.sp4_h_l_43
 (12 10)  (192 378)  (192 378)  routing T_4_23.sp4_v_b_8 <X> T_4_23.sp4_h_l_45
 (17 10)  (197 378)  (197 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (198 378)  (198 378)  routing T_4_23.wire_logic_cluster/lc_5/out <X> T_4_23.lc_trk_g2_5
 (21 10)  (201 378)  (201 378)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g2_7
 (22 10)  (202 378)  (202 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (203 378)  (203 378)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g2_7
 (24 10)  (204 378)  (204 378)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g2_7
 (25 10)  (205 378)  (205 378)  routing T_4_23.sp4_v_b_38 <X> T_4_23.lc_trk_g2_6
 (29 10)  (209 378)  (209 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 378)  (212 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 378)  (214 378)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 378)  (215 378)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.input_2_5
 (43 10)  (223 378)  (223 378)  LC_5 Logic Functioning bit
 (45 10)  (225 378)  (225 378)  LC_5 Logic Functioning bit
 (4 11)  (184 379)  (184 379)  routing T_4_23.sp4_v_t_37 <X> T_4_23.sp4_h_l_43
 (6 11)  (186 379)  (186 379)  routing T_4_23.sp4_v_t_37 <X> T_4_23.sp4_h_l_43
 (8 11)  (188 379)  (188 379)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_v_t_42
 (9 11)  (189 379)  (189 379)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_v_t_42
 (10 11)  (190 379)  (190 379)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_v_t_42
 (14 11)  (194 379)  (194 379)  routing T_4_23.sp4_h_l_17 <X> T_4_23.lc_trk_g2_4
 (15 11)  (195 379)  (195 379)  routing T_4_23.sp4_h_l_17 <X> T_4_23.lc_trk_g2_4
 (16 11)  (196 379)  (196 379)  routing T_4_23.sp4_h_l_17 <X> T_4_23.lc_trk_g2_4
 (17 11)  (197 379)  (197 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (201 379)  (201 379)  routing T_4_23.sp4_h_l_34 <X> T_4_23.lc_trk_g2_7
 (22 11)  (202 379)  (202 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (203 379)  (203 379)  routing T_4_23.sp4_v_b_38 <X> T_4_23.lc_trk_g2_6
 (25 11)  (205 379)  (205 379)  routing T_4_23.sp4_v_b_38 <X> T_4_23.lc_trk_g2_6
 (27 11)  (207 379)  (207 379)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 379)  (208 379)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 379)  (209 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 379)  (211 379)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 379)  (212 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (213 379)  (213 379)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.input_2_5
 (41 11)  (221 379)  (221 379)  LC_5 Logic Functioning bit
 (42 11)  (222 379)  (222 379)  LC_5 Logic Functioning bit
 (43 11)  (223 379)  (223 379)  LC_5 Logic Functioning bit
 (48 11)  (228 379)  (228 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (232 379)  (232 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (195 380)  (195 380)  routing T_4_23.sp4_h_r_25 <X> T_4_23.lc_trk_g3_1
 (16 12)  (196 380)  (196 380)  routing T_4_23.sp4_h_r_25 <X> T_4_23.lc_trk_g3_1
 (17 12)  (197 380)  (197 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (201 380)  (201 380)  routing T_4_23.wire_logic_cluster/lc_3/out <X> T_4_23.lc_trk_g3_3
 (22 12)  (202 380)  (202 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (206 380)  (206 380)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 380)  (208 380)  routing T_4_23.lc_trk_g2_1 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 380)  (209 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 380)  (212 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (216 380)  (216 380)  LC_6 Logic Functioning bit
 (37 12)  (217 380)  (217 380)  LC_6 Logic Functioning bit
 (38 12)  (218 380)  (218 380)  LC_6 Logic Functioning bit
 (39 12)  (219 380)  (219 380)  LC_6 Logic Functioning bit
 (51 12)  (231 380)  (231 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (197 381)  (197 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (198 381)  (198 381)  routing T_4_23.sp4_h_r_25 <X> T_4_23.lc_trk_g3_1
 (22 13)  (202 381)  (202 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (203 381)  (203 381)  routing T_4_23.sp4_v_b_42 <X> T_4_23.lc_trk_g3_2
 (24 13)  (204 381)  (204 381)  routing T_4_23.sp4_v_b_42 <X> T_4_23.lc_trk_g3_2
 (26 13)  (206 381)  (206 381)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 381)  (207 381)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 381)  (208 381)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 381)  (209 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 381)  (211 381)  routing T_4_23.lc_trk_g0_3 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (40 13)  (220 381)  (220 381)  LC_6 Logic Functioning bit
 (41 13)  (221 381)  (221 381)  LC_6 Logic Functioning bit
 (42 13)  (222 381)  (222 381)  LC_6 Logic Functioning bit
 (43 13)  (223 381)  (223 381)  LC_6 Logic Functioning bit
 (52 13)  (232 381)  (232 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (12 14)  (192 382)  (192 382)  routing T_4_23.sp4_v_t_46 <X> T_4_23.sp4_h_l_46
 (15 14)  (195 382)  (195 382)  routing T_4_23.sp12_v_t_2 <X> T_4_23.lc_trk_g3_5
 (17 14)  (197 382)  (197 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (198 382)  (198 382)  routing T_4_23.sp12_v_t_2 <X> T_4_23.lc_trk_g3_5
 (22 14)  (202 382)  (202 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (205 382)  (205 382)  routing T_4_23.sp4_v_b_30 <X> T_4_23.lc_trk_g3_6
 (26 14)  (206 382)  (206 382)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (211 382)  (211 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 382)  (212 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 382)  (213 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 382)  (215 382)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.input_2_7
 (36 14)  (216 382)  (216 382)  LC_7 Logic Functioning bit
 (37 14)  (217 382)  (217 382)  LC_7 Logic Functioning bit
 (41 14)  (221 382)  (221 382)  LC_7 Logic Functioning bit
 (43 14)  (223 382)  (223 382)  LC_7 Logic Functioning bit
 (45 14)  (225 382)  (225 382)  LC_7 Logic Functioning bit
 (52 14)  (232 382)  (232 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (191 383)  (191 383)  routing T_4_23.sp4_v_t_46 <X> T_4_23.sp4_h_l_46
 (17 15)  (197 383)  (197 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (198 383)  (198 383)  routing T_4_23.sp12_v_t_2 <X> T_4_23.lc_trk_g3_5
 (21 15)  (201 383)  (201 383)  routing T_4_23.sp4_r_v_b_47 <X> T_4_23.lc_trk_g3_7
 (22 15)  (202 383)  (202 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (203 383)  (203 383)  routing T_4_23.sp4_v_b_30 <X> T_4_23.lc_trk_g3_6
 (26 15)  (206 383)  (206 383)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 383)  (209 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 383)  (211 383)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 383)  (212 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (213 383)  (213 383)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.input_2_7
 (34 15)  (214 383)  (214 383)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.input_2_7
 (36 15)  (216 383)  (216 383)  LC_7 Logic Functioning bit
 (37 15)  (217 383)  (217 383)  LC_7 Logic Functioning bit
 (40 15)  (220 383)  (220 383)  LC_7 Logic Functioning bit
 (42 15)  (222 383)  (222 383)  LC_7 Logic Functioning bit


LogicTile_5_23

 (14 0)  (248 368)  (248 368)  routing T_5_23.wire_logic_cluster/lc_0/out <X> T_5_23.lc_trk_g0_0
 (27 0)  (261 368)  (261 368)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 368)  (265 368)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 368)  (267 368)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 368)  (268 368)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 368)  (271 368)  LC_0 Logic Functioning bit
 (39 0)  (273 368)  (273 368)  LC_0 Logic Functioning bit
 (41 0)  (275 368)  (275 368)  LC_0 Logic Functioning bit
 (43 0)  (277 368)  (277 368)  LC_0 Logic Functioning bit
 (17 1)  (251 369)  (251 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (31 1)  (265 369)  (265 369)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (37 1)  (271 369)  (271 369)  LC_0 Logic Functioning bit
 (39 1)  (273 369)  (273 369)  LC_0 Logic Functioning bit
 (41 1)  (275 369)  (275 369)  LC_0 Logic Functioning bit
 (43 1)  (277 369)  (277 369)  LC_0 Logic Functioning bit
 (0 2)  (234 370)  (234 370)  routing T_5_23.glb_netwk_3 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (2 2)  (236 370)  (236 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (239 370)  (239 370)  routing T_5_23.sp4_v_b_0 <X> T_5_23.sp4_h_l_37
 (6 2)  (240 370)  (240 370)  routing T_5_23.sp4_h_l_42 <X> T_5_23.sp4_v_t_37
 (14 2)  (248 370)  (248 370)  routing T_5_23.lft_op_4 <X> T_5_23.lc_trk_g0_4
 (17 2)  (251 370)  (251 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (256 370)  (256 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (260 370)  (260 370)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 370)  (261 370)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 370)  (263 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 370)  (264 370)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 370)  (267 370)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 370)  (269 370)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.input_2_1
 (38 2)  (272 370)  (272 370)  LC_1 Logic Functioning bit
 (39 2)  (273 370)  (273 370)  LC_1 Logic Functioning bit
 (42 2)  (276 370)  (276 370)  LC_1 Logic Functioning bit
 (43 2)  (277 370)  (277 370)  LC_1 Logic Functioning bit
 (0 3)  (234 371)  (234 371)  routing T_5_23.glb_netwk_3 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (15 3)  (249 371)  (249 371)  routing T_5_23.lft_op_4 <X> T_5_23.lc_trk_g0_4
 (17 3)  (251 371)  (251 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (252 371)  (252 371)  routing T_5_23.sp4_r_v_b_29 <X> T_5_23.lc_trk_g0_5
 (21 3)  (255 371)  (255 371)  routing T_5_23.sp4_r_v_b_31 <X> T_5_23.lc_trk_g0_7
 (28 3)  (262 371)  (262 371)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 371)  (263 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 371)  (265 371)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 371)  (266 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (268 371)  (268 371)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.input_2_1
 (35 3)  (269 371)  (269 371)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.input_2_1
 (36 3)  (270 371)  (270 371)  LC_1 Logic Functioning bit
 (37 3)  (271 371)  (271 371)  LC_1 Logic Functioning bit
 (40 3)  (274 371)  (274 371)  LC_1 Logic Functioning bit
 (41 3)  (275 371)  (275 371)  LC_1 Logic Functioning bit
 (5 4)  (239 372)  (239 372)  routing T_5_23.sp4_v_b_3 <X> T_5_23.sp4_h_r_3
 (12 4)  (246 372)  (246 372)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_h_r_5
 (14 4)  (248 372)  (248 372)  routing T_5_23.sp12_h_r_0 <X> T_5_23.lc_trk_g1_0
 (21 4)  (255 372)  (255 372)  routing T_5_23.sp4_h_r_11 <X> T_5_23.lc_trk_g1_3
 (22 4)  (256 372)  (256 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (257 372)  (257 372)  routing T_5_23.sp4_h_r_11 <X> T_5_23.lc_trk_g1_3
 (24 4)  (258 372)  (258 372)  routing T_5_23.sp4_h_r_11 <X> T_5_23.lc_trk_g1_3
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 372)  (264 372)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 372)  (268 372)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 372)  (272 372)  LC_2 Logic Functioning bit
 (39 4)  (273 372)  (273 372)  LC_2 Logic Functioning bit
 (42 4)  (276 372)  (276 372)  LC_2 Logic Functioning bit
 (43 4)  (277 372)  (277 372)  LC_2 Logic Functioning bit
 (50 4)  (284 372)  (284 372)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (240 373)  (240 373)  routing T_5_23.sp4_v_b_3 <X> T_5_23.sp4_h_r_3
 (13 5)  (247 373)  (247 373)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_h_r_5
 (14 5)  (248 373)  (248 373)  routing T_5_23.sp12_h_r_0 <X> T_5_23.lc_trk_g1_0
 (15 5)  (249 373)  (249 373)  routing T_5_23.sp12_h_r_0 <X> T_5_23.lc_trk_g1_0
 (17 5)  (251 373)  (251 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (256 373)  (256 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (258 373)  (258 373)  routing T_5_23.bot_op_2 <X> T_5_23.lc_trk_g1_2
 (26 5)  (260 373)  (260 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 373)  (261 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 373)  (262 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 373)  (264 373)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 373)  (265 373)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 373)  (270 373)  LC_2 Logic Functioning bit
 (37 5)  (271 373)  (271 373)  LC_2 Logic Functioning bit
 (40 5)  (274 373)  (274 373)  LC_2 Logic Functioning bit
 (41 5)  (275 373)  (275 373)  LC_2 Logic Functioning bit
 (4 6)  (238 374)  (238 374)  routing T_5_23.sp4_h_r_9 <X> T_5_23.sp4_v_t_38
 (6 6)  (240 374)  (240 374)  routing T_5_23.sp4_h_r_9 <X> T_5_23.sp4_v_t_38
 (12 6)  (246 374)  (246 374)  routing T_5_23.sp4_v_b_5 <X> T_5_23.sp4_h_l_40
 (14 6)  (248 374)  (248 374)  routing T_5_23.sp4_v_b_4 <X> T_5_23.lc_trk_g1_4
 (15 6)  (249 374)  (249 374)  routing T_5_23.sp4_h_r_5 <X> T_5_23.lc_trk_g1_5
 (16 6)  (250 374)  (250 374)  routing T_5_23.sp4_h_r_5 <X> T_5_23.lc_trk_g1_5
 (17 6)  (251 374)  (251 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (255 374)  (255 374)  routing T_5_23.wire_logic_cluster/lc_7/out <X> T_5_23.lc_trk_g1_7
 (22 6)  (256 374)  (256 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 374)  (259 374)  routing T_5_23.bnr_op_6 <X> T_5_23.lc_trk_g1_6
 (26 6)  (260 374)  (260 374)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 374)  (265 374)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 374)  (268 374)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 374)  (272 374)  LC_3 Logic Functioning bit
 (39 6)  (273 374)  (273 374)  LC_3 Logic Functioning bit
 (42 6)  (276 374)  (276 374)  LC_3 Logic Functioning bit
 (43 6)  (277 374)  (277 374)  LC_3 Logic Functioning bit
 (50 6)  (284 374)  (284 374)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (239 375)  (239 375)  routing T_5_23.sp4_h_r_9 <X> T_5_23.sp4_v_t_38
 (16 7)  (250 375)  (250 375)  routing T_5_23.sp4_v_b_4 <X> T_5_23.lc_trk_g1_4
 (17 7)  (251 375)  (251 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (252 375)  (252 375)  routing T_5_23.sp4_h_r_5 <X> T_5_23.lc_trk_g1_5
 (22 7)  (256 375)  (256 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (259 375)  (259 375)  routing T_5_23.bnr_op_6 <X> T_5_23.lc_trk_g1_6
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 375)  (265 375)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 375)  (270 375)  LC_3 Logic Functioning bit
 (37 7)  (271 375)  (271 375)  LC_3 Logic Functioning bit
 (40 7)  (274 375)  (274 375)  LC_3 Logic Functioning bit
 (41 7)  (275 375)  (275 375)  LC_3 Logic Functioning bit
 (51 7)  (285 375)  (285 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (238 376)  (238 376)  routing T_5_23.sp4_h_l_43 <X> T_5_23.sp4_v_b_6
 (11 8)  (245 376)  (245 376)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_v_b_8
 (13 8)  (247 376)  (247 376)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_v_b_8
 (14 8)  (248 376)  (248 376)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g2_0
 (15 8)  (249 376)  (249 376)  routing T_5_23.sp4_v_t_28 <X> T_5_23.lc_trk_g2_1
 (16 8)  (250 376)  (250 376)  routing T_5_23.sp4_v_t_28 <X> T_5_23.lc_trk_g2_1
 (17 8)  (251 376)  (251 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (256 376)  (256 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (257 376)  (257 376)  routing T_5_23.sp4_h_r_27 <X> T_5_23.lc_trk_g2_3
 (24 8)  (258 376)  (258 376)  routing T_5_23.sp4_h_r_27 <X> T_5_23.lc_trk_g2_3
 (27 8)  (261 376)  (261 376)  routing T_5_23.lc_trk_g1_0 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 376)  (265 376)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 376)  (267 376)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (41 8)  (275 376)  (275 376)  LC_4 Logic Functioning bit
 (43 8)  (277 376)  (277 376)  LC_4 Logic Functioning bit
 (45 8)  (279 376)  (279 376)  LC_4 Logic Functioning bit
 (46 8)  (280 376)  (280 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (239 377)  (239 377)  routing T_5_23.sp4_h_l_43 <X> T_5_23.sp4_v_b_6
 (12 9)  (246 377)  (246 377)  routing T_5_23.sp4_h_l_39 <X> T_5_23.sp4_v_b_8
 (15 9)  (249 377)  (249 377)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g2_0
 (16 9)  (250 377)  (250 377)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g2_0
 (17 9)  (251 377)  (251 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (255 377)  (255 377)  routing T_5_23.sp4_h_r_27 <X> T_5_23.lc_trk_g2_3
 (22 9)  (256 377)  (256 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (257 377)  (257 377)  routing T_5_23.sp12_v_t_9 <X> T_5_23.lc_trk_g2_2
 (31 9)  (265 377)  (265 377)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (41 9)  (275 377)  (275 377)  LC_4 Logic Functioning bit
 (43 9)  (277 377)  (277 377)  LC_4 Logic Functioning bit
 (46 9)  (280 377)  (280 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (247 378)  (247 378)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_v_t_45
 (15 10)  (249 378)  (249 378)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g2_5
 (16 10)  (250 378)  (250 378)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g2_5
 (17 10)  (251 378)  (251 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (252 378)  (252 378)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g2_5
 (21 10)  (255 378)  (255 378)  routing T_5_23.sp4_v_t_18 <X> T_5_23.lc_trk_g2_7
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (257 378)  (257 378)  routing T_5_23.sp4_v_t_18 <X> T_5_23.lc_trk_g2_7
 (26 10)  (260 378)  (260 378)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 378)  (262 378)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 378)  (265 378)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (272 378)  (272 378)  LC_5 Logic Functioning bit
 (39 10)  (273 378)  (273 378)  LC_5 Logic Functioning bit
 (42 10)  (276 378)  (276 378)  LC_5 Logic Functioning bit
 (43 10)  (277 378)  (277 378)  LC_5 Logic Functioning bit
 (3 11)  (237 379)  (237 379)  routing T_5_23.sp12_v_b_1 <X> T_5_23.sp12_h_l_22
 (12 11)  (246 379)  (246 379)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_v_t_45
 (26 11)  (260 379)  (260 379)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 379)  (261 379)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 379)  (262 379)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 379)  (266 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (267 379)  (267 379)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.input_2_5
 (35 11)  (269 379)  (269 379)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.input_2_5
 (36 11)  (270 379)  (270 379)  LC_5 Logic Functioning bit
 (37 11)  (271 379)  (271 379)  LC_5 Logic Functioning bit
 (40 11)  (274 379)  (274 379)  LC_5 Logic Functioning bit
 (41 11)  (275 379)  (275 379)  LC_5 Logic Functioning bit
 (48 11)  (282 379)  (282 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (238 380)  (238 380)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_v_b_9
 (6 12)  (240 380)  (240 380)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_v_b_9
 (12 12)  (246 380)  (246 380)  routing T_5_23.sp4_h_l_45 <X> T_5_23.sp4_h_r_11
 (14 12)  (248 380)  (248 380)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g3_0
 (22 12)  (256 380)  (256 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (260 380)  (260 380)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 380)  (262 380)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 380)  (265 380)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 380)  (268 380)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 380)  (270 380)  LC_6 Logic Functioning bit
 (37 12)  (271 380)  (271 380)  LC_6 Logic Functioning bit
 (38 12)  (272 380)  (272 380)  LC_6 Logic Functioning bit
 (39 12)  (273 380)  (273 380)  LC_6 Logic Functioning bit
 (13 13)  (247 381)  (247 381)  routing T_5_23.sp4_h_l_45 <X> T_5_23.sp4_h_r_11
 (15 13)  (249 381)  (249 381)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g3_0
 (16 13)  (250 381)  (250 381)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g3_0
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (260 381)  (260 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 381)  (261 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 381)  (262 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 381)  (263 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (40 13)  (274 381)  (274 381)  LC_6 Logic Functioning bit
 (41 13)  (275 381)  (275 381)  LC_6 Logic Functioning bit
 (42 13)  (276 381)  (276 381)  LC_6 Logic Functioning bit
 (43 13)  (277 381)  (277 381)  LC_6 Logic Functioning bit
 (46 13)  (280 381)  (280 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (238 382)  (238 382)  routing T_5_23.sp4_h_r_3 <X> T_5_23.sp4_v_t_44
 (6 14)  (240 382)  (240 382)  routing T_5_23.sp4_h_r_3 <X> T_5_23.sp4_v_t_44
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (257 382)  (257 382)  routing T_5_23.sp4_h_r_31 <X> T_5_23.lc_trk_g3_7
 (24 14)  (258 382)  (258 382)  routing T_5_23.sp4_h_r_31 <X> T_5_23.lc_trk_g3_7
 (27 14)  (261 382)  (261 382)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 382)  (265 382)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 382)  (270 382)  LC_7 Logic Functioning bit
 (37 14)  (271 382)  (271 382)  LC_7 Logic Functioning bit
 (38 14)  (272 382)  (272 382)  LC_7 Logic Functioning bit
 (39 14)  (273 382)  (273 382)  LC_7 Logic Functioning bit
 (5 15)  (239 383)  (239 383)  routing T_5_23.sp4_h_r_3 <X> T_5_23.sp4_v_t_44
 (21 15)  (255 383)  (255 383)  routing T_5_23.sp4_h_r_31 <X> T_5_23.lc_trk_g3_7
 (22 15)  (256 383)  (256 383)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (258 383)  (258 383)  routing T_5_23.tnr_op_6 <X> T_5_23.lc_trk_g3_6
 (28 15)  (262 383)  (262 383)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 383)  (263 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 383)  (264 383)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (40 15)  (274 383)  (274 383)  LC_7 Logic Functioning bit
 (41 15)  (275 383)  (275 383)  LC_7 Logic Functioning bit
 (42 15)  (276 383)  (276 383)  LC_7 Logic Functioning bit
 (43 15)  (277 383)  (277 383)  LC_7 Logic Functioning bit


LogicTile_6_23

 (8 0)  (296 368)  (296 368)  routing T_6_23.sp4_v_b_7 <X> T_6_23.sp4_h_r_1
 (9 0)  (297 368)  (297 368)  routing T_6_23.sp4_v_b_7 <X> T_6_23.sp4_h_r_1
 (10 0)  (298 368)  (298 368)  routing T_6_23.sp4_v_b_7 <X> T_6_23.sp4_h_r_1
 (17 0)  (305 368)  (305 368)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (306 368)  (306 368)  routing T_6_23.bnr_op_1 <X> T_6_23.lc_trk_g0_1
 (21 0)  (309 368)  (309 368)  routing T_6_23.sp12_h_r_3 <X> T_6_23.lc_trk_g0_3
 (22 0)  (310 368)  (310 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (312 368)  (312 368)  routing T_6_23.sp12_h_r_3 <X> T_6_23.lc_trk_g0_3
 (25 0)  (313 368)  (313 368)  routing T_6_23.sp4_v_b_10 <X> T_6_23.lc_trk_g0_2
 (27 0)  (315 368)  (315 368)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 368)  (317 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 368)  (318 368)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 368)  (319 368)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 368)  (320 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 368)  (321 368)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 368)  (324 368)  LC_0 Logic Functioning bit
 (37 0)  (325 368)  (325 368)  LC_0 Logic Functioning bit
 (41 0)  (329 368)  (329 368)  LC_0 Logic Functioning bit
 (42 0)  (330 368)  (330 368)  LC_0 Logic Functioning bit
 (43 0)  (331 368)  (331 368)  LC_0 Logic Functioning bit
 (18 1)  (306 369)  (306 369)  routing T_6_23.bnr_op_1 <X> T_6_23.lc_trk_g0_1
 (21 1)  (309 369)  (309 369)  routing T_6_23.sp12_h_r_3 <X> T_6_23.lc_trk_g0_3
 (22 1)  (310 369)  (310 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (311 369)  (311 369)  routing T_6_23.sp4_v_b_10 <X> T_6_23.lc_trk_g0_2
 (25 1)  (313 369)  (313 369)  routing T_6_23.sp4_v_b_10 <X> T_6_23.lc_trk_g0_2
 (26 1)  (314 369)  (314 369)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 369)  (315 369)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 369)  (316 369)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 369)  (317 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 369)  (318 369)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 369)  (320 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (323 369)  (323 369)  routing T_6_23.lc_trk_g0_2 <X> T_6_23.input_2_0
 (36 1)  (324 369)  (324 369)  LC_0 Logic Functioning bit
 (37 1)  (325 369)  (325 369)  LC_0 Logic Functioning bit
 (42 1)  (330 369)  (330 369)  LC_0 Logic Functioning bit
 (51 1)  (339 369)  (339 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (288 370)  (288 370)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 2)  (290 370)  (290 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (294 370)  (294 370)  routing T_6_23.sp4_h_l_42 <X> T_6_23.sp4_v_t_37
 (8 2)  (296 370)  (296 370)  routing T_6_23.sp4_v_t_36 <X> T_6_23.sp4_h_l_36
 (9 2)  (297 370)  (297 370)  routing T_6_23.sp4_v_t_36 <X> T_6_23.sp4_h_l_36
 (17 2)  (305 370)  (305 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (306 370)  (306 370)  routing T_6_23.bnr_op_5 <X> T_6_23.lc_trk_g0_5
 (21 2)  (309 370)  (309 370)  routing T_6_23.sp12_h_l_4 <X> T_6_23.lc_trk_g0_7
 (22 2)  (310 370)  (310 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (312 370)  (312 370)  routing T_6_23.sp12_h_l_4 <X> T_6_23.lc_trk_g0_7
 (26 2)  (314 370)  (314 370)  routing T_6_23.lc_trk_g0_7 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 370)  (315 370)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 370)  (317 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 370)  (319 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 370)  (320 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 370)  (321 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 370)  (322 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 370)  (324 370)  LC_1 Logic Functioning bit
 (37 2)  (325 370)  (325 370)  LC_1 Logic Functioning bit
 (38 2)  (326 370)  (326 370)  LC_1 Logic Functioning bit
 (40 2)  (328 370)  (328 370)  LC_1 Logic Functioning bit
 (41 2)  (329 370)  (329 370)  LC_1 Logic Functioning bit
 (42 2)  (330 370)  (330 370)  LC_1 Logic Functioning bit
 (50 2)  (338 370)  (338 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 371)  (288 371)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (18 3)  (306 371)  (306 371)  routing T_6_23.bnr_op_5 <X> T_6_23.lc_trk_g0_5
 (21 3)  (309 371)  (309 371)  routing T_6_23.sp12_h_l_4 <X> T_6_23.lc_trk_g0_7
 (26 3)  (314 371)  (314 371)  routing T_6_23.lc_trk_g0_7 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 371)  (317 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 371)  (318 371)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (37 3)  (325 371)  (325 371)  LC_1 Logic Functioning bit
 (38 3)  (326 371)  (326 371)  LC_1 Logic Functioning bit
 (39 3)  (327 371)  (327 371)  LC_1 Logic Functioning bit
 (41 3)  (329 371)  (329 371)  LC_1 Logic Functioning bit
 (42 3)  (330 371)  (330 371)  LC_1 Logic Functioning bit
 (43 3)  (331 371)  (331 371)  LC_1 Logic Functioning bit
 (21 4)  (309 372)  (309 372)  routing T_6_23.lft_op_3 <X> T_6_23.lc_trk_g1_3
 (22 4)  (310 372)  (310 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (312 372)  (312 372)  routing T_6_23.lft_op_3 <X> T_6_23.lc_trk_g1_3
 (29 4)  (317 372)  (317 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 372)  (320 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 372)  (324 372)  LC_2 Logic Functioning bit
 (37 4)  (325 372)  (325 372)  LC_2 Logic Functioning bit
 (38 4)  (326 372)  (326 372)  LC_2 Logic Functioning bit
 (39 4)  (327 372)  (327 372)  LC_2 Logic Functioning bit
 (41 4)  (329 372)  (329 372)  LC_2 Logic Functioning bit
 (42 4)  (330 372)  (330 372)  LC_2 Logic Functioning bit
 (43 4)  (331 372)  (331 372)  LC_2 Logic Functioning bit
 (50 4)  (338 372)  (338 372)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (315 373)  (315 373)  routing T_6_23.lc_trk_g3_1 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 373)  (316 373)  routing T_6_23.lc_trk_g3_1 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 373)  (317 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 373)  (319 373)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 373)  (324 373)  LC_2 Logic Functioning bit
 (37 5)  (325 373)  (325 373)  LC_2 Logic Functioning bit
 (38 5)  (326 373)  (326 373)  LC_2 Logic Functioning bit
 (40 5)  (328 373)  (328 373)  LC_2 Logic Functioning bit
 (41 5)  (329 373)  (329 373)  LC_2 Logic Functioning bit
 (42 5)  (330 373)  (330 373)  LC_2 Logic Functioning bit
 (43 5)  (331 373)  (331 373)  LC_2 Logic Functioning bit
 (5 6)  (293 374)  (293 374)  routing T_6_23.sp4_v_t_44 <X> T_6_23.sp4_h_l_38
 (9 6)  (297 374)  (297 374)  routing T_6_23.sp4_h_r_1 <X> T_6_23.sp4_h_l_41
 (10 6)  (298 374)  (298 374)  routing T_6_23.sp4_h_r_1 <X> T_6_23.sp4_h_l_41
 (12 6)  (300 374)  (300 374)  routing T_6_23.sp4_v_t_46 <X> T_6_23.sp4_h_l_40
 (17 6)  (305 374)  (305 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 374)  (306 374)  routing T_6_23.wire_logic_cluster/lc_5/out <X> T_6_23.lc_trk_g1_5
 (25 6)  (313 374)  (313 374)  routing T_6_23.sp4_v_t_3 <X> T_6_23.lc_trk_g1_6
 (26 6)  (314 374)  (314 374)  routing T_6_23.lc_trk_g0_5 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 374)  (316 374)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 374)  (317 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 374)  (318 374)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 374)  (320 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 374)  (321 374)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 374)  (324 374)  LC_3 Logic Functioning bit
 (37 6)  (325 374)  (325 374)  LC_3 Logic Functioning bit
 (38 6)  (326 374)  (326 374)  LC_3 Logic Functioning bit
 (39 6)  (327 374)  (327 374)  LC_3 Logic Functioning bit
 (41 6)  (329 374)  (329 374)  LC_3 Logic Functioning bit
 (42 6)  (330 374)  (330 374)  LC_3 Logic Functioning bit
 (43 6)  (331 374)  (331 374)  LC_3 Logic Functioning bit
 (50 6)  (338 374)  (338 374)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (292 375)  (292 375)  routing T_6_23.sp4_v_t_44 <X> T_6_23.sp4_h_l_38
 (6 7)  (294 375)  (294 375)  routing T_6_23.sp4_v_t_44 <X> T_6_23.sp4_h_l_38
 (11 7)  (299 375)  (299 375)  routing T_6_23.sp4_v_t_46 <X> T_6_23.sp4_h_l_40
 (13 7)  (301 375)  (301 375)  routing T_6_23.sp4_v_t_46 <X> T_6_23.sp4_h_l_40
 (22 7)  (310 375)  (310 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (311 375)  (311 375)  routing T_6_23.sp4_v_t_3 <X> T_6_23.lc_trk_g1_6
 (25 7)  (313 375)  (313 375)  routing T_6_23.sp4_v_t_3 <X> T_6_23.lc_trk_g1_6
 (29 7)  (317 375)  (317 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 375)  (319 375)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 375)  (324 375)  LC_3 Logic Functioning bit
 (37 7)  (325 375)  (325 375)  LC_3 Logic Functioning bit
 (38 7)  (326 375)  (326 375)  LC_3 Logic Functioning bit
 (39 7)  (327 375)  (327 375)  LC_3 Logic Functioning bit
 (40 7)  (328 375)  (328 375)  LC_3 Logic Functioning bit
 (41 7)  (329 375)  (329 375)  LC_3 Logic Functioning bit
 (42 7)  (330 375)  (330 375)  LC_3 Logic Functioning bit
 (43 7)  (331 375)  (331 375)  LC_3 Logic Functioning bit
 (48 7)  (336 375)  (336 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (339 375)  (339 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (294 376)  (294 376)  routing T_6_23.sp4_v_t_38 <X> T_6_23.sp4_v_b_6
 (25 8)  (313 376)  (313 376)  routing T_6_23.rgt_op_2 <X> T_6_23.lc_trk_g2_2
 (26 8)  (314 376)  (314 376)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 376)  (315 376)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 376)  (317 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 376)  (318 376)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 376)  (319 376)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 376)  (320 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 376)  (321 376)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 376)  (323 376)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.input_2_4
 (36 8)  (324 376)  (324 376)  LC_4 Logic Functioning bit
 (37 8)  (325 376)  (325 376)  LC_4 Logic Functioning bit
 (41 8)  (329 376)  (329 376)  LC_4 Logic Functioning bit
 (42 8)  (330 376)  (330 376)  LC_4 Logic Functioning bit
 (43 8)  (331 376)  (331 376)  LC_4 Logic Functioning bit
 (5 9)  (293 377)  (293 377)  routing T_6_23.sp4_v_t_38 <X> T_6_23.sp4_v_b_6
 (12 9)  (300 377)  (300 377)  routing T_6_23.sp4_h_r_8 <X> T_6_23.sp4_v_b_8
 (14 9)  (302 377)  (302 377)  routing T_6_23.sp4_r_v_b_32 <X> T_6_23.lc_trk_g2_0
 (17 9)  (305 377)  (305 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (310 377)  (310 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (312 377)  (312 377)  routing T_6_23.rgt_op_2 <X> T_6_23.lc_trk_g2_2
 (27 9)  (315 377)  (315 377)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 377)  (317 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 377)  (318 377)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 377)  (320 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (321 377)  (321 377)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.input_2_4
 (34 9)  (322 377)  (322 377)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.input_2_4
 (35 9)  (323 377)  (323 377)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.input_2_4
 (36 9)  (324 377)  (324 377)  LC_4 Logic Functioning bit
 (37 9)  (325 377)  (325 377)  LC_4 Logic Functioning bit
 (42 9)  (330 377)  (330 377)  LC_4 Logic Functioning bit
 (53 9)  (341 377)  (341 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (304 378)  (304 378)  routing T_6_23.sp12_v_t_10 <X> T_6_23.lc_trk_g2_5
 (17 10)  (305 378)  (305 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (28 10)  (316 378)  (316 378)  routing T_6_23.lc_trk_g2_0 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 378)  (317 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 378)  (319 378)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 378)  (320 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 378)  (322 378)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 378)  (324 378)  LC_5 Logic Functioning bit
 (37 10)  (325 378)  (325 378)  LC_5 Logic Functioning bit
 (38 10)  (326 378)  (326 378)  LC_5 Logic Functioning bit
 (39 10)  (327 378)  (327 378)  LC_5 Logic Functioning bit
 (41 10)  (329 378)  (329 378)  LC_5 Logic Functioning bit
 (43 10)  (331 378)  (331 378)  LC_5 Logic Functioning bit
 (45 10)  (333 378)  (333 378)  LC_5 Logic Functioning bit
 (12 11)  (300 379)  (300 379)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_v_t_45
 (14 11)  (302 379)  (302 379)  routing T_6_23.tnl_op_4 <X> T_6_23.lc_trk_g2_4
 (15 11)  (303 379)  (303 379)  routing T_6_23.tnl_op_4 <X> T_6_23.lc_trk_g2_4
 (17 11)  (305 379)  (305 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (315 379)  (315 379)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 379)  (316 379)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 379)  (317 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (324 379)  (324 379)  LC_5 Logic Functioning bit
 (38 11)  (326 379)  (326 379)  LC_5 Logic Functioning bit
 (52 11)  (340 379)  (340 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (292 380)  (292 380)  routing T_6_23.sp4_v_t_44 <X> T_6_23.sp4_v_b_9
 (13 12)  (301 380)  (301 380)  routing T_6_23.sp4_h_l_46 <X> T_6_23.sp4_v_b_11
 (14 12)  (302 380)  (302 380)  routing T_6_23.sp4_h_r_40 <X> T_6_23.lc_trk_g3_0
 (16 12)  (304 380)  (304 380)  routing T_6_23.sp4_v_b_33 <X> T_6_23.lc_trk_g3_1
 (17 12)  (305 380)  (305 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (306 380)  (306 380)  routing T_6_23.sp4_v_b_33 <X> T_6_23.lc_trk_g3_1
 (22 12)  (310 380)  (310 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 380)  (311 380)  routing T_6_23.sp4_v_t_30 <X> T_6_23.lc_trk_g3_3
 (24 12)  (312 380)  (312 380)  routing T_6_23.sp4_v_t_30 <X> T_6_23.lc_trk_g3_3
 (12 13)  (300 381)  (300 381)  routing T_6_23.sp4_h_l_46 <X> T_6_23.sp4_v_b_11
 (14 13)  (302 381)  (302 381)  routing T_6_23.sp4_h_r_40 <X> T_6_23.lc_trk_g3_0
 (15 13)  (303 381)  (303 381)  routing T_6_23.sp4_h_r_40 <X> T_6_23.lc_trk_g3_0
 (16 13)  (304 381)  (304 381)  routing T_6_23.sp4_h_r_40 <X> T_6_23.lc_trk_g3_0
 (17 13)  (305 381)  (305 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (306 381)  (306 381)  routing T_6_23.sp4_v_b_33 <X> T_6_23.lc_trk_g3_1
 (10 14)  (298 382)  (298 382)  routing T_6_23.sp4_v_b_5 <X> T_6_23.sp4_h_l_47
 (17 14)  (305 382)  (305 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (309 382)  (309 382)  routing T_6_23.sp4_h_l_34 <X> T_6_23.lc_trk_g3_7
 (22 14)  (310 382)  (310 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 382)  (311 382)  routing T_6_23.sp4_h_l_34 <X> T_6_23.lc_trk_g3_7
 (24 14)  (312 382)  (312 382)  routing T_6_23.sp4_h_l_34 <X> T_6_23.lc_trk_g3_7
 (9 15)  (297 383)  (297 383)  routing T_6_23.sp4_v_b_10 <X> T_6_23.sp4_v_t_47
 (11 15)  (299 383)  (299 383)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_h_l_46
 (13 15)  (301 383)  (301 383)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_h_l_46
 (21 15)  (309 383)  (309 383)  routing T_6_23.sp4_h_l_34 <X> T_6_23.lc_trk_g3_7


LogicTile_7_23

 (26 0)  (368 368)  (368 368)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 368)  (370 368)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 368)  (371 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 368)  (373 368)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 368)  (374 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 368)  (376 368)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 368)  (377 368)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.input_2_0
 (36 0)  (378 368)  (378 368)  LC_0 Logic Functioning bit
 (37 0)  (379 368)  (379 368)  LC_0 Logic Functioning bit
 (38 0)  (380 368)  (380 368)  LC_0 Logic Functioning bit
 (41 0)  (383 368)  (383 368)  LC_0 Logic Functioning bit
 (43 0)  (385 368)  (385 368)  LC_0 Logic Functioning bit
 (15 1)  (357 369)  (357 369)  routing T_7_23.sp4_v_t_5 <X> T_7_23.lc_trk_g0_0
 (16 1)  (358 369)  (358 369)  routing T_7_23.sp4_v_t_5 <X> T_7_23.lc_trk_g0_0
 (17 1)  (359 369)  (359 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (368 369)  (368 369)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 369)  (369 369)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 369)  (370 369)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 369)  (371 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 369)  (372 369)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 369)  (373 369)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 369)  (374 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (376 369)  (376 369)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.input_2_0
 (35 1)  (377 369)  (377 369)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.input_2_0
 (36 1)  (378 369)  (378 369)  LC_0 Logic Functioning bit
 (38 1)  (380 369)  (380 369)  LC_0 Logic Functioning bit
 (41 1)  (383 369)  (383 369)  LC_0 Logic Functioning bit
 (53 1)  (395 369)  (395 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (4 2)  (346 370)  (346 370)  routing T_7_23.sp4_h_r_0 <X> T_7_23.sp4_v_t_37
 (12 2)  (354 370)  (354 370)  routing T_7_23.sp4_v_b_2 <X> T_7_23.sp4_h_l_39
 (21 2)  (363 370)  (363 370)  routing T_7_23.sp12_h_l_4 <X> T_7_23.lc_trk_g0_7
 (22 2)  (364 370)  (364 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (366 370)  (366 370)  routing T_7_23.sp12_h_l_4 <X> T_7_23.lc_trk_g0_7
 (26 2)  (368 370)  (368 370)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 370)  (370 370)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 370)  (371 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 370)  (373 370)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 370)  (374 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 370)  (375 370)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 370)  (376 370)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (380 370)  (380 370)  LC_1 Logic Functioning bit
 (39 2)  (381 370)  (381 370)  LC_1 Logic Functioning bit
 (42 2)  (384 370)  (384 370)  LC_1 Logic Functioning bit
 (43 2)  (385 370)  (385 370)  LC_1 Logic Functioning bit
 (50 2)  (392 370)  (392 370)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (347 371)  (347 371)  routing T_7_23.sp4_h_r_0 <X> T_7_23.sp4_v_t_37
 (21 3)  (363 371)  (363 371)  routing T_7_23.sp12_h_l_4 <X> T_7_23.lc_trk_g0_7
 (27 3)  (369 371)  (369 371)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 371)  (370 371)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 371)  (371 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 371)  (378 371)  LC_1 Logic Functioning bit
 (37 3)  (379 371)  (379 371)  LC_1 Logic Functioning bit
 (40 3)  (382 371)  (382 371)  LC_1 Logic Functioning bit
 (41 3)  (383 371)  (383 371)  LC_1 Logic Functioning bit
 (14 4)  (356 372)  (356 372)  routing T_7_23.sp4_v_b_0 <X> T_7_23.lc_trk_g1_0
 (28 4)  (370 372)  (370 372)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 372)  (371 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 372)  (372 372)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 372)  (373 372)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 372)  (374 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 372)  (376 372)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 372)  (378 372)  LC_2 Logic Functioning bit
 (37 4)  (379 372)  (379 372)  LC_2 Logic Functioning bit
 (38 4)  (380 372)  (380 372)  LC_2 Logic Functioning bit
 (39 4)  (381 372)  (381 372)  LC_2 Logic Functioning bit
 (42 4)  (384 372)  (384 372)  LC_2 Logic Functioning bit
 (43 4)  (385 372)  (385 372)  LC_2 Logic Functioning bit
 (50 4)  (392 372)  (392 372)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (358 373)  (358 373)  routing T_7_23.sp4_v_b_0 <X> T_7_23.lc_trk_g1_0
 (17 5)  (359 373)  (359 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (29 5)  (371 373)  (371 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 373)  (378 373)  LC_2 Logic Functioning bit
 (37 5)  (379 373)  (379 373)  LC_2 Logic Functioning bit
 (38 5)  (380 373)  (380 373)  LC_2 Logic Functioning bit
 (39 5)  (381 373)  (381 373)  LC_2 Logic Functioning bit
 (40 5)  (382 373)  (382 373)  LC_2 Logic Functioning bit
 (41 5)  (383 373)  (383 373)  LC_2 Logic Functioning bit
 (42 5)  (384 373)  (384 373)  LC_2 Logic Functioning bit
 (43 5)  (385 373)  (385 373)  LC_2 Logic Functioning bit
 (12 6)  (354 374)  (354 374)  routing T_7_23.sp4_h_r_2 <X> T_7_23.sp4_h_l_40
 (14 6)  (356 374)  (356 374)  routing T_7_23.wire_logic_cluster/lc_4/out <X> T_7_23.lc_trk_g1_4
 (16 6)  (358 374)  (358 374)  routing T_7_23.sp4_v_b_5 <X> T_7_23.lc_trk_g1_5
 (17 6)  (359 374)  (359 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (360 374)  (360 374)  routing T_7_23.sp4_v_b_5 <X> T_7_23.lc_trk_g1_5
 (21 6)  (363 374)  (363 374)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g1_7
 (22 6)  (364 374)  (364 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 374)  (365 374)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g1_7
 (27 6)  (369 374)  (369 374)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 374)  (371 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 374)  (372 374)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 374)  (373 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 374)  (374 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 374)  (375 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 374)  (376 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 374)  (378 374)  LC_3 Logic Functioning bit
 (37 6)  (379 374)  (379 374)  LC_3 Logic Functioning bit
 (41 6)  (383 374)  (383 374)  LC_3 Logic Functioning bit
 (42 6)  (384 374)  (384 374)  LC_3 Logic Functioning bit
 (43 6)  (385 374)  (385 374)  LC_3 Logic Functioning bit
 (46 6)  (388 374)  (388 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (355 375)  (355 375)  routing T_7_23.sp4_h_r_2 <X> T_7_23.sp4_h_l_40
 (17 7)  (359 375)  (359 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (363 375)  (363 375)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g1_7
 (22 7)  (364 375)  (364 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 375)  (365 375)  routing T_7_23.sp4_h_r_6 <X> T_7_23.lc_trk_g1_6
 (24 7)  (366 375)  (366 375)  routing T_7_23.sp4_h_r_6 <X> T_7_23.lc_trk_g1_6
 (25 7)  (367 375)  (367 375)  routing T_7_23.sp4_h_r_6 <X> T_7_23.lc_trk_g1_6
 (27 7)  (369 375)  (369 375)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 375)  (370 375)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 375)  (371 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 375)  (372 375)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 375)  (373 375)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 375)  (374 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (375 375)  (375 375)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.input_2_3
 (36 7)  (378 375)  (378 375)  LC_3 Logic Functioning bit
 (37 7)  (379 375)  (379 375)  LC_3 Logic Functioning bit
 (42 7)  (384 375)  (384 375)  LC_3 Logic Functioning bit
 (4 8)  (346 376)  (346 376)  routing T_7_23.sp4_v_t_47 <X> T_7_23.sp4_v_b_6
 (6 8)  (348 376)  (348 376)  routing T_7_23.sp4_v_t_47 <X> T_7_23.sp4_v_b_6
 (14 8)  (356 376)  (356 376)  routing T_7_23.sp4_h_r_40 <X> T_7_23.lc_trk_g2_0
 (15 8)  (357 376)  (357 376)  routing T_7_23.sp4_h_r_33 <X> T_7_23.lc_trk_g2_1
 (16 8)  (358 376)  (358 376)  routing T_7_23.sp4_h_r_33 <X> T_7_23.lc_trk_g2_1
 (17 8)  (359 376)  (359 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 376)  (360 376)  routing T_7_23.sp4_h_r_33 <X> T_7_23.lc_trk_g2_1
 (22 8)  (364 376)  (364 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 376)  (365 376)  routing T_7_23.sp4_h_r_27 <X> T_7_23.lc_trk_g2_3
 (24 8)  (366 376)  (366 376)  routing T_7_23.sp4_h_r_27 <X> T_7_23.lc_trk_g2_3
 (26 8)  (368 376)  (368 376)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 376)  (369 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 376)  (370 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 376)  (371 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 376)  (372 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 376)  (374 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 376)  (376 376)  routing T_7_23.lc_trk_g1_0 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 376)  (378 376)  LC_4 Logic Functioning bit
 (37 8)  (379 376)  (379 376)  LC_4 Logic Functioning bit
 (39 8)  (381 376)  (381 376)  LC_4 Logic Functioning bit
 (40 8)  (382 376)  (382 376)  LC_4 Logic Functioning bit
 (41 8)  (383 376)  (383 376)  LC_4 Logic Functioning bit
 (43 8)  (385 376)  (385 376)  LC_4 Logic Functioning bit
 (50 8)  (392 376)  (392 376)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (356 377)  (356 377)  routing T_7_23.sp4_h_r_40 <X> T_7_23.lc_trk_g2_0
 (15 9)  (357 377)  (357 377)  routing T_7_23.sp4_h_r_40 <X> T_7_23.lc_trk_g2_0
 (16 9)  (358 377)  (358 377)  routing T_7_23.sp4_h_r_40 <X> T_7_23.lc_trk_g2_0
 (17 9)  (359 377)  (359 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (363 377)  (363 377)  routing T_7_23.sp4_h_r_27 <X> T_7_23.lc_trk_g2_3
 (27 9)  (369 377)  (369 377)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 377)  (371 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 377)  (372 377)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 377)  (378 377)  LC_4 Logic Functioning bit
 (38 9)  (380 377)  (380 377)  LC_4 Logic Functioning bit
 (39 9)  (381 377)  (381 377)  LC_4 Logic Functioning bit
 (40 9)  (382 377)  (382 377)  LC_4 Logic Functioning bit
 (42 9)  (384 377)  (384 377)  LC_4 Logic Functioning bit
 (43 9)  (385 377)  (385 377)  LC_4 Logic Functioning bit
 (17 10)  (359 378)  (359 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 378)  (360 378)  routing T_7_23.wire_logic_cluster/lc_5/out <X> T_7_23.lc_trk_g2_5
 (27 10)  (369 378)  (369 378)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 378)  (371 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 378)  (372 378)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 378)  (373 378)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 378)  (374 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 378)  (375 378)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 378)  (376 378)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 378)  (377 378)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.input_2_5
 (36 10)  (378 378)  (378 378)  LC_5 Logic Functioning bit
 (37 10)  (379 378)  (379 378)  LC_5 Logic Functioning bit
 (41 10)  (383 378)  (383 378)  LC_5 Logic Functioning bit
 (42 10)  (384 378)  (384 378)  LC_5 Logic Functioning bit
 (43 10)  (385 378)  (385 378)  LC_5 Logic Functioning bit
 (26 11)  (368 379)  (368 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 379)  (369 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 379)  (370 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 379)  (371 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 379)  (372 379)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 379)  (373 379)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 379)  (374 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (377 379)  (377 379)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.input_2_5
 (36 11)  (378 379)  (378 379)  LC_5 Logic Functioning bit
 (37 11)  (379 379)  (379 379)  LC_5 Logic Functioning bit
 (42 11)  (384 379)  (384 379)  LC_5 Logic Functioning bit
 (48 11)  (390 379)  (390 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (346 380)  (346 380)  routing T_7_23.sp4_v_t_36 <X> T_7_23.sp4_v_b_9
 (6 12)  (348 380)  (348 380)  routing T_7_23.sp4_v_t_36 <X> T_7_23.sp4_v_b_9
 (14 12)  (356 380)  (356 380)  routing T_7_23.sp4_v_t_21 <X> T_7_23.lc_trk_g3_0
 (25 12)  (367 380)  (367 380)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g3_2
 (14 13)  (356 381)  (356 381)  routing T_7_23.sp4_v_t_21 <X> T_7_23.lc_trk_g3_0
 (16 13)  (358 381)  (358 381)  routing T_7_23.sp4_v_t_21 <X> T_7_23.lc_trk_g3_0
 (17 13)  (359 381)  (359 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (364 381)  (364 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (365 381)  (365 381)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g3_2
 (24 13)  (366 381)  (366 381)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g3_2
 (25 13)  (367 381)  (367 381)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g3_2
 (6 14)  (348 382)  (348 382)  routing T_7_23.sp4_h_l_41 <X> T_7_23.sp4_v_t_44
 (12 14)  (354 382)  (354 382)  routing T_7_23.sp4_v_t_40 <X> T_7_23.sp4_h_l_46
 (14 14)  (356 382)  (356 382)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g3_4
 (15 14)  (357 382)  (357 382)  routing T_7_23.sp4_h_l_16 <X> T_7_23.lc_trk_g3_5
 (16 14)  (358 382)  (358 382)  routing T_7_23.sp4_h_l_16 <X> T_7_23.lc_trk_g3_5
 (17 14)  (359 382)  (359 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (363 382)  (363 382)  routing T_7_23.sp4_v_t_26 <X> T_7_23.lc_trk_g3_7
 (22 14)  (364 382)  (364 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 382)  (365 382)  routing T_7_23.sp4_v_t_26 <X> T_7_23.lc_trk_g3_7
 (25 14)  (367 382)  (367 382)  routing T_7_23.sp4_h_r_38 <X> T_7_23.lc_trk_g3_6
 (4 15)  (346 383)  (346 383)  routing T_7_23.sp4_v_b_4 <X> T_7_23.sp4_h_l_44
 (11 15)  (353 383)  (353 383)  routing T_7_23.sp4_v_t_40 <X> T_7_23.sp4_h_l_46
 (13 15)  (355 383)  (355 383)  routing T_7_23.sp4_v_t_40 <X> T_7_23.sp4_h_l_46
 (14 15)  (356 383)  (356 383)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g3_4
 (16 15)  (358 383)  (358 383)  routing T_7_23.sp4_v_b_36 <X> T_7_23.lc_trk_g3_4
 (17 15)  (359 383)  (359 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (360 383)  (360 383)  routing T_7_23.sp4_h_l_16 <X> T_7_23.lc_trk_g3_5
 (21 15)  (363 383)  (363 383)  routing T_7_23.sp4_v_t_26 <X> T_7_23.lc_trk_g3_7
 (22 15)  (364 383)  (364 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (365 383)  (365 383)  routing T_7_23.sp4_h_r_38 <X> T_7_23.lc_trk_g3_6
 (24 15)  (366 383)  (366 383)  routing T_7_23.sp4_h_r_38 <X> T_7_23.lc_trk_g3_6


RAM_Tile_8_23

 (8 4)  (404 372)  (404 372)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_h_r_4
 (9 4)  (405 372)  (405 372)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_h_r_4
 (11 8)  (407 376)  (407 376)  routing T_8_23.sp4_h_r_3 <X> T_8_23.sp4_v_b_8
 (9 10)  (405 378)  (405 378)  routing T_8_23.sp4_h_r_4 <X> T_8_23.sp4_h_l_42
 (10 10)  (406 378)  (406 378)  routing T_8_23.sp4_h_r_4 <X> T_8_23.sp4_h_l_42
 (12 14)  (408 382)  (408 382)  routing T_8_23.sp4_v_t_46 <X> T_8_23.sp4_h_l_46
 (11 15)  (407 383)  (407 383)  routing T_8_23.sp4_v_t_46 <X> T_8_23.sp4_h_l_46


LogicTile_9_23

 (14 0)  (452 368)  (452 368)  routing T_9_23.sp4_h_r_8 <X> T_9_23.lc_trk_g0_0
 (17 0)  (455 368)  (455 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (464 368)  (464 368)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 368)  (465 368)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 368)  (466 368)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 368)  (472 368)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 368)  (474 368)  LC_0 Logic Functioning bit
 (37 0)  (475 368)  (475 368)  LC_0 Logic Functioning bit
 (41 0)  (479 368)  (479 368)  LC_0 Logic Functioning bit
 (42 0)  (480 368)  (480 368)  LC_0 Logic Functioning bit
 (43 0)  (481 368)  (481 368)  LC_0 Logic Functioning bit
 (47 0)  (485 368)  (485 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (450 369)  (450 369)  routing T_9_23.sp4_h_r_2 <X> T_9_23.sp4_v_b_2
 (15 1)  (453 369)  (453 369)  routing T_9_23.sp4_h_r_8 <X> T_9_23.lc_trk_g0_0
 (16 1)  (454 369)  (454 369)  routing T_9_23.sp4_h_r_8 <X> T_9_23.lc_trk_g0_0
 (17 1)  (455 369)  (455 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (456 369)  (456 369)  routing T_9_23.sp4_r_v_b_34 <X> T_9_23.lc_trk_g0_1
 (26 1)  (464 369)  (464 369)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 369)  (466 369)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 369)  (467 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 369)  (468 369)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 369)  (469 369)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 369)  (474 369)  LC_0 Logic Functioning bit
 (37 1)  (475 369)  (475 369)  LC_0 Logic Functioning bit
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_3 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (454 370)  (454 370)  routing T_9_23.sp4_v_b_5 <X> T_9_23.lc_trk_g0_5
 (17 2)  (455 370)  (455 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (456 370)  (456 370)  routing T_9_23.sp4_v_b_5 <X> T_9_23.lc_trk_g0_5
 (22 2)  (460 370)  (460 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (461 370)  (461 370)  routing T_9_23.sp12_h_l_12 <X> T_9_23.lc_trk_g0_7
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 370)  (466 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 370)  (471 370)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (41 2)  (479 370)  (479 370)  LC_1 Logic Functioning bit
 (43 2)  (481 370)  (481 370)  LC_1 Logic Functioning bit
 (45 2)  (483 370)  (483 370)  LC_1 Logic Functioning bit
 (53 2)  (491 370)  (491 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (438 371)  (438 371)  routing T_9_23.glb_netwk_3 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (14 3)  (452 371)  (452 371)  routing T_9_23.top_op_4 <X> T_9_23.lc_trk_g0_4
 (15 3)  (453 371)  (453 371)  routing T_9_23.top_op_4 <X> T_9_23.lc_trk_g0_4
 (17 3)  (455 371)  (455 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (465 371)  (465 371)  routing T_9_23.lc_trk_g1_0 <X> T_9_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 371)  (467 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (475 371)  (475 371)  LC_1 Logic Functioning bit
 (39 3)  (477 371)  (477 371)  LC_1 Logic Functioning bit
 (41 3)  (479 371)  (479 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (52 3)  (490 371)  (490 371)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (452 372)  (452 372)  routing T_9_23.sp4_h_l_5 <X> T_9_23.lc_trk_g1_0
 (21 4)  (459 372)  (459 372)  routing T_9_23.wire_logic_cluster/lc_3/out <X> T_9_23.lc_trk_g1_3
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 372)  (468 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 372)  (471 372)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 372)  (472 372)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (38 4)  (476 372)  (476 372)  LC_2 Logic Functioning bit
 (39 4)  (477 372)  (477 372)  LC_2 Logic Functioning bit
 (41 4)  (479 372)  (479 372)  LC_2 Logic Functioning bit
 (43 4)  (481 372)  (481 372)  LC_2 Logic Functioning bit
 (45 4)  (483 372)  (483 372)  LC_2 Logic Functioning bit
 (14 5)  (452 373)  (452 373)  routing T_9_23.sp4_h_l_5 <X> T_9_23.lc_trk_g1_0
 (15 5)  (453 373)  (453 373)  routing T_9_23.sp4_h_l_5 <X> T_9_23.lc_trk_g1_0
 (16 5)  (454 373)  (454 373)  routing T_9_23.sp4_h_l_5 <X> T_9_23.lc_trk_g1_0
 (17 5)  (455 373)  (455 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 373)  (461 373)  routing T_9_23.sp4_v_b_18 <X> T_9_23.lc_trk_g1_2
 (24 5)  (462 373)  (462 373)  routing T_9_23.sp4_v_b_18 <X> T_9_23.lc_trk_g1_2
 (28 5)  (466 373)  (466 373)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 373)  (467 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 373)  (469 373)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 373)  (474 373)  LC_2 Logic Functioning bit
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (14 6)  (452 374)  (452 374)  routing T_9_23.wire_logic_cluster/lc_4/out <X> T_9_23.lc_trk_g1_4
 (28 6)  (466 374)  (466 374)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 374)  (472 374)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (37 6)  (475 374)  (475 374)  LC_3 Logic Functioning bit
 (38 6)  (476 374)  (476 374)  LC_3 Logic Functioning bit
 (39 6)  (477 374)  (477 374)  LC_3 Logic Functioning bit
 (41 6)  (479 374)  (479 374)  LC_3 Logic Functioning bit
 (43 6)  (481 374)  (481 374)  LC_3 Logic Functioning bit
 (45 6)  (483 374)  (483 374)  LC_3 Logic Functioning bit
 (17 7)  (455 375)  (455 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (464 375)  (464 375)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 375)  (465 375)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 375)  (466 375)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 375)  (467 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 375)  (469 375)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 375)  (475 375)  LC_3 Logic Functioning bit
 (39 7)  (477 375)  (477 375)  LC_3 Logic Functioning bit
 (47 7)  (485 375)  (485 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (486 375)  (486 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (452 376)  (452 376)  routing T_9_23.sp4_h_l_21 <X> T_9_23.lc_trk_g2_0
 (27 8)  (465 376)  (465 376)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 376)  (468 376)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 376)  (469 376)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 376)  (474 376)  LC_4 Logic Functioning bit
 (38 8)  (476 376)  (476 376)  LC_4 Logic Functioning bit
 (45 8)  (483 376)  (483 376)  LC_4 Logic Functioning bit
 (11 9)  (449 377)  (449 377)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_h_r_8
 (15 9)  (453 377)  (453 377)  routing T_9_23.sp4_h_l_21 <X> T_9_23.lc_trk_g2_0
 (16 9)  (454 377)  (454 377)  routing T_9_23.sp4_h_l_21 <X> T_9_23.lc_trk_g2_0
 (17 9)  (455 377)  (455 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (460 377)  (460 377)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 377)  (462 377)  routing T_9_23.tnr_op_2 <X> T_9_23.lc_trk_g2_2
 (28 9)  (466 377)  (466 377)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 377)  (467 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 377)  (474 377)  LC_4 Logic Functioning bit
 (37 9)  (475 377)  (475 377)  LC_4 Logic Functioning bit
 (38 9)  (476 377)  (476 377)  LC_4 Logic Functioning bit
 (39 9)  (477 377)  (477 377)  LC_4 Logic Functioning bit
 (41 9)  (479 377)  (479 377)  LC_4 Logic Functioning bit
 (43 9)  (481 377)  (481 377)  LC_4 Logic Functioning bit
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 378)  (468 378)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 378)  (469 378)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 378)  (471 378)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 378)  (472 378)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (38 10)  (476 378)  (476 378)  LC_5 Logic Functioning bit
 (22 11)  (460 379)  (460 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 379)  (469 379)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 380)  (456 380)  routing T_9_23.wire_logic_cluster/lc_1/out <X> T_9_23.lc_trk_g3_1
 (25 12)  (463 380)  (463 380)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g3_2
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (459 382)  (459 382)  routing T_9_23.rgt_op_7 <X> T_9_23.lc_trk_g3_7
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (462 382)  (462 382)  routing T_9_23.rgt_op_7 <X> T_9_23.lc_trk_g3_7
 (26 14)  (464 382)  (464 382)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 382)  (466 382)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 382)  (469 382)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 382)  (474 382)  LC_7 Logic Functioning bit
 (38 14)  (476 382)  (476 382)  LC_7 Logic Functioning bit
 (41 14)  (479 382)  (479 382)  LC_7 Logic Functioning bit
 (4 15)  (442 383)  (442 383)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_h_l_44
 (26 15)  (464 383)  (464 383)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 383)  (467 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 383)  (468 383)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 383)  (470 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (474 383)  (474 383)  LC_7 Logic Functioning bit
 (39 15)  (477 383)  (477 383)  LC_7 Logic Functioning bit
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (15 0)  (507 368)  (507 368)  routing T_10_23.top_op_1 <X> T_10_23.lc_trk_g0_1
 (17 0)  (509 368)  (509 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (513 368)  (513 368)  routing T_10_23.sp4_v_b_11 <X> T_10_23.lc_trk_g0_3
 (22 0)  (514 368)  (514 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (515 368)  (515 368)  routing T_10_23.sp4_v_b_11 <X> T_10_23.lc_trk_g0_3
 (26 0)  (518 368)  (518 368)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 368)  (520 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 368)  (522 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 368)  (526 368)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (38 0)  (530 368)  (530 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (41 0)  (533 368)  (533 368)  LC_0 Logic Functioning bit
 (43 0)  (535 368)  (535 368)  LC_0 Logic Functioning bit
 (45 0)  (537 368)  (537 368)  LC_0 Logic Functioning bit
 (18 1)  (510 369)  (510 369)  routing T_10_23.top_op_1 <X> T_10_23.lc_trk_g0_1
 (21 1)  (513 369)  (513 369)  routing T_10_23.sp4_v_b_11 <X> T_10_23.lc_trk_g0_3
 (26 1)  (518 369)  (518 369)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 369)  (519 369)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 369)  (520 369)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 369)  (528 369)  LC_0 Logic Functioning bit
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (513 370)  (513 370)  routing T_10_23.lft_op_7 <X> T_10_23.lc_trk_g0_7
 (22 2)  (514 370)  (514 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 370)  (516 370)  routing T_10_23.lft_op_7 <X> T_10_23.lc_trk_g0_7
 (26 2)  (518 370)  (518 370)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (48 2)  (540 370)  (540 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (492 371)  (492 371)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (28 3)  (520 371)  (520 371)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (41 3)  (533 371)  (533 371)  LC_1 Logic Functioning bit
 (43 3)  (535 371)  (535 371)  LC_1 Logic Functioning bit
 (8 4)  (500 372)  (500 372)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_h_r_4
 (9 4)  (501 372)  (501 372)  routing T_10_23.sp4_v_b_4 <X> T_10_23.sp4_h_r_4
 (11 4)  (503 372)  (503 372)  routing T_10_23.sp4_h_l_46 <X> T_10_23.sp4_v_b_5
 (13 4)  (505 372)  (505 372)  routing T_10_23.sp4_h_l_46 <X> T_10_23.sp4_v_b_5
 (14 4)  (506 372)  (506 372)  routing T_10_23.wire_logic_cluster/lc_0/out <X> T_10_23.lc_trk_g1_0
 (15 4)  (507 372)  (507 372)  routing T_10_23.sp4_h_r_1 <X> T_10_23.lc_trk_g1_1
 (16 4)  (508 372)  (508 372)  routing T_10_23.sp4_h_r_1 <X> T_10_23.lc_trk_g1_1
 (17 4)  (509 372)  (509 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (517 372)  (517 372)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g1_2
 (28 4)  (520 372)  (520 372)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (38 4)  (530 372)  (530 372)  LC_2 Logic Functioning bit
 (41 4)  (533 372)  (533 372)  LC_2 Logic Functioning bit
 (43 4)  (535 372)  (535 372)  LC_2 Logic Functioning bit
 (45 4)  (537 372)  (537 372)  LC_2 Logic Functioning bit
 (51 4)  (543 372)  (543 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (12 5)  (504 373)  (504 373)  routing T_10_23.sp4_h_l_46 <X> T_10_23.sp4_v_b_5
 (17 5)  (509 373)  (509 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 373)  (510 373)  routing T_10_23.sp4_h_r_1 <X> T_10_23.lc_trk_g1_1
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (516 373)  (516 373)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g1_2
 (25 5)  (517 373)  (517 373)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g1_2
 (26 5)  (518 373)  (518 373)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 373)  (520 373)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 373)  (523 373)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 373)  (524 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (526 373)  (526 373)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.input_2_2
 (37 5)  (529 373)  (529 373)  LC_2 Logic Functioning bit
 (38 5)  (530 373)  (530 373)  LC_2 Logic Functioning bit
 (40 5)  (532 373)  (532 373)  LC_2 Logic Functioning bit
 (42 5)  (534 373)  (534 373)  LC_2 Logic Functioning bit
 (48 5)  (540 373)  (540 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (545 373)  (545 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 374)  (506 374)  routing T_10_23.wire_logic_cluster/lc_4/out <X> T_10_23.lc_trk_g1_4
 (17 6)  (509 374)  (509 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 374)  (510 374)  routing T_10_23.wire_logic_cluster/lc_5/out <X> T_10_23.lc_trk_g1_5
 (21 6)  (513 374)  (513 374)  routing T_10_23.wire_logic_cluster/lc_7/out <X> T_10_23.lc_trk_g1_7
 (22 6)  (514 374)  (514 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (8 7)  (500 375)  (500 375)  routing T_10_23.sp4_v_b_1 <X> T_10_23.sp4_v_t_41
 (10 7)  (502 375)  (502 375)  routing T_10_23.sp4_v_b_1 <X> T_10_23.sp4_v_t_41
 (17 7)  (509 375)  (509 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (14 8)  (506 376)  (506 376)  routing T_10_23.rgt_op_0 <X> T_10_23.lc_trk_g2_0
 (15 8)  (507 376)  (507 376)  routing T_10_23.sp4_v_t_28 <X> T_10_23.lc_trk_g2_1
 (16 8)  (508 376)  (508 376)  routing T_10_23.sp4_v_t_28 <X> T_10_23.lc_trk_g2_1
 (17 8)  (509 376)  (509 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (517 376)  (517 376)  routing T_10_23.wire_logic_cluster/lc_2/out <X> T_10_23.lc_trk_g2_2
 (26 8)  (518 376)  (518 376)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 376)  (519 376)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 376)  (522 376)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 376)  (526 376)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (38 8)  (530 376)  (530 376)  LC_4 Logic Functioning bit
 (45 8)  (537 376)  (537 376)  LC_4 Logic Functioning bit
 (15 9)  (507 377)  (507 377)  routing T_10_23.rgt_op_0 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 377)  (518 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 377)  (519 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 377)  (520 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 377)  (523 377)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 377)  (528 377)  LC_4 Logic Functioning bit
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (38 9)  (530 377)  (530 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (41 9)  (533 377)  (533 377)  LC_4 Logic Functioning bit
 (43 9)  (535 377)  (535 377)  LC_4 Logic Functioning bit
 (15 10)  (507 378)  (507 378)  routing T_10_23.sp4_h_r_45 <X> T_10_23.lc_trk_g2_5
 (16 10)  (508 378)  (508 378)  routing T_10_23.sp4_h_r_45 <X> T_10_23.lc_trk_g2_5
 (17 10)  (509 378)  (509 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 378)  (510 378)  routing T_10_23.sp4_h_r_45 <X> T_10_23.lc_trk_g2_5
 (25 10)  (517 378)  (517 378)  routing T_10_23.wire_logic_cluster/lc_6/out <X> T_10_23.lc_trk_g2_6
 (27 10)  (519 378)  (519 378)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 378)  (520 378)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 378)  (522 378)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 378)  (523 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 378)  (526 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 378)  (528 378)  LC_5 Logic Functioning bit
 (37 10)  (529 378)  (529 378)  LC_5 Logic Functioning bit
 (38 10)  (530 378)  (530 378)  LC_5 Logic Functioning bit
 (39 10)  (531 378)  (531 378)  LC_5 Logic Functioning bit
 (41 10)  (533 378)  (533 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (45 10)  (537 378)  (537 378)  LC_5 Logic Functioning bit
 (13 11)  (505 379)  (505 379)  routing T_10_23.sp4_v_b_3 <X> T_10_23.sp4_h_l_45
 (14 11)  (506 379)  (506 379)  routing T_10_23.tnl_op_4 <X> T_10_23.lc_trk_g2_4
 (15 11)  (507 379)  (507 379)  routing T_10_23.tnl_op_4 <X> T_10_23.lc_trk_g2_4
 (17 11)  (509 379)  (509 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (510 379)  (510 379)  routing T_10_23.sp4_h_r_45 <X> T_10_23.lc_trk_g2_5
 (22 11)  (514 379)  (514 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (519 379)  (519 379)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 379)  (522 379)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (529 379)  (529 379)  LC_5 Logic Functioning bit
 (39 11)  (531 379)  (531 379)  LC_5 Logic Functioning bit
 (11 12)  (503 380)  (503 380)  routing T_10_23.sp4_v_t_38 <X> T_10_23.sp4_v_b_11
 (13 12)  (505 380)  (505 380)  routing T_10_23.sp4_v_t_38 <X> T_10_23.sp4_v_b_11
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g3_1
 (22 12)  (514 380)  (514 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (518 380)  (518 380)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 380)  (523 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 380)  (525 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 380)  (526 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (37 12)  (529 380)  (529 380)  LC_6 Logic Functioning bit
 (38 12)  (530 380)  (530 380)  LC_6 Logic Functioning bit
 (41 12)  (533 380)  (533 380)  LC_6 Logic Functioning bit
 (45 12)  (537 380)  (537 380)  LC_6 Logic Functioning bit
 (51 12)  (543 380)  (543 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (544 380)  (544 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (518 381)  (518 381)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 381)  (520 381)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 381)  (524 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (525 381)  (525 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (34 13)  (526 381)  (526 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (35 13)  (527 381)  (527 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (36 13)  (528 381)  (528 381)  LC_6 Logic Functioning bit
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (14 14)  (506 382)  (506 382)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g3_4
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (518 382)  (518 382)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 382)  (522 382)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 382)  (523 382)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 382)  (526 382)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (39 14)  (531 382)  (531 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (45 14)  (537 382)  (537 382)  LC_7 Logic Functioning bit
 (51 14)  (543 382)  (543 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (544 382)  (544 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (506 383)  (506 383)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g3_4
 (16 15)  (508 383)  (508 383)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g3_4
 (17 15)  (509 383)  (509 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (513 383)  (513 383)  routing T_10_23.sp4_r_v_b_47 <X> T_10_23.lc_trk_g3_7
 (22 15)  (514 383)  (514 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (516 383)  (516 383)  routing T_10_23.tnl_op_6 <X> T_10_23.lc_trk_g3_6
 (25 15)  (517 383)  (517 383)  routing T_10_23.tnl_op_6 <X> T_10_23.lc_trk_g3_6
 (26 15)  (518 383)  (518 383)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 383)  (521 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 383)  (523 383)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 383)  (524 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (527 383)  (527 383)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.input_2_7
 (39 15)  (531 383)  (531 383)  LC_7 Logic Functioning bit
 (40 15)  (532 383)  (532 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (12 0)  (558 368)  (558 368)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_h_r_2
 (13 0)  (559 368)  (559 368)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_v_b_2
 (15 0)  (561 368)  (561 368)  routing T_11_23.sp4_h_l_4 <X> T_11_23.lc_trk_g0_1
 (16 0)  (562 368)  (562 368)  routing T_11_23.sp4_h_l_4 <X> T_11_23.lc_trk_g0_1
 (17 0)  (563 368)  (563 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 368)  (564 368)  routing T_11_23.sp4_h_l_4 <X> T_11_23.lc_trk_g0_1
 (26 0)  (572 368)  (572 368)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 368)  (573 368)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 368)  (577 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 368)  (579 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 368)  (582 368)  LC_0 Logic Functioning bit
 (38 0)  (584 368)  (584 368)  LC_0 Logic Functioning bit
 (45 0)  (591 368)  (591 368)  LC_0 Logic Functioning bit
 (18 1)  (564 369)  (564 369)  routing T_11_23.sp4_h_l_4 <X> T_11_23.lc_trk_g0_1
 (26 1)  (572 369)  (572 369)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 369)  (573 369)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 369)  (574 369)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 369)  (577 369)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (37 1)  (583 369)  (583 369)  LC_0 Logic Functioning bit
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (39 1)  (585 369)  (585 369)  LC_0 Logic Functioning bit
 (41 1)  (587 369)  (587 369)  LC_0 Logic Functioning bit
 (43 1)  (589 369)  (589 369)  LC_0 Logic Functioning bit
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_3 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (551 370)  (551 370)  routing T_11_23.sp4_v_b_0 <X> T_11_23.sp4_h_l_37
 (12 2)  (558 370)  (558 370)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_h_l_39
 (15 2)  (561 370)  (561 370)  routing T_11_23.sp4_h_r_5 <X> T_11_23.lc_trk_g0_5
 (16 2)  (562 370)  (562 370)  routing T_11_23.sp4_h_r_5 <X> T_11_23.lc_trk_g0_5
 (17 2)  (563 370)  (563 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (567 370)  (567 370)  routing T_11_23.sp4_h_l_10 <X> T_11_23.lc_trk_g0_7
 (22 2)  (568 370)  (568 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 370)  (569 370)  routing T_11_23.sp4_h_l_10 <X> T_11_23.lc_trk_g0_7
 (24 2)  (570 370)  (570 370)  routing T_11_23.sp4_h_l_10 <X> T_11_23.lc_trk_g0_7
 (25 2)  (571 370)  (571 370)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (26 2)  (572 370)  (572 370)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 370)  (574 370)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 370)  (576 370)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 370)  (581 370)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.input_2_1
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (37 2)  (583 370)  (583 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (0 3)  (546 371)  (546 371)  routing T_11_23.glb_netwk_3 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (11 3)  (557 371)  (557 371)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_h_l_39
 (18 3)  (564 371)  (564 371)  routing T_11_23.sp4_h_r_5 <X> T_11_23.lc_trk_g0_5
 (21 3)  (567 371)  (567 371)  routing T_11_23.sp4_h_l_10 <X> T_11_23.lc_trk_g0_7
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 371)  (569 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (24 3)  (570 371)  (570 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (25 3)  (571 371)  (571 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (27 3)  (573 371)  (573 371)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 371)  (576 371)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 371)  (578 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (39 3)  (585 371)  (585 371)  LC_1 Logic Functioning bit
 (14 4)  (560 372)  (560 372)  routing T_11_23.wire_logic_cluster/lc_0/out <X> T_11_23.lc_trk_g1_0
 (17 4)  (563 372)  (563 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (572 372)  (572 372)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 372)  (574 372)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 372)  (577 372)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 372)  (579 372)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (37 4)  (583 372)  (583 372)  LC_2 Logic Functioning bit
 (43 4)  (589 372)  (589 372)  LC_2 Logic Functioning bit
 (50 4)  (596 372)  (596 372)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (559 373)  (559 373)  routing T_11_23.sp4_v_t_37 <X> T_11_23.sp4_h_r_5
 (17 5)  (563 373)  (563 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 373)  (568 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 373)  (569 373)  routing T_11_23.sp4_h_r_2 <X> T_11_23.lc_trk_g1_2
 (24 5)  (570 373)  (570 373)  routing T_11_23.sp4_h_r_2 <X> T_11_23.lc_trk_g1_2
 (25 5)  (571 373)  (571 373)  routing T_11_23.sp4_h_r_2 <X> T_11_23.lc_trk_g1_2
 (26 5)  (572 373)  (572 373)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 373)  (574 373)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 373)  (577 373)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 373)  (582 373)  LC_2 Logic Functioning bit
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (38 5)  (584 373)  (584 373)  LC_2 Logic Functioning bit
 (41 5)  (587 373)  (587 373)  LC_2 Logic Functioning bit
 (42 5)  (588 373)  (588 373)  LC_2 Logic Functioning bit
 (26 6)  (572 374)  (572 374)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 374)  (574 374)  routing T_11_23.lc_trk_g2_0 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 374)  (577 374)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (42 6)  (588 374)  (588 374)  LC_3 Logic Functioning bit
 (50 6)  (596 374)  (596 374)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (560 375)  (560 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (15 7)  (561 375)  (561 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (16 7)  (562 375)  (562 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (17 7)  (563 375)  (563 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (572 375)  (572 375)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (42 7)  (588 375)  (588 375)  LC_3 Logic Functioning bit
 (12 8)  (558 376)  (558 376)  routing T_11_23.sp4_v_t_45 <X> T_11_23.sp4_h_r_8
 (15 8)  (561 376)  (561 376)  routing T_11_23.sp4_h_r_33 <X> T_11_23.lc_trk_g2_1
 (16 8)  (562 376)  (562 376)  routing T_11_23.sp4_h_r_33 <X> T_11_23.lc_trk_g2_1
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 376)  (564 376)  routing T_11_23.sp4_h_r_33 <X> T_11_23.lc_trk_g2_1
 (26 8)  (572 376)  (572 376)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 376)  (579 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 376)  (582 376)  LC_4 Logic Functioning bit
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (41 8)  (587 376)  (587 376)  LC_4 Logic Functioning bit
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (45 8)  (591 376)  (591 376)  LC_4 Logic Functioning bit
 (14 9)  (560 377)  (560 377)  routing T_11_23.sp4_h_r_24 <X> T_11_23.lc_trk_g2_0
 (15 9)  (561 377)  (561 377)  routing T_11_23.sp4_h_r_24 <X> T_11_23.lc_trk_g2_0
 (16 9)  (562 377)  (562 377)  routing T_11_23.sp4_h_r_24 <X> T_11_23.lc_trk_g2_0
 (17 9)  (563 377)  (563 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (572 377)  (572 377)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 377)  (573 377)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 377)  (574 377)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 377)  (582 377)  LC_4 Logic Functioning bit
 (38 9)  (584 377)  (584 377)  LC_4 Logic Functioning bit
 (12 10)  (558 378)  (558 378)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_h_l_45
 (22 10)  (568 378)  (568 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (571 378)  (571 378)  routing T_11_23.sp4_v_b_38 <X> T_11_23.lc_trk_g2_6
 (27 10)  (573 378)  (573 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 378)  (574 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 378)  (576 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 378)  (579 378)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 378)  (580 378)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 378)  (582 378)  LC_5 Logic Functioning bit
 (38 10)  (584 378)  (584 378)  LC_5 Logic Functioning bit
 (45 10)  (591 378)  (591 378)  LC_5 Logic Functioning bit
 (46 10)  (592 378)  (592 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (550 379)  (550 379)  routing T_11_23.sp4_v_b_1 <X> T_11_23.sp4_h_l_43
 (11 11)  (557 379)  (557 379)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_h_l_45
 (13 11)  (559 379)  (559 379)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_h_l_45
 (21 11)  (567 379)  (567 379)  routing T_11_23.sp4_r_v_b_39 <X> T_11_23.lc_trk_g2_7
 (22 11)  (568 379)  (568 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 379)  (569 379)  routing T_11_23.sp4_v_b_38 <X> T_11_23.lc_trk_g2_6
 (25 11)  (571 379)  (571 379)  routing T_11_23.sp4_v_b_38 <X> T_11_23.lc_trk_g2_6
 (26 11)  (572 379)  (572 379)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 379)  (573 379)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 379)  (577 379)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 379)  (582 379)  LC_5 Logic Functioning bit
 (37 11)  (583 379)  (583 379)  LC_5 Logic Functioning bit
 (38 11)  (584 379)  (584 379)  LC_5 Logic Functioning bit
 (39 11)  (585 379)  (585 379)  LC_5 Logic Functioning bit
 (41 11)  (587 379)  (587 379)  LC_5 Logic Functioning bit
 (43 11)  (589 379)  (589 379)  LC_5 Logic Functioning bit
 (22 12)  (568 380)  (568 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (569 380)  (569 380)  routing T_11_23.sp12_v_b_11 <X> T_11_23.lc_trk_g3_3
 (26 12)  (572 380)  (572 380)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 380)  (573 380)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 380)  (574 380)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 380)  (576 380)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 380)  (577 380)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 380)  (579 380)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 380)  (580 380)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (38 12)  (584 380)  (584 380)  LC_6 Logic Functioning bit
 (45 12)  (591 380)  (591 380)  LC_6 Logic Functioning bit
 (9 13)  (555 381)  (555 381)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_v_b_10
 (10 13)  (556 381)  (556 381)  routing T_11_23.sp4_v_t_39 <X> T_11_23.sp4_v_b_10
 (26 13)  (572 381)  (572 381)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 381)  (573 381)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 381)  (574 381)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 381)  (576 381)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (39 13)  (585 381)  (585 381)  LC_6 Logic Functioning bit
 (41 13)  (587 381)  (587 381)  LC_6 Logic Functioning bit
 (43 13)  (589 381)  (589 381)  LC_6 Logic Functioning bit
 (14 14)  (560 382)  (560 382)  routing T_11_23.wire_logic_cluster/lc_4/out <X> T_11_23.lc_trk_g3_4
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 382)  (564 382)  routing T_11_23.wire_logic_cluster/lc_5/out <X> T_11_23.lc_trk_g3_5
 (22 14)  (568 382)  (568 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 382)  (569 382)  routing T_11_23.sp4_v_b_47 <X> T_11_23.lc_trk_g3_7
 (24 14)  (570 382)  (570 382)  routing T_11_23.sp4_v_b_47 <X> T_11_23.lc_trk_g3_7
 (25 14)  (571 382)  (571 382)  routing T_11_23.wire_logic_cluster/lc_6/out <X> T_11_23.lc_trk_g3_6
 (8 15)  (554 383)  (554 383)  routing T_11_23.sp4_h_r_10 <X> T_11_23.sp4_v_t_47
 (9 15)  (555 383)  (555 383)  routing T_11_23.sp4_h_r_10 <X> T_11_23.sp4_v_t_47
 (17 15)  (563 383)  (563 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 383)  (568 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_23

 (9 0)  (609 368)  (609 368)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_h_r_1
 (15 0)  (615 368)  (615 368)  routing T_12_23.bot_op_1 <X> T_12_23.lc_trk_g0_1
 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 368)  (624 368)  routing T_12_23.top_op_3 <X> T_12_23.lc_trk_g0_3
 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g1_0 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 368)  (631 368)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 368)  (633 368)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (41 0)  (641 368)  (641 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (45 0)  (645 368)  (645 368)  LC_0 Logic Functioning bit
 (9 1)  (609 369)  (609 369)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_v_b_1
 (21 1)  (621 369)  (621 369)  routing T_12_23.top_op_3 <X> T_12_23.lc_trk_g0_3
 (22 1)  (622 369)  (622 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 369)  (624 369)  routing T_12_23.top_op_2 <X> T_12_23.lc_trk_g0_2
 (25 1)  (625 369)  (625 369)  routing T_12_23.top_op_2 <X> T_12_23.lc_trk_g0_2
 (28 1)  (628 369)  (628 369)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 369)  (631 369)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (38 1)  (638 369)  (638 369)  LC_0 Logic Functioning bit
 (40 1)  (640 369)  (640 369)  LC_0 Logic Functioning bit
 (42 1)  (642 369)  (642 369)  LC_0 Logic Functioning bit
 (48 1)  (648 369)  (648 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (653 369)  (653 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 370)  (614 370)  routing T_12_23.wire_logic_cluster/lc_4/out <X> T_12_23.lc_trk_g0_4
 (21 2)  (621 370)  (621 370)  routing T_12_23.sp4_h_l_2 <X> T_12_23.lc_trk_g0_7
 (22 2)  (622 370)  (622 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 370)  (623 370)  routing T_12_23.sp4_h_l_2 <X> T_12_23.lc_trk_g0_7
 (24 2)  (624 370)  (624 370)  routing T_12_23.sp4_h_l_2 <X> T_12_23.lc_trk_g0_7
 (26 2)  (626 370)  (626 370)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 370)  (627 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 370)  (628 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 370)  (631 370)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 370)  (633 370)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 370)  (634 370)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 370)  (636 370)  LC_1 Logic Functioning bit
 (38 2)  (638 370)  (638 370)  LC_1 Logic Functioning bit
 (45 2)  (645 370)  (645 370)  LC_1 Logic Functioning bit
 (0 3)  (600 371)  (600 371)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (626 371)  (626 371)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 371)  (631 371)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (37 3)  (637 371)  (637 371)  LC_1 Logic Functioning bit
 (38 3)  (638 371)  (638 371)  LC_1 Logic Functioning bit
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (41 3)  (641 371)  (641 371)  LC_1 Logic Functioning bit
 (43 3)  (643 371)  (643 371)  LC_1 Logic Functioning bit
 (6 4)  (606 372)  (606 372)  routing T_12_23.sp4_h_r_10 <X> T_12_23.sp4_v_b_3
 (14 4)  (614 372)  (614 372)  routing T_12_23.wire_logic_cluster/lc_0/out <X> T_12_23.lc_trk_g1_0
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (625 372)  (625 372)  routing T_12_23.sp4_h_r_10 <X> T_12_23.lc_trk_g1_2
 (17 5)  (617 373)  (617 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 373)  (621 373)  routing T_12_23.sp4_r_v_b_27 <X> T_12_23.lc_trk_g1_3
 (22 5)  (622 373)  (622 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 373)  (623 373)  routing T_12_23.sp4_h_r_10 <X> T_12_23.lc_trk_g1_2
 (24 5)  (624 373)  (624 373)  routing T_12_23.sp4_h_r_10 <X> T_12_23.lc_trk_g1_2
 (12 6)  (612 374)  (612 374)  routing T_12_23.sp4_v_b_5 <X> T_12_23.sp4_h_l_40
 (15 6)  (615 374)  (615 374)  routing T_12_23.bot_op_5 <X> T_12_23.lc_trk_g1_5
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (621 374)  (621 374)  routing T_12_23.wire_logic_cluster/lc_7/out <X> T_12_23.lc_trk_g1_7
 (22 6)  (622 374)  (622 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 374)  (626 374)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 374)  (628 374)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 374)  (631 374)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (37 6)  (637 374)  (637 374)  LC_3 Logic Functioning bit
 (38 6)  (638 374)  (638 374)  LC_3 Logic Functioning bit
 (39 6)  (639 374)  (639 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (42 6)  (642 374)  (642 374)  LC_3 Logic Functioning bit
 (43 6)  (643 374)  (643 374)  LC_3 Logic Functioning bit
 (4 7)  (604 375)  (604 375)  routing T_12_23.sp4_h_r_7 <X> T_12_23.sp4_h_l_38
 (6 7)  (606 375)  (606 375)  routing T_12_23.sp4_h_r_7 <X> T_12_23.sp4_h_l_38
 (8 7)  (608 375)  (608 375)  routing T_12_23.sp4_h_r_10 <X> T_12_23.sp4_v_t_41
 (9 7)  (609 375)  (609 375)  routing T_12_23.sp4_h_r_10 <X> T_12_23.sp4_v_t_41
 (10 7)  (610 375)  (610 375)  routing T_12_23.sp4_h_r_10 <X> T_12_23.sp4_v_t_41
 (27 7)  (627 375)  (627 375)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 375)  (628 375)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 375)  (630 375)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 375)  (632 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 375)  (634 375)  routing T_12_23.lc_trk_g1_0 <X> T_12_23.input_2_3
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (37 7)  (637 375)  (637 375)  LC_3 Logic Functioning bit
 (38 7)  (638 375)  (638 375)  LC_3 Logic Functioning bit
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (40 7)  (640 375)  (640 375)  LC_3 Logic Functioning bit
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (42 7)  (642 375)  (642 375)  LC_3 Logic Functioning bit
 (43 7)  (643 375)  (643 375)  LC_3 Logic Functioning bit
 (51 7)  (651 375)  (651 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (614 376)  (614 376)  routing T_12_23.sp4_v_b_24 <X> T_12_23.lc_trk_g2_0
 (25 8)  (625 376)  (625 376)  routing T_12_23.sp4_h_r_42 <X> T_12_23.lc_trk_g2_2
 (26 8)  (626 376)  (626 376)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 376)  (628 376)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 376)  (630 376)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 376)  (631 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 376)  (633 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 376)  (634 376)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 376)  (635 376)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.input_2_4
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (43 8)  (643 376)  (643 376)  LC_4 Logic Functioning bit
 (45 8)  (645 376)  (645 376)  LC_4 Logic Functioning bit
 (51 8)  (651 376)  (651 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (616 377)  (616 377)  routing T_12_23.sp4_v_b_24 <X> T_12_23.lc_trk_g2_0
 (17 9)  (617 377)  (617 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (622 377)  (622 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 377)  (623 377)  routing T_12_23.sp4_h_r_42 <X> T_12_23.lc_trk_g2_2
 (24 9)  (624 377)  (624 377)  routing T_12_23.sp4_h_r_42 <X> T_12_23.lc_trk_g2_2
 (25 9)  (625 377)  (625 377)  routing T_12_23.sp4_h_r_42 <X> T_12_23.lc_trk_g2_2
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 377)  (631 377)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 377)  (632 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 377)  (633 377)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.input_2_4
 (37 9)  (637 377)  (637 377)  LC_4 Logic Functioning bit
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (43 9)  (643 377)  (643 377)  LC_4 Logic Functioning bit
 (14 10)  (614 378)  (614 378)  routing T_12_23.sp4_v_t_17 <X> T_12_23.lc_trk_g2_4
 (15 10)  (615 378)  (615 378)  routing T_12_23.tnr_op_5 <X> T_12_23.lc_trk_g2_5
 (17 10)  (617 378)  (617 378)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (626 378)  (626 378)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 378)  (627 378)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 378)  (633 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (37 10)  (637 378)  (637 378)  LC_5 Logic Functioning bit
 (38 10)  (638 378)  (638 378)  LC_5 Logic Functioning bit
 (41 10)  (641 378)  (641 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (45 10)  (645 378)  (645 378)  LC_5 Logic Functioning bit
 (53 10)  (653 378)  (653 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (16 11)  (616 379)  (616 379)  routing T_12_23.sp4_v_t_17 <X> T_12_23.lc_trk_g2_4
 (17 11)  (617 379)  (617 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (626 379)  (626 379)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 379)  (627 379)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 379)  (630 379)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 379)  (632 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 379)  (635 379)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.input_2_5
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (17 12)  (617 380)  (617 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 380)  (618 380)  routing T_12_23.wire_logic_cluster/lc_1/out <X> T_12_23.lc_trk_g3_1
 (26 12)  (626 380)  (626 380)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 380)  (634 380)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 380)  (637 380)  LC_6 Logic Functioning bit
 (39 12)  (639 380)  (639 380)  LC_6 Logic Functioning bit
 (40 12)  (640 380)  (640 380)  LC_6 Logic Functioning bit
 (41 12)  (641 380)  (641 380)  LC_6 Logic Functioning bit
 (42 12)  (642 380)  (642 380)  LC_6 Logic Functioning bit
 (43 12)  (643 380)  (643 380)  LC_6 Logic Functioning bit
 (27 13)  (627 381)  (627 381)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 381)  (629 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 381)  (631 381)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (38 13)  (638 381)  (638 381)  LC_6 Logic Functioning bit
 (41 13)  (641 381)  (641 381)  LC_6 Logic Functioning bit
 (43 13)  (643 381)  (643 381)  LC_6 Logic Functioning bit
 (46 13)  (646 381)  (646 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (648 381)  (648 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (13 14)  (613 382)  (613 382)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_t_46
 (14 14)  (614 382)  (614 382)  routing T_12_23.rgt_op_4 <X> T_12_23.lc_trk_g3_4
 (15 14)  (615 382)  (615 382)  routing T_12_23.tnr_op_5 <X> T_12_23.lc_trk_g3_5
 (17 14)  (617 382)  (617 382)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (622 382)  (622 382)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 382)  (624 382)  routing T_12_23.tnr_op_7 <X> T_12_23.lc_trk_g3_7
 (25 14)  (625 382)  (625 382)  routing T_12_23.wire_logic_cluster/lc_6/out <X> T_12_23.lc_trk_g3_6
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 382)  (631 382)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 382)  (636 382)  LC_7 Logic Functioning bit
 (37 14)  (637 382)  (637 382)  LC_7 Logic Functioning bit
 (38 14)  (638 382)  (638 382)  LC_7 Logic Functioning bit
 (41 14)  (641 382)  (641 382)  LC_7 Logic Functioning bit
 (45 14)  (645 382)  (645 382)  LC_7 Logic Functioning bit
 (50 14)  (650 382)  (650 382)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (612 383)  (612 383)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_t_46
 (15 15)  (615 383)  (615 383)  routing T_12_23.rgt_op_4 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 383)  (622 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (628 383)  (628 383)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 383)  (630 383)  routing T_12_23.lc_trk_g0_2 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 383)  (636 383)  LC_7 Logic Functioning bit
 (37 15)  (637 383)  (637 383)  LC_7 Logic Functioning bit


LogicTile_13_23

 (14 0)  (668 368)  (668 368)  routing T_13_23.wire_logic_cluster/lc_0/out <X> T_13_23.lc_trk_g0_0
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 368)  (684 368)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 368)  (685 368)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 368)  (688 368)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 368)  (689 368)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.input_2_0
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 369)  (676 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 369)  (679 369)  routing T_13_23.sp4_r_v_b_33 <X> T_13_23.lc_trk_g0_2
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 369)  (685 369)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 369)  (687 369)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.input_2_0
 (37 1)  (691 369)  (691 369)  LC_0 Logic Functioning bit
 (39 1)  (693 369)  (693 369)  LC_0 Logic Functioning bit
 (43 1)  (697 369)  (697 369)  LC_0 Logic Functioning bit
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (659 370)  (659 370)  routing T_13_23.sp4_v_t_43 <X> T_13_23.sp4_h_l_37
 (15 2)  (669 370)  (669 370)  routing T_13_23.top_op_5 <X> T_13_23.lc_trk_g0_5
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 370)  (676 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (677 370)  (677 370)  routing T_13_23.sp12_h_r_23 <X> T_13_23.lc_trk_g0_7
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 370)  (687 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 370)  (689 370)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.input_2_1
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (39 2)  (693 370)  (693 370)  LC_1 Logic Functioning bit
 (41 2)  (695 370)  (695 370)  LC_1 Logic Functioning bit
 (43 2)  (697 370)  (697 370)  LC_1 Logic Functioning bit
 (45 2)  (699 370)  (699 370)  LC_1 Logic Functioning bit
 (46 2)  (700 370)  (700 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 371)  (654 371)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (4 3)  (658 371)  (658 371)  routing T_13_23.sp4_v_t_43 <X> T_13_23.sp4_h_l_37
 (6 3)  (660 371)  (660 371)  routing T_13_23.sp4_v_t_43 <X> T_13_23.sp4_h_l_37
 (18 3)  (672 371)  (672 371)  routing T_13_23.top_op_5 <X> T_13_23.lc_trk_g0_5
 (21 3)  (675 371)  (675 371)  routing T_13_23.sp12_h_r_23 <X> T_13_23.lc_trk_g0_7
 (26 3)  (680 371)  (680 371)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 371)  (681 371)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 371)  (684 371)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 371)  (686 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 371)  (687 371)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.input_2_1
 (34 3)  (688 371)  (688 371)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.input_2_1
 (35 3)  (689 371)  (689 371)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.input_2_1
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (39 3)  (693 371)  (693 371)  LC_1 Logic Functioning bit
 (40 3)  (694 371)  (694 371)  LC_1 Logic Functioning bit
 (42 3)  (696 371)  (696 371)  LC_1 Logic Functioning bit
 (47 3)  (701 371)  (701 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (675 372)  (675 372)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g1_3
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 372)  (679 372)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 373)  (677 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (25 5)  (679 373)  (679 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (14 6)  (668 374)  (668 374)  routing T_13_23.wire_logic_cluster/lc_4/out <X> T_13_23.lc_trk_g1_4
 (25 6)  (679 374)  (679 374)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g1_6
 (26 6)  (680 374)  (680 374)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 374)  (689 374)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.input_2_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (37 6)  (691 374)  (691 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (42 6)  (696 374)  (696 374)  LC_3 Logic Functioning bit
 (45 6)  (699 374)  (699 374)  LC_3 Logic Functioning bit
 (46 6)  (700 374)  (700 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 375)  (676 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 375)  (678 375)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g1_6
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 375)  (687 375)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.input_2_3
 (36 7)  (690 375)  (690 375)  LC_3 Logic Functioning bit
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 376)  (677 376)  routing T_13_23.sp4_v_t_30 <X> T_13_23.lc_trk_g2_3
 (24 8)  (678 376)  (678 376)  routing T_13_23.sp4_v_t_30 <X> T_13_23.lc_trk_g2_3
 (25 8)  (679 376)  (679 376)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (26 8)  (680 376)  (680 376)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 376)  (681 376)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 376)  (685 376)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (41 8)  (695 376)  (695 376)  LC_4 Logic Functioning bit
 (43 8)  (697 376)  (697 376)  LC_4 Logic Functioning bit
 (45 8)  (699 376)  (699 376)  LC_4 Logic Functioning bit
 (4 9)  (658 377)  (658 377)  routing T_13_23.sp4_v_t_36 <X> T_13_23.sp4_h_r_6
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 377)  (677 377)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (25 9)  (679 377)  (679 377)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (27 9)  (681 377)  (681 377)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 377)  (682 377)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (38 9)  (692 377)  (692 377)  LC_4 Logic Functioning bit
 (40 9)  (694 377)  (694 377)  LC_4 Logic Functioning bit
 (42 9)  (696 377)  (696 377)  LC_4 Logic Functioning bit
 (8 10)  (662 378)  (662 378)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_h_l_42
 (10 10)  (664 378)  (664 378)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_h_l_42
 (16 10)  (670 378)  (670 378)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g2_5
 (25 10)  (679 378)  (679 378)  routing T_13_23.sp4_v_b_38 <X> T_13_23.lc_trk_g2_6
 (28 10)  (682 378)  (682 378)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 378)  (687 378)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 378)  (689 378)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.input_2_5
 (41 10)  (695 378)  (695 378)  LC_5 Logic Functioning bit
 (14 11)  (668 379)  (668 379)  routing T_13_23.tnl_op_4 <X> T_13_23.lc_trk_g2_4
 (15 11)  (669 379)  (669 379)  routing T_13_23.tnl_op_4 <X> T_13_23.lc_trk_g2_4
 (17 11)  (671 379)  (671 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (672 379)  (672 379)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g2_5
 (22 11)  (676 379)  (676 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 379)  (677 379)  routing T_13_23.sp4_v_b_38 <X> T_13_23.lc_trk_g2_6
 (25 11)  (679 379)  (679 379)  routing T_13_23.sp4_v_b_38 <X> T_13_23.lc_trk_g2_6
 (26 11)  (680 379)  (680 379)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 379)  (682 379)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 379)  (684 379)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 379)  (685 379)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 379)  (686 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 379)  (689 379)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.input_2_5
 (40 11)  (694 379)  (694 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (14 12)  (668 380)  (668 380)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g3_0
 (15 12)  (669 380)  (669 380)  routing T_13_23.rgt_op_1 <X> T_13_23.lc_trk_g3_1
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 380)  (672 380)  routing T_13_23.rgt_op_1 <X> T_13_23.lc_trk_g3_1
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 380)  (687 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (46 12)  (700 380)  (700 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (669 381)  (669 381)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g3_0
 (16 13)  (670 381)  (670 381)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g3_0
 (17 13)  (671 381)  (671 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (5 14)  (659 382)  (659 382)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_h_l_44
 (13 14)  (667 382)  (667 382)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_v_t_46
 (15 14)  (669 382)  (669 382)  routing T_13_23.tnl_op_5 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (4 15)  (658 383)  (658 383)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_h_l_44
 (6 15)  (660 383)  (660 383)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_h_l_44
 (12 15)  (666 383)  (666 383)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_v_t_46
 (14 15)  (668 383)  (668 383)  routing T_13_23.sp4_r_v_b_44 <X> T_13_23.lc_trk_g3_4
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (672 383)  (672 383)  routing T_13_23.tnl_op_5 <X> T_13_23.lc_trk_g3_5
 (22 15)  (676 383)  (676 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (677 383)  (677 383)  routing T_13_23.sp12_v_b_14 <X> T_13_23.lc_trk_g3_6


LogicTile_14_23

 (14 0)  (722 368)  (722 368)  routing T_14_23.sp12_h_r_0 <X> T_14_23.lc_trk_g0_0
 (17 0)  (725 368)  (725 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 368)  (726 368)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g0_1
 (22 0)  (730 368)  (730 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 368)  (732 368)  routing T_14_23.bot_op_3 <X> T_14_23.lc_trk_g0_3
 (27 0)  (735 368)  (735 368)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 368)  (743 368)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_0
 (37 0)  (745 368)  (745 368)  LC_0 Logic Functioning bit
 (39 0)  (747 368)  (747 368)  LC_0 Logic Functioning bit
 (40 0)  (748 368)  (748 368)  LC_0 Logic Functioning bit
 (41 0)  (749 368)  (749 368)  LC_0 Logic Functioning bit
 (42 0)  (750 368)  (750 368)  LC_0 Logic Functioning bit
 (14 1)  (722 369)  (722 369)  routing T_14_23.sp12_h_r_0 <X> T_14_23.lc_trk_g0_0
 (15 1)  (723 369)  (723 369)  routing T_14_23.sp12_h_r_0 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (734 369)  (734 369)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 369)  (735 369)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 369)  (736 369)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 369)  (739 369)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 369)  (740 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 369)  (741 369)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_0
 (35 1)  (743 369)  (743 369)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_0
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (38 1)  (746 369)  (746 369)  LC_0 Logic Functioning bit
 (40 1)  (748 369)  (748 369)  LC_0 Logic Functioning bit
 (41 1)  (749 369)  (749 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (43 1)  (751 369)  (751 369)  LC_0 Logic Functioning bit
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_l_23
 (8 2)  (716 370)  (716 370)  routing T_14_23.sp4_v_t_42 <X> T_14_23.sp4_h_l_36
 (9 2)  (717 370)  (717 370)  routing T_14_23.sp4_v_t_42 <X> T_14_23.sp4_h_l_36
 (10 2)  (718 370)  (718 370)  routing T_14_23.sp4_v_t_42 <X> T_14_23.sp4_h_l_36
 (15 2)  (723 370)  (723 370)  routing T_14_23.lft_op_5 <X> T_14_23.lc_trk_g0_5
 (17 2)  (725 370)  (725 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 370)  (726 370)  routing T_14_23.lft_op_5 <X> T_14_23.lc_trk_g0_5
 (22 2)  (730 370)  (730 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 370)  (731 370)  routing T_14_23.sp4_h_r_7 <X> T_14_23.lc_trk_g0_7
 (24 2)  (732 370)  (732 370)  routing T_14_23.sp4_h_r_7 <X> T_14_23.lc_trk_g0_7
 (25 2)  (733 370)  (733 370)  routing T_14_23.sp4_h_l_11 <X> T_14_23.lc_trk_g0_6
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 370)  (738 370)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 370)  (739 370)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 370)  (742 370)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (38 2)  (746 370)  (746 370)  LC_1 Logic Functioning bit
 (41 2)  (749 370)  (749 370)  LC_1 Logic Functioning bit
 (43 2)  (751 370)  (751 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (47 2)  (755 370)  (755 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (756 370)  (756 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (758 370)  (758 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 371)  (708 371)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (21 3)  (729 371)  (729 371)  routing T_14_23.sp4_h_r_7 <X> T_14_23.lc_trk_g0_7
 (22 3)  (730 371)  (730 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 371)  (731 371)  routing T_14_23.sp4_h_l_11 <X> T_14_23.lc_trk_g0_6
 (24 3)  (732 371)  (732 371)  routing T_14_23.sp4_h_l_11 <X> T_14_23.lc_trk_g0_6
 (25 3)  (733 371)  (733 371)  routing T_14_23.sp4_h_l_11 <X> T_14_23.lc_trk_g0_6
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 371)  (738 371)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (39 3)  (747 371)  (747 371)  LC_1 Logic Functioning bit
 (40 3)  (748 371)  (748 371)  LC_1 Logic Functioning bit
 (47 3)  (755 371)  (755 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 371)  (759 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (711 372)  (711 372)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_r_0
 (21 4)  (729 372)  (729 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 372)  (731 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (24 4)  (732 372)  (732 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (26 4)  (734 372)  (734 372)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 372)  (738 372)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 372)  (743 372)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_2
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (39 4)  (747 372)  (747 372)  LC_2 Logic Functioning bit
 (43 4)  (751 372)  (751 372)  LC_2 Logic Functioning bit
 (15 5)  (723 373)  (723 373)  routing T_14_23.bot_op_0 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (729 373)  (729 373)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 373)  (736 373)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 373)  (739 373)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 373)  (740 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (741 373)  (741 373)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_2
 (35 5)  (743 373)  (743 373)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_2
 (38 5)  (746 373)  (746 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (51 5)  (759 373)  (759 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 374)  (726 374)  routing T_14_23.wire_logic_cluster/lc_5/out <X> T_14_23.lc_trk_g1_5
 (21 6)  (729 374)  (729 374)  routing T_14_23.wire_logic_cluster/lc_7/out <X> T_14_23.lc_trk_g1_7
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 374)  (734 374)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 374)  (735 374)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 374)  (739 374)  routing T_14_23.lc_trk_g0_6 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (38 6)  (746 374)  (746 374)  LC_3 Logic Functioning bit
 (45 6)  (753 374)  (753 374)  LC_3 Logic Functioning bit
 (46 6)  (754 374)  (754 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (735 375)  (735 375)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 375)  (736 375)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 375)  (738 375)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g0_6 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (38 7)  (746 375)  (746 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (41 7)  (749 375)  (749 375)  LC_3 Logic Functioning bit
 (43 7)  (751 375)  (751 375)  LC_3 Logic Functioning bit
 (9 8)  (717 376)  (717 376)  routing T_14_23.sp4_v_t_42 <X> T_14_23.sp4_h_r_7
 (14 8)  (722 376)  (722 376)  routing T_14_23.bnl_op_0 <X> T_14_23.lc_trk_g2_0
 (15 8)  (723 376)  (723 376)  routing T_14_23.sp4_v_t_28 <X> T_14_23.lc_trk_g2_1
 (16 8)  (724 376)  (724 376)  routing T_14_23.sp4_v_t_28 <X> T_14_23.lc_trk_g2_1
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (730 376)  (730 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 376)  (731 376)  routing T_14_23.sp4_v_t_30 <X> T_14_23.lc_trk_g2_3
 (24 8)  (732 376)  (732 376)  routing T_14_23.sp4_v_t_30 <X> T_14_23.lc_trk_g2_3
 (25 8)  (733 376)  (733 376)  routing T_14_23.bnl_op_2 <X> T_14_23.lc_trk_g2_2
 (26 8)  (734 376)  (734 376)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 376)  (736 376)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 376)  (738 376)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 376)  (741 376)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (39 8)  (747 376)  (747 376)  LC_4 Logic Functioning bit
 (14 9)  (722 377)  (722 377)  routing T_14_23.bnl_op_0 <X> T_14_23.lc_trk_g2_0
 (17 9)  (725 377)  (725 377)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 377)  (733 377)  routing T_14_23.bnl_op_2 <X> T_14_23.lc_trk_g2_2
 (28 9)  (736 377)  (736 377)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 377)  (739 377)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 377)  (740 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (15 10)  (723 378)  (723 378)  routing T_14_23.tnl_op_5 <X> T_14_23.lc_trk_g2_5
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (733 378)  (733 378)  routing T_14_23.sp4_v_b_30 <X> T_14_23.lc_trk_g2_6
 (28 10)  (736 378)  (736 378)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 378)  (738 378)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 378)  (741 378)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 378)  (742 378)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 378)  (748 378)  LC_5 Logic Functioning bit
 (42 10)  (750 378)  (750 378)  LC_5 Logic Functioning bit
 (50 10)  (758 378)  (758 378)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 379)  (722 379)  routing T_14_23.sp4_r_v_b_36 <X> T_14_23.lc_trk_g2_4
 (17 11)  (725 379)  (725 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (726 379)  (726 379)  routing T_14_23.tnl_op_5 <X> T_14_23.lc_trk_g2_5
 (22 11)  (730 379)  (730 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (731 379)  (731 379)  routing T_14_23.sp4_v_b_30 <X> T_14_23.lc_trk_g2_6
 (28 11)  (736 379)  (736 379)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 379)  (738 379)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (43 11)  (751 379)  (751 379)  LC_5 Logic Functioning bit
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 380)  (726 380)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g3_1
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 380)  (731 380)  routing T_14_23.sp12_v_b_11 <X> T_14_23.lc_trk_g3_3
 (8 14)  (716 382)  (716 382)  routing T_14_23.sp4_v_t_41 <X> T_14_23.sp4_h_l_47
 (9 14)  (717 382)  (717 382)  routing T_14_23.sp4_v_t_41 <X> T_14_23.sp4_h_l_47
 (10 14)  (718 382)  (718 382)  routing T_14_23.sp4_v_t_41 <X> T_14_23.sp4_h_l_47
 (12 14)  (720 382)  (720 382)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_h_l_46
 (14 14)  (722 382)  (722 382)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (15 14)  (723 382)  (723 382)  routing T_14_23.tnl_op_5 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (28 14)  (736 382)  (736 382)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 382)  (741 382)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 382)  (743 382)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.input_2_7
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (37 14)  (745 382)  (745 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (41 14)  (749 382)  (749 382)  LC_7 Logic Functioning bit
 (42 14)  (750 382)  (750 382)  LC_7 Logic Functioning bit
 (43 14)  (751 382)  (751 382)  LC_7 Logic Functioning bit
 (11 15)  (719 383)  (719 383)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_h_l_46
 (13 15)  (721 383)  (721 383)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_h_l_46
 (15 15)  (723 383)  (723 383)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (16 15)  (724 383)  (724 383)  routing T_14_23.sp4_h_r_36 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (726 383)  (726 383)  routing T_14_23.tnl_op_5 <X> T_14_23.lc_trk_g3_5
 (28 15)  (736 383)  (736 383)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 383)  (740 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 383)  (743 383)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.input_2_7
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (38 15)  (746 383)  (746 383)  LC_7 Logic Functioning bit
 (40 15)  (748 383)  (748 383)  LC_7 Logic Functioning bit
 (41 15)  (749 383)  (749 383)  LC_7 Logic Functioning bit
 (42 15)  (750 383)  (750 383)  LC_7 Logic Functioning bit
 (43 15)  (751 383)  (751 383)  LC_7 Logic Functioning bit
 (53 15)  (761 383)  (761 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_23

 (14 10)  (776 378)  (776 378)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (15 10)  (777 378)  (777 378)  routing T_15_23.sp12_v_t_2 <X> T_15_23.lc_trk_g2_5
 (17 10)  (779 378)  (779 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (780 378)  (780 378)  routing T_15_23.sp12_v_t_2 <X> T_15_23.lc_trk_g2_5
 (25 10)  (787 378)  (787 378)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g2_6
 (15 11)  (777 379)  (777 379)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (16 11)  (778 379)  (778 379)  routing T_15_23.sp4_h_r_36 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (780 379)  (780 379)  routing T_15_23.sp12_v_t_2 <X> T_15_23.lc_trk_g2_5
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 379)  (785 379)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g2_6
 (25 11)  (787 379)  (787 379)  routing T_15_23.sp4_v_b_38 <X> T_15_23.lc_trk_g2_6
 (14 13)  (776 381)  (776 381)  routing T_15_23.sp12_v_b_16 <X> T_15_23.lc_trk_g3_0
 (16 13)  (778 381)  (778 381)  routing T_15_23.sp12_v_b_16 <X> T_15_23.lc_trk_g3_0
 (17 13)  (779 381)  (779 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 14)  (788 382)  (788 382)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 382)  (790 382)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 382)  (792 382)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 382)  (793 382)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 382)  (795 382)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 382)  (799 382)  LC_7 Logic Functioning bit
 (51 14)  (813 382)  (813 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (770 383)  (770 383)  routing T_15_23.sp4_h_l_47 <X> T_15_23.sp4_v_t_47
 (28 15)  (790 383)  (790 383)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 383)  (791 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 383)  (792 383)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 383)  (794 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (795 383)  (795 383)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.input_2_7
 (34 15)  (796 383)  (796 383)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.input_2_7
 (37 15)  (799 383)  (799 383)  LC_7 Logic Functioning bit
 (40 15)  (802 383)  (802 383)  LC_7 Logic Functioning bit
 (42 15)  (804 383)  (804 383)  LC_7 Logic Functioning bit


LogicTile_16_23

 (6 2)  (822 370)  (822 370)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_v_t_37
 (8 15)  (824 383)  (824 383)  routing T_16_23.sp4_h_l_47 <X> T_16_23.sp4_v_t_47


IO_Tile_0_22

 (11 0)  (6 352)  (6 352)  routing T_0_22.span4_horz_1 <X> T_0_22.span4_vert_t_12
 (12 0)  (5 352)  (5 352)  routing T_0_22.span4_horz_1 <X> T_0_22.span4_vert_t_12


LogicTile_1_22

 (5 0)  (23 352)  (23 352)  routing T_1_22.sp4_v_b_6 <X> T_1_22.sp4_h_r_0
 (14 0)  (32 352)  (32 352)  routing T_1_22.wire_logic_cluster/lc_0/out <X> T_1_22.lc_trk_g0_0
 (27 0)  (45 352)  (45 352)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 352)  (47 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 352)  (48 352)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (36 0)  (54 352)  (54 352)  LC_0 Logic Functioning bit
 (39 0)  (57 352)  (57 352)  LC_0 Logic Functioning bit
 (41 0)  (59 352)  (59 352)  LC_0 Logic Functioning bit
 (42 0)  (60 352)  (60 352)  LC_0 Logic Functioning bit
 (44 0)  (62 352)  (62 352)  LC_0 Logic Functioning bit
 (45 0)  (63 352)  (63 352)  LC_0 Logic Functioning bit
 (53 0)  (71 352)  (71 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (22 353)  (22 353)  routing T_1_22.sp4_v_b_6 <X> T_1_22.sp4_h_r_0
 (6 1)  (24 353)  (24 353)  routing T_1_22.sp4_v_b_6 <X> T_1_22.sp4_h_r_0
 (17 1)  (35 353)  (35 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (32 1)  (50 353)  (50 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (54 353)  (54 353)  LC_0 Logic Functioning bit
 (39 1)  (57 353)  (57 353)  LC_0 Logic Functioning bit
 (41 1)  (59 353)  (59 353)  LC_0 Logic Functioning bit
 (42 1)  (60 353)  (60 353)  LC_0 Logic Functioning bit
 (47 1)  (65 353)  (65 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (69 353)  (69 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 354)  (18 354)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (20 354)  (20 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (45 354)  (45 354)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 354)  (46 354)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 354)  (47 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 354)  (50 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 354)  (54 354)  LC_1 Logic Functioning bit
 (39 2)  (57 354)  (57 354)  LC_1 Logic Functioning bit
 (41 2)  (59 354)  (59 354)  LC_1 Logic Functioning bit
 (42 2)  (60 354)  (60 354)  LC_1 Logic Functioning bit
 (44 2)  (62 354)  (62 354)  LC_1 Logic Functioning bit
 (45 2)  (63 354)  (63 354)  LC_1 Logic Functioning bit
 (46 2)  (64 354)  (64 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (70 354)  (70 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (18 355)  (18 355)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (36 3)  (54 355)  (54 355)  LC_1 Logic Functioning bit
 (39 3)  (57 355)  (57 355)  LC_1 Logic Functioning bit
 (41 3)  (59 355)  (59 355)  LC_1 Logic Functioning bit
 (42 3)  (60 355)  (60 355)  LC_1 Logic Functioning bit
 (53 3)  (71 355)  (71 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (18 356)  (18 356)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (1 4)  (19 356)  (19 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (39 356)  (39 356)  routing T_1_22.wire_logic_cluster/lc_3/out <X> T_1_22.lc_trk_g1_3
 (22 4)  (40 356)  (40 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 356)  (43 356)  routing T_1_22.wire_logic_cluster/lc_2/out <X> T_1_22.lc_trk_g1_2
 (27 4)  (45 356)  (45 356)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 356)  (47 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 356)  (50 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 356)  (54 356)  LC_2 Logic Functioning bit
 (39 4)  (57 356)  (57 356)  LC_2 Logic Functioning bit
 (41 4)  (59 356)  (59 356)  LC_2 Logic Functioning bit
 (42 4)  (60 356)  (60 356)  LC_2 Logic Functioning bit
 (44 4)  (62 356)  (62 356)  LC_2 Logic Functioning bit
 (45 4)  (63 356)  (63 356)  LC_2 Logic Functioning bit
 (52 4)  (70 356)  (70 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (19 357)  (19 357)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (22 5)  (40 357)  (40 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 357)  (48 357)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 357)  (54 357)  LC_2 Logic Functioning bit
 (39 5)  (57 357)  (57 357)  LC_2 Logic Functioning bit
 (41 5)  (59 357)  (59 357)  LC_2 Logic Functioning bit
 (42 5)  (60 357)  (60 357)  LC_2 Logic Functioning bit
 (17 6)  (35 358)  (35 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 358)  (36 358)  routing T_1_22.wire_logic_cluster/lc_5/out <X> T_1_22.lc_trk_g1_5
 (21 6)  (39 358)  (39 358)  routing T_1_22.wire_logic_cluster/lc_7/out <X> T_1_22.lc_trk_g1_7
 (22 6)  (40 358)  (40 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (43 358)  (43 358)  routing T_1_22.wire_logic_cluster/lc_6/out <X> T_1_22.lc_trk_g1_6
 (27 6)  (45 358)  (45 358)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 358)  (47 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 358)  (50 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 358)  (54 358)  LC_3 Logic Functioning bit
 (39 6)  (57 358)  (57 358)  LC_3 Logic Functioning bit
 (41 6)  (59 358)  (59 358)  LC_3 Logic Functioning bit
 (42 6)  (60 358)  (60 358)  LC_3 Logic Functioning bit
 (44 6)  (62 358)  (62 358)  LC_3 Logic Functioning bit
 (45 6)  (63 358)  (63 358)  LC_3 Logic Functioning bit
 (47 6)  (65 358)  (65 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (70 358)  (70 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (32 359)  (32 359)  routing T_1_22.sp12_h_r_20 <X> T_1_22.lc_trk_g1_4
 (16 7)  (34 359)  (34 359)  routing T_1_22.sp12_h_r_20 <X> T_1_22.lc_trk_g1_4
 (17 7)  (35 359)  (35 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (40 359)  (40 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 359)  (48 359)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (54 359)  (54 359)  LC_3 Logic Functioning bit
 (39 7)  (57 359)  (57 359)  LC_3 Logic Functioning bit
 (41 7)  (59 359)  (59 359)  LC_3 Logic Functioning bit
 (42 7)  (60 359)  (60 359)  LC_3 Logic Functioning bit
 (51 7)  (69 359)  (69 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (43 360)  (43 360)  routing T_1_22.sp4_h_r_34 <X> T_1_22.lc_trk_g2_2
 (27 8)  (45 360)  (45 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 360)  (46 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 360)  (47 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 360)  (48 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 360)  (50 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 360)  (54 360)  LC_4 Logic Functioning bit
 (39 8)  (57 360)  (57 360)  LC_4 Logic Functioning bit
 (41 8)  (59 360)  (59 360)  LC_4 Logic Functioning bit
 (42 8)  (60 360)  (60 360)  LC_4 Logic Functioning bit
 (44 8)  (62 360)  (62 360)  LC_4 Logic Functioning bit
 (45 8)  (63 360)  (63 360)  LC_4 Logic Functioning bit
 (46 8)  (64 360)  (64 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (69 360)  (69 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (40 361)  (40 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (41 361)  (41 361)  routing T_1_22.sp4_h_r_34 <X> T_1_22.lc_trk_g2_2
 (24 9)  (42 361)  (42 361)  routing T_1_22.sp4_h_r_34 <X> T_1_22.lc_trk_g2_2
 (36 9)  (54 361)  (54 361)  LC_4 Logic Functioning bit
 (39 9)  (57 361)  (57 361)  LC_4 Logic Functioning bit
 (41 9)  (59 361)  (59 361)  LC_4 Logic Functioning bit
 (42 9)  (60 361)  (60 361)  LC_4 Logic Functioning bit
 (27 10)  (45 362)  (45 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 362)  (47 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 362)  (48 362)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 362)  (50 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 362)  (54 362)  LC_5 Logic Functioning bit
 (39 10)  (57 362)  (57 362)  LC_5 Logic Functioning bit
 (41 10)  (59 362)  (59 362)  LC_5 Logic Functioning bit
 (42 10)  (60 362)  (60 362)  LC_5 Logic Functioning bit
 (44 10)  (62 362)  (62 362)  LC_5 Logic Functioning bit
 (45 10)  (63 362)  (63 362)  LC_5 Logic Functioning bit
 (46 10)  (64 362)  (64 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (54 363)  (54 363)  LC_5 Logic Functioning bit
 (39 11)  (57 363)  (57 363)  LC_5 Logic Functioning bit
 (41 11)  (59 363)  (59 363)  LC_5 Logic Functioning bit
 (42 11)  (60 363)  (60 363)  LC_5 Logic Functioning bit
 (17 12)  (35 364)  (35 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 364)  (36 364)  routing T_1_22.wire_logic_cluster/lc_1/out <X> T_1_22.lc_trk_g3_1
 (27 12)  (45 364)  (45 364)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 364)  (47 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 364)  (48 364)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 364)  (50 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 364)  (54 364)  LC_6 Logic Functioning bit
 (39 12)  (57 364)  (57 364)  LC_6 Logic Functioning bit
 (41 12)  (59 364)  (59 364)  LC_6 Logic Functioning bit
 (42 12)  (60 364)  (60 364)  LC_6 Logic Functioning bit
 (44 12)  (62 364)  (62 364)  LC_6 Logic Functioning bit
 (45 12)  (63 364)  (63 364)  LC_6 Logic Functioning bit
 (46 12)  (64 364)  (64 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (30 13)  (48 365)  (48 365)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 365)  (54 365)  LC_6 Logic Functioning bit
 (39 13)  (57 365)  (57 365)  LC_6 Logic Functioning bit
 (41 13)  (59 365)  (59 365)  LC_6 Logic Functioning bit
 (42 13)  (60 365)  (60 365)  LC_6 Logic Functioning bit
 (0 14)  (18 366)  (18 366)  routing T_1_22.lc_trk_g3_5 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 366)  (19 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 366)  (32 366)  routing T_1_22.wire_logic_cluster/lc_4/out <X> T_1_22.lc_trk_g3_4
 (15 14)  (33 366)  (33 366)  routing T_1_22.tnr_op_5 <X> T_1_22.lc_trk_g3_5
 (17 14)  (35 366)  (35 366)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (45 366)  (45 366)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 366)  (47 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 366)  (48 366)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 366)  (50 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 366)  (54 366)  LC_7 Logic Functioning bit
 (39 14)  (57 366)  (57 366)  LC_7 Logic Functioning bit
 (41 14)  (59 366)  (59 366)  LC_7 Logic Functioning bit
 (42 14)  (60 366)  (60 366)  LC_7 Logic Functioning bit
 (45 14)  (63 366)  (63 366)  LC_7 Logic Functioning bit
 (46 14)  (64 366)  (64 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (18 367)  (18 367)  routing T_1_22.lc_trk_g3_5 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 367)  (19 367)  routing T_1_22.lc_trk_g3_5 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 367)  (35 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 367)  (48 367)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 367)  (54 367)  LC_7 Logic Functioning bit
 (39 15)  (57 367)  (57 367)  LC_7 Logic Functioning bit
 (41 15)  (59 367)  (59 367)  LC_7 Logic Functioning bit
 (42 15)  (60 367)  (60 367)  LC_7 Logic Functioning bit


LogicTile_2_22

 (4 0)  (76 352)  (76 352)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_v_b_0
 (6 0)  (78 352)  (78 352)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_v_b_0
 (12 0)  (84 352)  (84 352)  routing T_2_22.sp4_v_b_8 <X> T_2_22.sp4_h_r_2
 (15 0)  (87 352)  (87 352)  routing T_2_22.bot_op_1 <X> T_2_22.lc_trk_g0_1
 (17 0)  (89 352)  (89 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (101 352)  (101 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 352)  (104 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 352)  (106 352)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 352)  (107 352)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_0
 (36 0)  (108 352)  (108 352)  LC_0 Logic Functioning bit
 (37 0)  (109 352)  (109 352)  LC_0 Logic Functioning bit
 (40 0)  (112 352)  (112 352)  LC_0 Logic Functioning bit
 (41 0)  (113 352)  (113 352)  LC_0 Logic Functioning bit
 (11 1)  (83 353)  (83 353)  routing T_2_22.sp4_v_b_8 <X> T_2_22.sp4_h_r_2
 (13 1)  (85 353)  (85 353)  routing T_2_22.sp4_v_b_8 <X> T_2_22.sp4_h_r_2
 (26 1)  (98 353)  (98 353)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 353)  (99 353)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 353)  (100 353)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 353)  (101 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 353)  (103 353)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 353)  (104 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 353)  (105 353)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_0
 (35 1)  (107 353)  (107 353)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.input_2_0
 (36 1)  (108 353)  (108 353)  LC_0 Logic Functioning bit
 (37 1)  (109 353)  (109 353)  LC_0 Logic Functioning bit
 (38 1)  (110 353)  (110 353)  LC_0 Logic Functioning bit
 (39 1)  (111 353)  (111 353)  LC_0 Logic Functioning bit
 (40 1)  (112 353)  (112 353)  LC_0 Logic Functioning bit
 (41 1)  (113 353)  (113 353)  LC_0 Logic Functioning bit
 (42 1)  (114 353)  (114 353)  LC_0 Logic Functioning bit
 (43 1)  (115 353)  (115 353)  LC_0 Logic Functioning bit
 (0 2)  (72 354)  (72 354)  routing T_2_22.glb_netwk_3 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (2 2)  (74 354)  (74 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (89 354)  (89 354)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (90 354)  (90 354)  routing T_2_22.bnr_op_5 <X> T_2_22.lc_trk_g0_5
 (26 2)  (98 354)  (98 354)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (32 2)  (104 354)  (104 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 354)  (105 354)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (109 354)  (109 354)  LC_1 Logic Functioning bit
 (39 2)  (111 354)  (111 354)  LC_1 Logic Functioning bit
 (45 2)  (117 354)  (117 354)  LC_1 Logic Functioning bit
 (0 3)  (72 355)  (72 355)  routing T_2_22.glb_netwk_3 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (14 3)  (86 355)  (86 355)  routing T_2_22.sp4_r_v_b_28 <X> T_2_22.lc_trk_g0_4
 (17 3)  (89 355)  (89 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (90 355)  (90 355)  routing T_2_22.bnr_op_5 <X> T_2_22.lc_trk_g0_5
 (29 3)  (101 355)  (101 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 355)  (108 355)  LC_1 Logic Functioning bit
 (38 3)  (110 355)  (110 355)  LC_1 Logic Functioning bit
 (51 3)  (123 355)  (123 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (87 356)  (87 356)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g1_1
 (16 4)  (88 356)  (88 356)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g1_1
 (17 4)  (89 356)  (89 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (90 356)  (90 356)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g1_1
 (22 4)  (94 356)  (94 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (99 356)  (99 356)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 356)  (100 356)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 356)  (101 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 356)  (103 356)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 356)  (104 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (113 356)  (113 356)  LC_2 Logic Functioning bit
 (42 4)  (114 356)  (114 356)  LC_2 Logic Functioning bit
 (43 4)  (115 356)  (115 356)  LC_2 Logic Functioning bit
 (45 4)  (117 356)  (117 356)  LC_2 Logic Functioning bit
 (51 4)  (123 356)  (123 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (125 356)  (125 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (12 5)  (84 357)  (84 357)  routing T_2_22.sp4_h_r_5 <X> T_2_22.sp4_v_b_5
 (18 5)  (90 357)  (90 357)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g1_1
 (21 5)  (93 357)  (93 357)  routing T_2_22.sp4_r_v_b_27 <X> T_2_22.lc_trk_g1_3
 (22 5)  (94 357)  (94 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 357)  (96 357)  routing T_2_22.bot_op_2 <X> T_2_22.lc_trk_g1_2
 (26 5)  (98 357)  (98 357)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 357)  (99 357)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 357)  (101 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 357)  (102 357)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 357)  (104 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (105 357)  (105 357)  routing T_2_22.lc_trk_g3_1 <X> T_2_22.input_2_2
 (34 5)  (106 357)  (106 357)  routing T_2_22.lc_trk_g3_1 <X> T_2_22.input_2_2
 (43 5)  (115 357)  (115 357)  LC_2 Logic Functioning bit
 (51 5)  (123 357)  (123 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (86 358)  (86 358)  routing T_2_22.sp4_h_l_1 <X> T_2_22.lc_trk_g1_4
 (26 6)  (98 358)  (98 358)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (32 6)  (104 358)  (104 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 358)  (106 358)  routing T_2_22.lc_trk_g1_1 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 358)  (109 358)  LC_3 Logic Functioning bit
 (39 6)  (111 358)  (111 358)  LC_3 Logic Functioning bit
 (45 6)  (117 358)  (117 358)  LC_3 Logic Functioning bit
 (46 6)  (118 358)  (118 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (87 359)  (87 359)  routing T_2_22.sp4_h_l_1 <X> T_2_22.lc_trk_g1_4
 (16 7)  (88 359)  (88 359)  routing T_2_22.sp4_h_l_1 <X> T_2_22.lc_trk_g1_4
 (17 7)  (89 359)  (89 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (29 7)  (101 359)  (101 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 359)  (108 359)  LC_3 Logic Functioning bit
 (38 7)  (110 359)  (110 359)  LC_3 Logic Functioning bit
 (53 7)  (125 359)  (125 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (86 360)  (86 360)  routing T_2_22.sp4_h_l_21 <X> T_2_22.lc_trk_g2_0
 (22 8)  (94 360)  (94 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (95 360)  (95 360)  routing T_2_22.sp4_v_t_30 <X> T_2_22.lc_trk_g2_3
 (24 8)  (96 360)  (96 360)  routing T_2_22.sp4_v_t_30 <X> T_2_22.lc_trk_g2_3
 (28 8)  (100 360)  (100 360)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 360)  (101 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 360)  (103 360)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 360)  (104 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 360)  (107 360)  routing T_2_22.lc_trk_g2_4 <X> T_2_22.input_2_4
 (43 8)  (115 360)  (115 360)  LC_4 Logic Functioning bit
 (45 8)  (117 360)  (117 360)  LC_4 Logic Functioning bit
 (15 9)  (87 361)  (87 361)  routing T_2_22.sp4_h_l_21 <X> T_2_22.lc_trk_g2_0
 (16 9)  (88 361)  (88 361)  routing T_2_22.sp4_h_l_21 <X> T_2_22.lc_trk_g2_0
 (17 9)  (89 361)  (89 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (94 361)  (94 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (95 361)  (95 361)  routing T_2_22.sp4_h_l_15 <X> T_2_22.lc_trk_g2_2
 (24 9)  (96 361)  (96 361)  routing T_2_22.sp4_h_l_15 <X> T_2_22.lc_trk_g2_2
 (25 9)  (97 361)  (97 361)  routing T_2_22.sp4_h_l_15 <X> T_2_22.lc_trk_g2_2
 (26 9)  (98 361)  (98 361)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 361)  (99 361)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 361)  (101 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 361)  (102 361)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 361)  (104 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (105 361)  (105 361)  routing T_2_22.lc_trk_g2_4 <X> T_2_22.input_2_4
 (41 9)  (113 361)  (113 361)  LC_4 Logic Functioning bit
 (42 9)  (114 361)  (114 361)  LC_4 Logic Functioning bit
 (43 9)  (115 361)  (115 361)  LC_4 Logic Functioning bit
 (46 9)  (118 361)  (118 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (125 361)  (125 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (86 362)  (86 362)  routing T_2_22.wire_logic_cluster/lc_4/out <X> T_2_22.lc_trk_g2_4
 (17 10)  (89 362)  (89 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 362)  (90 362)  routing T_2_22.wire_logic_cluster/lc_5/out <X> T_2_22.lc_trk_g2_5
 (21 10)  (93 362)  (93 362)  routing T_2_22.wire_logic_cluster/lc_7/out <X> T_2_22.lc_trk_g2_7
 (22 10)  (94 362)  (94 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 362)  (97 362)  routing T_2_22.bnl_op_6 <X> T_2_22.lc_trk_g2_6
 (26 10)  (98 362)  (98 362)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 362)  (101 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 362)  (102 362)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 362)  (104 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 362)  (106 362)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 362)  (107 362)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.input_2_5
 (38 10)  (110 362)  (110 362)  LC_5 Logic Functioning bit
 (41 10)  (113 362)  (113 362)  LC_5 Logic Functioning bit
 (45 10)  (117 362)  (117 362)  LC_5 Logic Functioning bit
 (17 11)  (89 363)  (89 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (94 363)  (94 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (97 363)  (97 363)  routing T_2_22.bnl_op_6 <X> T_2_22.lc_trk_g2_6
 (28 11)  (100 363)  (100 363)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 363)  (101 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 363)  (103 363)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 363)  (104 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (111 363)  (111 363)  LC_5 Logic Functioning bit
 (41 11)  (113 363)  (113 363)  LC_5 Logic Functioning bit
 (48 11)  (120 363)  (120 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (6 12)  (78 364)  (78 364)  routing T_2_22.sp4_v_t_43 <X> T_2_22.sp4_v_b_9
 (16 12)  (88 364)  (88 364)  routing T_2_22.sp4_v_t_12 <X> T_2_22.lc_trk_g3_1
 (17 12)  (89 364)  (89 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (90 364)  (90 364)  routing T_2_22.sp4_v_t_12 <X> T_2_22.lc_trk_g3_1
 (22 12)  (94 364)  (94 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (95 364)  (95 364)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g3_3
 (24 12)  (96 364)  (96 364)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g3_3
 (25 12)  (97 364)  (97 364)  routing T_2_22.wire_logic_cluster/lc_2/out <X> T_2_22.lc_trk_g3_2
 (27 12)  (99 364)  (99 364)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 364)  (101 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 364)  (102 364)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 364)  (103 364)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 364)  (104 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (113 364)  (113 364)  LC_6 Logic Functioning bit
 (43 12)  (115 364)  (115 364)  LC_6 Logic Functioning bit
 (45 12)  (117 364)  (117 364)  LC_6 Logic Functioning bit
 (52 12)  (124 364)  (124 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (76 365)  (76 365)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_h_r_9
 (5 13)  (77 365)  (77 365)  routing T_2_22.sp4_v_t_43 <X> T_2_22.sp4_v_b_9
 (21 13)  (93 365)  (93 365)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g3_3
 (22 13)  (94 365)  (94 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (41 13)  (113 365)  (113 365)  LC_6 Logic Functioning bit
 (43 13)  (115 365)  (115 365)  LC_6 Logic Functioning bit
 (51 13)  (123 365)  (123 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (98 366)  (98 366)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 366)  (100 366)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 366)  (101 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 366)  (104 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 366)  (106 366)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 366)  (107 366)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.input_2_7
 (38 14)  (110 366)  (110 366)  LC_7 Logic Functioning bit
 (41 14)  (113 366)  (113 366)  LC_7 Logic Functioning bit
 (45 14)  (117 366)  (117 366)  LC_7 Logic Functioning bit
 (47 14)  (119 366)  (119 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (8 15)  (80 367)  (80 367)  routing T_2_22.sp4_h_r_10 <X> T_2_22.sp4_v_t_47
 (9 15)  (81 367)  (81 367)  routing T_2_22.sp4_h_r_10 <X> T_2_22.sp4_v_t_47
 (26 15)  (98 367)  (98 367)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 367)  (100 367)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 367)  (101 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 367)  (102 367)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 367)  (103 367)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 367)  (104 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (39 15)  (111 367)  (111 367)  LC_7 Logic Functioning bit
 (41 15)  (113 367)  (113 367)  LC_7 Logic Functioning bit
 (47 15)  (119 367)  (119 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_3_22

 (2 0)  (128 352)  (128 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (134 352)  (134 352)  routing T_3_22.sp4_v_b_7 <X> T_3_22.sp4_h_r_1
 (9 0)  (135 352)  (135 352)  routing T_3_22.sp4_v_b_7 <X> T_3_22.sp4_h_r_1
 (10 0)  (136 352)  (136 352)  routing T_3_22.sp4_v_b_7 <X> T_3_22.sp4_h_r_1
 (22 0)  (148 352)  (148 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (153 352)  (153 352)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 352)  (154 352)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 352)  (155 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 352)  (157 352)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 352)  (158 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 352)  (160 352)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 352)  (161 352)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.input_2_0
 (36 0)  (162 352)  (162 352)  LC_0 Logic Functioning bit
 (37 0)  (163 352)  (163 352)  LC_0 Logic Functioning bit
 (41 0)  (167 352)  (167 352)  LC_0 Logic Functioning bit
 (42 0)  (168 352)  (168 352)  LC_0 Logic Functioning bit
 (43 0)  (169 352)  (169 352)  LC_0 Logic Functioning bit
 (9 1)  (135 353)  (135 353)  routing T_3_22.sp4_v_t_36 <X> T_3_22.sp4_v_b_1
 (22 1)  (148 353)  (148 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (149 353)  (149 353)  routing T_3_22.sp4_v_b_18 <X> T_3_22.lc_trk_g0_2
 (24 1)  (150 353)  (150 353)  routing T_3_22.sp4_v_b_18 <X> T_3_22.lc_trk_g0_2
 (26 1)  (152 353)  (152 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 353)  (153 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 353)  (154 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 353)  (155 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 353)  (157 353)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 353)  (158 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (162 353)  (162 353)  LC_0 Logic Functioning bit
 (37 1)  (163 353)  (163 353)  LC_0 Logic Functioning bit
 (42 1)  (168 353)  (168 353)  LC_0 Logic Functioning bit
 (0 2)  (126 354)  (126 354)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (128 354)  (128 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (129 354)  (129 354)  routing T_3_22.sp12_v_t_23 <X> T_3_22.sp12_h_l_23
 (14 2)  (140 354)  (140 354)  routing T_3_22.wire_logic_cluster/lc_4/out <X> T_3_22.lc_trk_g0_4
 (15 2)  (141 354)  (141 354)  routing T_3_22.bot_op_5 <X> T_3_22.lc_trk_g0_5
 (17 2)  (143 354)  (143 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (19 2)  (145 354)  (145 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (152 354)  (152 354)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 354)  (153 354)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 354)  (155 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 354)  (156 354)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 354)  (157 354)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 354)  (158 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 354)  (160 354)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 354)  (163 354)  LC_1 Logic Functioning bit
 (38 2)  (164 354)  (164 354)  LC_1 Logic Functioning bit
 (39 2)  (165 354)  (165 354)  LC_1 Logic Functioning bit
 (41 2)  (167 354)  (167 354)  LC_1 Logic Functioning bit
 (42 2)  (168 354)  (168 354)  LC_1 Logic Functioning bit
 (43 2)  (169 354)  (169 354)  LC_1 Logic Functioning bit
 (50 2)  (176 354)  (176 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 355)  (126 355)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (5 3)  (131 355)  (131 355)  routing T_3_22.sp4_h_l_37 <X> T_3_22.sp4_v_t_37
 (10 3)  (136 355)  (136 355)  routing T_3_22.sp4_h_l_45 <X> T_3_22.sp4_v_t_36
 (17 3)  (143 355)  (143 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (152 355)  (152 355)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 355)  (154 355)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 355)  (155 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 355)  (156 355)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (162 355)  (162 355)  LC_1 Logic Functioning bit
 (37 3)  (163 355)  (163 355)  LC_1 Logic Functioning bit
 (38 3)  (164 355)  (164 355)  LC_1 Logic Functioning bit
 (40 3)  (166 355)  (166 355)  LC_1 Logic Functioning bit
 (41 3)  (167 355)  (167 355)  LC_1 Logic Functioning bit
 (42 3)  (168 355)  (168 355)  LC_1 Logic Functioning bit
 (47 3)  (173 355)  (173 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (134 356)  (134 356)  routing T_3_22.sp4_v_b_4 <X> T_3_22.sp4_h_r_4
 (9 4)  (135 356)  (135 356)  routing T_3_22.sp4_v_b_4 <X> T_3_22.sp4_h_r_4
 (11 4)  (137 356)  (137 356)  routing T_3_22.sp4_h_l_46 <X> T_3_22.sp4_v_b_5
 (13 4)  (139 356)  (139 356)  routing T_3_22.sp4_h_l_46 <X> T_3_22.sp4_v_b_5
 (14 4)  (140 356)  (140 356)  routing T_3_22.wire_logic_cluster/lc_0/out <X> T_3_22.lc_trk_g1_0
 (25 4)  (151 356)  (151 356)  routing T_3_22.sp4_h_r_10 <X> T_3_22.lc_trk_g1_2
 (27 4)  (153 356)  (153 356)  routing T_3_22.lc_trk_g1_2 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 356)  (155 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 356)  (157 356)  routing T_3_22.lc_trk_g0_5 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 356)  (158 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (167 356)  (167 356)  LC_2 Logic Functioning bit
 (43 4)  (169 356)  (169 356)  LC_2 Logic Functioning bit
 (45 4)  (171 356)  (171 356)  LC_2 Logic Functioning bit
 (47 4)  (173 356)  (173 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (131 357)  (131 357)  routing T_3_22.sp4_h_r_3 <X> T_3_22.sp4_v_b_3
 (12 5)  (138 357)  (138 357)  routing T_3_22.sp4_h_l_46 <X> T_3_22.sp4_v_b_5
 (17 5)  (143 357)  (143 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (148 357)  (148 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (149 357)  (149 357)  routing T_3_22.sp4_h_r_10 <X> T_3_22.lc_trk_g1_2
 (24 5)  (150 357)  (150 357)  routing T_3_22.sp4_h_r_10 <X> T_3_22.lc_trk_g1_2
 (30 5)  (156 357)  (156 357)  routing T_3_22.lc_trk_g1_2 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (41 5)  (167 357)  (167 357)  LC_2 Logic Functioning bit
 (43 5)  (169 357)  (169 357)  LC_2 Logic Functioning bit
 (47 5)  (173 357)  (173 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (174 357)  (174 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (141 358)  (141 358)  routing T_3_22.top_op_5 <X> T_3_22.lc_trk_g1_5
 (17 6)  (143 358)  (143 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (148 358)  (148 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 358)  (149 358)  routing T_3_22.sp4_h_r_7 <X> T_3_22.lc_trk_g1_7
 (24 6)  (150 358)  (150 358)  routing T_3_22.sp4_h_r_7 <X> T_3_22.lc_trk_g1_7
 (26 6)  (152 358)  (152 358)  routing T_3_22.lc_trk_g0_5 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (31 6)  (157 358)  (157 358)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 358)  (158 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 358)  (159 358)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (163 358)  (163 358)  LC_3 Logic Functioning bit
 (39 6)  (165 358)  (165 358)  LC_3 Logic Functioning bit
 (45 6)  (171 358)  (171 358)  LC_3 Logic Functioning bit
 (46 6)  (172 358)  (172 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (137 359)  (137 359)  routing T_3_22.sp4_h_r_5 <X> T_3_22.sp4_h_l_40
 (18 7)  (144 359)  (144 359)  routing T_3_22.top_op_5 <X> T_3_22.lc_trk_g1_5
 (21 7)  (147 359)  (147 359)  routing T_3_22.sp4_h_r_7 <X> T_3_22.lc_trk_g1_7
 (22 7)  (148 359)  (148 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (151 359)  (151 359)  routing T_3_22.sp4_r_v_b_30 <X> T_3_22.lc_trk_g1_6
 (29 7)  (155 359)  (155 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 359)  (157 359)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 359)  (162 359)  LC_3 Logic Functioning bit
 (38 7)  (164 359)  (164 359)  LC_3 Logic Functioning bit
 (53 7)  (179 359)  (179 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (131 360)  (131 360)  routing T_3_22.sp4_v_b_0 <X> T_3_22.sp4_h_r_6
 (11 8)  (137 360)  (137 360)  routing T_3_22.sp4_h_r_3 <X> T_3_22.sp4_v_b_8
 (25 8)  (151 360)  (151 360)  routing T_3_22.sp4_h_r_42 <X> T_3_22.lc_trk_g2_2
 (27 8)  (153 360)  (153 360)  routing T_3_22.lc_trk_g1_0 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 360)  (155 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 360)  (157 360)  routing T_3_22.lc_trk_g0_5 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 360)  (158 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (167 360)  (167 360)  LC_4 Logic Functioning bit
 (43 8)  (169 360)  (169 360)  LC_4 Logic Functioning bit
 (45 8)  (171 360)  (171 360)  LC_4 Logic Functioning bit
 (4 9)  (130 361)  (130 361)  routing T_3_22.sp4_v_b_0 <X> T_3_22.sp4_h_r_6
 (6 9)  (132 361)  (132 361)  routing T_3_22.sp4_v_b_0 <X> T_3_22.sp4_h_r_6
 (22 9)  (148 361)  (148 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (149 361)  (149 361)  routing T_3_22.sp4_h_r_42 <X> T_3_22.lc_trk_g2_2
 (24 9)  (150 361)  (150 361)  routing T_3_22.sp4_h_r_42 <X> T_3_22.lc_trk_g2_2
 (25 9)  (151 361)  (151 361)  routing T_3_22.sp4_h_r_42 <X> T_3_22.lc_trk_g2_2
 (41 9)  (167 361)  (167 361)  LC_4 Logic Functioning bit
 (43 9)  (169 361)  (169 361)  LC_4 Logic Functioning bit
 (46 9)  (172 361)  (172 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (179 361)  (179 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (143 362)  (143 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (147 362)  (147 362)  routing T_3_22.sp4_h_l_34 <X> T_3_22.lc_trk_g2_7
 (22 10)  (148 362)  (148 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (149 362)  (149 362)  routing T_3_22.sp4_h_l_34 <X> T_3_22.lc_trk_g2_7
 (24 10)  (150 362)  (150 362)  routing T_3_22.sp4_h_l_34 <X> T_3_22.lc_trk_g2_7
 (26 10)  (152 362)  (152 362)  routing T_3_22.lc_trk_g0_5 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (158 362)  (158 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 362)  (159 362)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 362)  (160 362)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 362)  (163 362)  LC_5 Logic Functioning bit
 (39 10)  (165 362)  (165 362)  LC_5 Logic Functioning bit
 (45 10)  (171 362)  (171 362)  LC_5 Logic Functioning bit
 (47 10)  (173 362)  (173 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (177 362)  (177 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (131 363)  (131 363)  routing T_3_22.sp4_h_l_43 <X> T_3_22.sp4_v_t_43
 (10 11)  (136 363)  (136 363)  routing T_3_22.sp4_h_l_39 <X> T_3_22.sp4_v_t_42
 (18 11)  (144 363)  (144 363)  routing T_3_22.sp4_r_v_b_37 <X> T_3_22.lc_trk_g2_5
 (21 11)  (147 363)  (147 363)  routing T_3_22.sp4_h_l_34 <X> T_3_22.lc_trk_g2_7
 (22 11)  (148 363)  (148 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (151 363)  (151 363)  routing T_3_22.sp4_r_v_b_38 <X> T_3_22.lc_trk_g2_6
 (29 11)  (155 363)  (155 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 363)  (162 363)  LC_5 Logic Functioning bit
 (38 11)  (164 363)  (164 363)  LC_5 Logic Functioning bit
 (51 11)  (177 363)  (177 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (138 364)  (138 364)  routing T_3_22.sp4_h_l_45 <X> T_3_22.sp4_h_r_11
 (13 12)  (139 364)  (139 364)  routing T_3_22.sp4_h_l_46 <X> T_3_22.sp4_v_b_11
 (14 12)  (140 364)  (140 364)  routing T_3_22.sp4_v_t_21 <X> T_3_22.lc_trk_g3_0
 (15 12)  (141 364)  (141 364)  routing T_3_22.sp4_h_r_33 <X> T_3_22.lc_trk_g3_1
 (16 12)  (142 364)  (142 364)  routing T_3_22.sp4_h_r_33 <X> T_3_22.lc_trk_g3_1
 (17 12)  (143 364)  (143 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (144 364)  (144 364)  routing T_3_22.sp4_h_r_33 <X> T_3_22.lc_trk_g3_1
 (22 12)  (148 364)  (148 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (149 364)  (149 364)  routing T_3_22.sp4_h_r_27 <X> T_3_22.lc_trk_g3_3
 (24 12)  (150 364)  (150 364)  routing T_3_22.sp4_h_r_27 <X> T_3_22.lc_trk_g3_3
 (28 12)  (154 364)  (154 364)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 364)  (155 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 364)  (156 364)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 364)  (157 364)  routing T_3_22.lc_trk_g0_5 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 364)  (158 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (167 364)  (167 364)  LC_6 Logic Functioning bit
 (43 12)  (169 364)  (169 364)  LC_6 Logic Functioning bit
 (45 12)  (171 364)  (171 364)  LC_6 Logic Functioning bit
 (47 12)  (173 364)  (173 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (177 364)  (177 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (135 365)  (135 365)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_v_b_10
 (10 13)  (136 365)  (136 365)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_v_b_10
 (12 13)  (138 365)  (138 365)  routing T_3_22.sp4_h_l_46 <X> T_3_22.sp4_v_b_11
 (13 13)  (139 365)  (139 365)  routing T_3_22.sp4_h_l_45 <X> T_3_22.sp4_h_r_11
 (14 13)  (140 365)  (140 365)  routing T_3_22.sp4_v_t_21 <X> T_3_22.lc_trk_g3_0
 (16 13)  (142 365)  (142 365)  routing T_3_22.sp4_v_t_21 <X> T_3_22.lc_trk_g3_0
 (17 13)  (143 365)  (143 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (147 365)  (147 365)  routing T_3_22.sp4_h_r_27 <X> T_3_22.lc_trk_g3_3
 (41 13)  (167 365)  (167 365)  LC_6 Logic Functioning bit
 (43 13)  (169 365)  (169 365)  LC_6 Logic Functioning bit
 (6 14)  (132 366)  (132 366)  routing T_3_22.sp4_h_l_41 <X> T_3_22.sp4_v_t_44
 (8 14)  (134 366)  (134 366)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_l_47
 (9 14)  (135 366)  (135 366)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_l_47
 (10 14)  (136 366)  (136 366)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_l_47
 (26 14)  (152 366)  (152 366)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (154 366)  (154 366)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 366)  (155 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 366)  (158 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 366)  (162 366)  LC_7 Logic Functioning bit
 (38 14)  (164 366)  (164 366)  LC_7 Logic Functioning bit
 (42 14)  (168 366)  (168 366)  LC_7 Logic Functioning bit
 (51 14)  (177 366)  (177 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (10 15)  (136 367)  (136 367)  routing T_3_22.sp4_h_l_40 <X> T_3_22.sp4_v_t_47
 (14 15)  (140 367)  (140 367)  routing T_3_22.sp4_r_v_b_44 <X> T_3_22.lc_trk_g3_4
 (17 15)  (143 367)  (143 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (153 367)  (153 367)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 367)  (154 367)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 367)  (155 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 367)  (156 367)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 367)  (157 367)  routing T_3_22.lc_trk_g0_2 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 367)  (158 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (161 367)  (161 367)  routing T_3_22.lc_trk_g0_3 <X> T_3_22.input_2_7
 (36 15)  (162 367)  (162 367)  LC_7 Logic Functioning bit
 (37 15)  (163 367)  (163 367)  LC_7 Logic Functioning bit
 (38 15)  (164 367)  (164 367)  LC_7 Logic Functioning bit
 (39 15)  (165 367)  (165 367)  LC_7 Logic Functioning bit
 (42 15)  (168 367)  (168 367)  LC_7 Logic Functioning bit


LogicTile_4_22

 (10 0)  (190 352)  (190 352)  routing T_4_22.sp4_v_t_45 <X> T_4_22.sp4_h_r_1
 (14 0)  (194 352)  (194 352)  routing T_4_22.wire_logic_cluster/lc_0/out <X> T_4_22.lc_trk_g0_0
 (22 0)  (202 352)  (202 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (204 352)  (204 352)  routing T_4_22.top_op_3 <X> T_4_22.lc_trk_g0_3
 (25 0)  (205 352)  (205 352)  routing T_4_22.bnr_op_2 <X> T_4_22.lc_trk_g0_2
 (26 0)  (206 352)  (206 352)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (207 352)  (207 352)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 352)  (208 352)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 352)  (209 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 352)  (211 352)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 352)  (212 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 352)  (213 352)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (43 0)  (223 352)  (223 352)  LC_0 Logic Functioning bit
 (45 0)  (225 352)  (225 352)  LC_0 Logic Functioning bit
 (17 1)  (197 353)  (197 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (201 353)  (201 353)  routing T_4_22.top_op_3 <X> T_4_22.lc_trk_g0_3
 (22 1)  (202 353)  (202 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (205 353)  (205 353)  routing T_4_22.bnr_op_2 <X> T_4_22.lc_trk_g0_2
 (27 1)  (207 353)  (207 353)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 353)  (209 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 353)  (212 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (41 1)  (221 353)  (221 353)  LC_0 Logic Functioning bit
 (42 1)  (222 353)  (222 353)  LC_0 Logic Functioning bit
 (43 1)  (223 353)  (223 353)  LC_0 Logic Functioning bit
 (48 1)  (228 353)  (228 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 354)  (180 354)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (182 354)  (182 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (186 354)  (186 354)  routing T_4_22.sp4_h_l_42 <X> T_4_22.sp4_v_t_37
 (14 2)  (194 354)  (194 354)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (17 2)  (197 354)  (197 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (198 354)  (198 354)  routing T_4_22.wire_logic_cluster/lc_5/out <X> T_4_22.lc_trk_g0_5
 (21 2)  (201 354)  (201 354)  routing T_4_22.sp4_v_b_15 <X> T_4_22.lc_trk_g0_7
 (22 2)  (202 354)  (202 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (203 354)  (203 354)  routing T_4_22.sp4_v_b_15 <X> T_4_22.lc_trk_g0_7
 (25 2)  (205 354)  (205 354)  routing T_4_22.sp4_h_r_14 <X> T_4_22.lc_trk_g0_6
 (26 2)  (206 354)  (206 354)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 354)  (208 354)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 354)  (209 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 354)  (212 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 354)  (214 354)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 354)  (216 354)  LC_1 Logic Functioning bit
 (37 2)  (217 354)  (217 354)  LC_1 Logic Functioning bit
 (38 2)  (218 354)  (218 354)  LC_1 Logic Functioning bit
 (39 2)  (219 354)  (219 354)  LC_1 Logic Functioning bit
 (41 2)  (221 354)  (221 354)  LC_1 Logic Functioning bit
 (43 2)  (223 354)  (223 354)  LC_1 Logic Functioning bit
 (0 3)  (180 355)  (180 355)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (9 3)  (189 355)  (189 355)  routing T_4_22.sp4_v_b_1 <X> T_4_22.sp4_v_t_36
 (11 3)  (191 355)  (191 355)  routing T_4_22.sp4_h_r_2 <X> T_4_22.sp4_h_l_39
 (14 3)  (194 355)  (194 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (15 3)  (195 355)  (195 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (16 3)  (196 355)  (196 355)  routing T_4_22.sp4_h_l_9 <X> T_4_22.lc_trk_g0_4
 (17 3)  (197 355)  (197 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (201 355)  (201 355)  routing T_4_22.sp4_v_b_15 <X> T_4_22.lc_trk_g0_7
 (22 3)  (202 355)  (202 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (203 355)  (203 355)  routing T_4_22.sp4_h_r_14 <X> T_4_22.lc_trk_g0_6
 (24 3)  (204 355)  (204 355)  routing T_4_22.sp4_h_r_14 <X> T_4_22.lc_trk_g0_6
 (26 3)  (206 355)  (206 355)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 355)  (207 355)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 355)  (209 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 355)  (210 355)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 355)  (211 355)  routing T_4_22.lc_trk_g1_3 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 355)  (216 355)  LC_1 Logic Functioning bit
 (38 3)  (218 355)  (218 355)  LC_1 Logic Functioning bit
 (47 3)  (227 355)  (227 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (202 356)  (202 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (203 356)  (203 356)  routing T_4_22.sp4_h_r_3 <X> T_4_22.lc_trk_g1_3
 (24 4)  (204 356)  (204 356)  routing T_4_22.sp4_h_r_3 <X> T_4_22.lc_trk_g1_3
 (26 4)  (206 356)  (206 356)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 356)  (207 356)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 356)  (208 356)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 356)  (209 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 356)  (211 356)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 356)  (212 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 356)  (213 356)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 356)  (215 356)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.input_2_2
 (41 4)  (221 356)  (221 356)  LC_2 Logic Functioning bit
 (42 4)  (222 356)  (222 356)  LC_2 Logic Functioning bit
 (43 4)  (223 356)  (223 356)  LC_2 Logic Functioning bit
 (45 4)  (225 356)  (225 356)  LC_2 Logic Functioning bit
 (48 4)  (228 356)  (228 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (231 356)  (231 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (184 357)  (184 357)  routing T_4_22.sp4_v_t_47 <X> T_4_22.sp4_h_r_3
 (14 5)  (194 357)  (194 357)  routing T_4_22.top_op_0 <X> T_4_22.lc_trk_g1_0
 (15 5)  (195 357)  (195 357)  routing T_4_22.top_op_0 <X> T_4_22.lc_trk_g1_0
 (17 5)  (197 357)  (197 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (201 357)  (201 357)  routing T_4_22.sp4_h_r_3 <X> T_4_22.lc_trk_g1_3
 (27 5)  (207 357)  (207 357)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 357)  (209 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 357)  (210 357)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 357)  (212 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (213 357)  (213 357)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.input_2_2
 (35 5)  (215 357)  (215 357)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.input_2_2
 (43 5)  (223 357)  (223 357)  LC_2 Logic Functioning bit
 (52 5)  (232 357)  (232 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (185 358)  (185 358)  routing T_4_22.sp4_v_t_44 <X> T_4_22.sp4_h_l_38
 (14 6)  (194 358)  (194 358)  routing T_4_22.sp4_v_t_1 <X> T_4_22.lc_trk_g1_4
 (17 6)  (197 358)  (197 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (205 358)  (205 358)  routing T_4_22.sp4_h_l_11 <X> T_4_22.lc_trk_g1_6
 (32 6)  (212 358)  (212 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (216 358)  (216 358)  LC_3 Logic Functioning bit
 (39 6)  (219 358)  (219 358)  LC_3 Logic Functioning bit
 (41 6)  (221 358)  (221 358)  LC_3 Logic Functioning bit
 (42 6)  (222 358)  (222 358)  LC_3 Logic Functioning bit
 (4 7)  (184 359)  (184 359)  routing T_4_22.sp4_v_t_44 <X> T_4_22.sp4_h_l_38
 (6 7)  (186 359)  (186 359)  routing T_4_22.sp4_v_t_44 <X> T_4_22.sp4_h_l_38
 (14 7)  (194 359)  (194 359)  routing T_4_22.sp4_v_t_1 <X> T_4_22.lc_trk_g1_4
 (16 7)  (196 359)  (196 359)  routing T_4_22.sp4_v_t_1 <X> T_4_22.lc_trk_g1_4
 (17 7)  (197 359)  (197 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (198 359)  (198 359)  routing T_4_22.sp4_r_v_b_29 <X> T_4_22.lc_trk_g1_5
 (22 7)  (202 359)  (202 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (203 359)  (203 359)  routing T_4_22.sp4_h_l_11 <X> T_4_22.lc_trk_g1_6
 (24 7)  (204 359)  (204 359)  routing T_4_22.sp4_h_l_11 <X> T_4_22.lc_trk_g1_6
 (25 7)  (205 359)  (205 359)  routing T_4_22.sp4_h_l_11 <X> T_4_22.lc_trk_g1_6
 (26 7)  (206 359)  (206 359)  routing T_4_22.lc_trk_g2_3 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 359)  (208 359)  routing T_4_22.lc_trk_g2_3 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 359)  (209 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 359)  (211 359)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 359)  (212 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (214 359)  (214 359)  routing T_4_22.lc_trk_g1_0 <X> T_4_22.input_2_3
 (37 7)  (217 359)  (217 359)  LC_3 Logic Functioning bit
 (38 7)  (218 359)  (218 359)  LC_3 Logic Functioning bit
 (40 7)  (220 359)  (220 359)  LC_3 Logic Functioning bit
 (43 7)  (223 359)  (223 359)  LC_3 Logic Functioning bit
 (12 8)  (192 360)  (192 360)  routing T_4_22.sp4_v_b_2 <X> T_4_22.sp4_h_r_8
 (22 8)  (202 360)  (202 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (205 360)  (205 360)  routing T_4_22.sp4_h_r_42 <X> T_4_22.lc_trk_g2_2
 (26 8)  (206 360)  (206 360)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (31 8)  (211 360)  (211 360)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 360)  (212 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 360)  (213 360)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (221 360)  (221 360)  LC_4 Logic Functioning bit
 (43 8)  (223 360)  (223 360)  LC_4 Logic Functioning bit
 (45 8)  (225 360)  (225 360)  LC_4 Logic Functioning bit
 (47 8)  (227 360)  (227 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (191 361)  (191 361)  routing T_4_22.sp4_v_b_2 <X> T_4_22.sp4_h_r_8
 (13 9)  (193 361)  (193 361)  routing T_4_22.sp4_v_b_2 <X> T_4_22.sp4_h_r_8
 (21 9)  (201 361)  (201 361)  routing T_4_22.sp4_r_v_b_35 <X> T_4_22.lc_trk_g2_3
 (22 9)  (202 361)  (202 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (203 361)  (203 361)  routing T_4_22.sp4_h_r_42 <X> T_4_22.lc_trk_g2_2
 (24 9)  (204 361)  (204 361)  routing T_4_22.sp4_h_r_42 <X> T_4_22.lc_trk_g2_2
 (25 9)  (205 361)  (205 361)  routing T_4_22.sp4_h_r_42 <X> T_4_22.lc_trk_g2_2
 (28 9)  (208 361)  (208 361)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 361)  (209 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (40 9)  (220 361)  (220 361)  LC_4 Logic Functioning bit
 (42 9)  (222 361)  (222 361)  LC_4 Logic Functioning bit
 (53 9)  (233 361)  (233 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (184 362)  (184 362)  routing T_4_22.sp4_h_r_0 <X> T_4_22.sp4_v_t_43
 (6 10)  (186 362)  (186 362)  routing T_4_22.sp4_h_r_0 <X> T_4_22.sp4_v_t_43
 (12 10)  (192 362)  (192 362)  routing T_4_22.sp4_v_b_8 <X> T_4_22.sp4_h_l_45
 (17 10)  (197 362)  (197 362)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (198 362)  (198 362)  routing T_4_22.bnl_op_5 <X> T_4_22.lc_trk_g2_5
 (26 10)  (206 362)  (206 362)  routing T_4_22.lc_trk_g0_5 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 362)  (209 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 362)  (210 362)  routing T_4_22.lc_trk_g0_4 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 362)  (211 362)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 362)  (212 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 362)  (214 362)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 362)  (215 362)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.input_2_5
 (38 10)  (218 362)  (218 362)  LC_5 Logic Functioning bit
 (41 10)  (221 362)  (221 362)  LC_5 Logic Functioning bit
 (45 10)  (225 362)  (225 362)  LC_5 Logic Functioning bit
 (52 10)  (232 362)  (232 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (233 362)  (233 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (185 363)  (185 363)  routing T_4_22.sp4_h_r_0 <X> T_4_22.sp4_v_t_43
 (8 11)  (188 363)  (188 363)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_v_t_42
 (9 11)  (189 363)  (189 363)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_v_t_42
 (14 11)  (194 363)  (194 363)  routing T_4_22.sp4_r_v_b_36 <X> T_4_22.lc_trk_g2_4
 (17 11)  (197 363)  (197 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (198 363)  (198 363)  routing T_4_22.bnl_op_5 <X> T_4_22.lc_trk_g2_5
 (22 11)  (202 363)  (202 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (203 363)  (203 363)  routing T_4_22.sp4_h_r_30 <X> T_4_22.lc_trk_g2_6
 (24 11)  (204 363)  (204 363)  routing T_4_22.sp4_h_r_30 <X> T_4_22.lc_trk_g2_6
 (25 11)  (205 363)  (205 363)  routing T_4_22.sp4_h_r_30 <X> T_4_22.lc_trk_g2_6
 (29 11)  (209 363)  (209 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 363)  (212 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (213 363)  (213 363)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.input_2_5
 (39 11)  (219 363)  (219 363)  LC_5 Logic Functioning bit
 (41 11)  (221 363)  (221 363)  LC_5 Logic Functioning bit
 (4 12)  (184 364)  (184 364)  routing T_4_22.sp4_v_t_44 <X> T_4_22.sp4_v_b_9
 (11 12)  (191 364)  (191 364)  routing T_4_22.sp4_v_t_45 <X> T_4_22.sp4_v_b_11
 (25 12)  (205 364)  (205 364)  routing T_4_22.wire_logic_cluster/lc_2/out <X> T_4_22.lc_trk_g3_2
 (26 12)  (206 364)  (206 364)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 364)  (209 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 364)  (211 364)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 364)  (212 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (216 364)  (216 364)  LC_6 Logic Functioning bit
 (37 12)  (217 364)  (217 364)  LC_6 Logic Functioning bit
 (38 12)  (218 364)  (218 364)  LC_6 Logic Functioning bit
 (39 12)  (219 364)  (219 364)  LC_6 Logic Functioning bit
 (47 12)  (227 364)  (227 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (6 13)  (186 365)  (186 365)  routing T_4_22.sp4_h_l_44 <X> T_4_22.sp4_h_r_9
 (12 13)  (192 365)  (192 365)  routing T_4_22.sp4_v_t_45 <X> T_4_22.sp4_v_b_11
 (14 13)  (194 365)  (194 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (15 13)  (195 365)  (195 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (16 13)  (196 365)  (196 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (17 13)  (197 365)  (197 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (202 365)  (202 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (207 365)  (207 365)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 365)  (208 365)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 365)  (209 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 365)  (210 365)  routing T_4_22.lc_trk_g0_3 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 365)  (211 365)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (40 13)  (220 365)  (220 365)  LC_6 Logic Functioning bit
 (41 13)  (221 365)  (221 365)  LC_6 Logic Functioning bit
 (42 13)  (222 365)  (222 365)  LC_6 Logic Functioning bit
 (43 13)  (223 365)  (223 365)  LC_6 Logic Functioning bit
 (5 14)  (185 366)  (185 366)  routing T_4_22.sp4_v_t_38 <X> T_4_22.sp4_h_l_44
 (10 14)  (190 366)  (190 366)  routing T_4_22.sp4_v_b_5 <X> T_4_22.sp4_h_l_47
 (17 14)  (197 366)  (197 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (206 366)  (206 366)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 366)  (209 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 366)  (210 366)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 366)  (211 366)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 366)  (212 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 366)  (214 366)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 366)  (215 366)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.input_2_7
 (38 14)  (218 366)  (218 366)  LC_7 Logic Functioning bit
 (41 14)  (221 366)  (221 366)  LC_7 Logic Functioning bit
 (45 14)  (225 366)  (225 366)  LC_7 Logic Functioning bit
 (4 15)  (184 367)  (184 367)  routing T_4_22.sp4_v_t_38 <X> T_4_22.sp4_h_l_44
 (6 15)  (186 367)  (186 367)  routing T_4_22.sp4_v_t_38 <X> T_4_22.sp4_h_l_44
 (27 15)  (207 367)  (207 367)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 367)  (209 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 367)  (210 367)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 367)  (212 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (213 367)  (213 367)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.input_2_7
 (38 15)  (218 367)  (218 367)  LC_7 Logic Functioning bit
 (40 15)  (220 367)  (220 367)  LC_7 Logic Functioning bit
 (46 15)  (226 367)  (226 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (232 367)  (232 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_5_22

 (12 0)  (246 352)  (246 352)  routing T_5_22.sp4_v_t_39 <X> T_5_22.sp4_h_r_2
 (14 0)  (248 352)  (248 352)  routing T_5_22.lft_op_0 <X> T_5_22.lc_trk_g0_0
 (21 0)  (255 352)  (255 352)  routing T_5_22.bnr_op_3 <X> T_5_22.lc_trk_g0_3
 (22 0)  (256 352)  (256 352)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (261 352)  (261 352)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 352)  (262 352)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 352)  (264 352)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 352)  (267 352)  routing T_5_22.lc_trk_g2_1 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 352)  (269 352)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.input_2_0
 (38 0)  (272 352)  (272 352)  LC_0 Logic Functioning bit
 (39 0)  (273 352)  (273 352)  LC_0 Logic Functioning bit
 (42 0)  (276 352)  (276 352)  LC_0 Logic Functioning bit
 (43 0)  (277 352)  (277 352)  LC_0 Logic Functioning bit
 (6 1)  (240 353)  (240 353)  routing T_5_22.sp4_h_l_37 <X> T_5_22.sp4_h_r_0
 (15 1)  (249 353)  (249 353)  routing T_5_22.lft_op_0 <X> T_5_22.lc_trk_g0_0
 (17 1)  (251 353)  (251 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (255 353)  (255 353)  routing T_5_22.bnr_op_3 <X> T_5_22.lc_trk_g0_3
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 353)  (266 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (268 353)  (268 353)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.input_2_0
 (36 1)  (270 353)  (270 353)  LC_0 Logic Functioning bit
 (37 1)  (271 353)  (271 353)  LC_0 Logic Functioning bit
 (40 1)  (274 353)  (274 353)  LC_0 Logic Functioning bit
 (41 1)  (275 353)  (275 353)  LC_0 Logic Functioning bit
 (51 1)  (285 353)  (285 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 354)  (234 354)  routing T_5_22.glb_netwk_3 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (236 354)  (236 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (244 354)  (244 354)  routing T_5_22.sp4_v_b_8 <X> T_5_22.sp4_h_l_36
 (14 2)  (248 354)  (248 354)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (27 2)  (261 354)  (261 354)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 354)  (265 354)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 354)  (267 354)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 354)  (272 354)  LC_1 Logic Functioning bit
 (39 2)  (273 354)  (273 354)  LC_1 Logic Functioning bit
 (42 2)  (276 354)  (276 354)  LC_1 Logic Functioning bit
 (43 2)  (277 354)  (277 354)  LC_1 Logic Functioning bit
 (50 2)  (284 354)  (284 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 355)  (234 355)  routing T_5_22.glb_netwk_3 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (14 3)  (248 355)  (248 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (15 3)  (249 355)  (249 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (16 3)  (250 355)  (250 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (17 3)  (251 355)  (251 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (261 355)  (261 355)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 355)  (263 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 355)  (265 355)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 355)  (270 355)  LC_1 Logic Functioning bit
 (37 3)  (271 355)  (271 355)  LC_1 Logic Functioning bit
 (40 3)  (274 355)  (274 355)  LC_1 Logic Functioning bit
 (41 3)  (275 355)  (275 355)  LC_1 Logic Functioning bit
 (48 3)  (282 355)  (282 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (10 4)  (244 356)  (244 356)  routing T_5_22.sp4_v_t_46 <X> T_5_22.sp4_h_r_4
 (15 4)  (249 356)  (249 356)  routing T_5_22.sp4_v_b_17 <X> T_5_22.lc_trk_g1_1
 (16 4)  (250 356)  (250 356)  routing T_5_22.sp4_v_b_17 <X> T_5_22.lc_trk_g1_1
 (17 4)  (251 356)  (251 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (255 356)  (255 356)  routing T_5_22.wire_logic_cluster/lc_3/out <X> T_5_22.lc_trk_g1_3
 (22 4)  (256 356)  (256 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 356)  (262 356)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 356)  (264 356)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 356)  (265 356)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 356)  (272 356)  LC_2 Logic Functioning bit
 (39 4)  (273 356)  (273 356)  LC_2 Logic Functioning bit
 (42 4)  (276 356)  (276 356)  LC_2 Logic Functioning bit
 (43 4)  (277 356)  (277 356)  LC_2 Logic Functioning bit
 (50 4)  (284 356)  (284 356)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (250 357)  (250 357)  routing T_5_22.sp12_h_r_8 <X> T_5_22.lc_trk_g1_0
 (17 5)  (251 357)  (251 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (260 357)  (260 357)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 357)  (261 357)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 357)  (270 357)  LC_2 Logic Functioning bit
 (37 5)  (271 357)  (271 357)  LC_2 Logic Functioning bit
 (40 5)  (274 357)  (274 357)  LC_2 Logic Functioning bit
 (41 5)  (275 357)  (275 357)  LC_2 Logic Functioning bit
 (10 6)  (244 358)  (244 358)  routing T_5_22.sp4_v_b_11 <X> T_5_22.sp4_h_l_41
 (16 6)  (250 358)  (250 358)  routing T_5_22.sp12_h_r_13 <X> T_5_22.lc_trk_g1_5
 (17 6)  (251 358)  (251 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (259 358)  (259 358)  routing T_5_22.sp12_h_l_5 <X> T_5_22.lc_trk_g1_6
 (26 6)  (260 358)  (260 358)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 358)  (261 358)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 358)  (265 358)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 358)  (270 358)  LC_3 Logic Functioning bit
 (38 6)  (272 358)  (272 358)  LC_3 Logic Functioning bit
 (41 6)  (275 358)  (275 358)  LC_3 Logic Functioning bit
 (43 6)  (277 358)  (277 358)  LC_3 Logic Functioning bit
 (45 6)  (279 358)  (279 358)  LC_3 Logic Functioning bit
 (51 6)  (285 358)  (285 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (6 7)  (240 359)  (240 359)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_h_l_38
 (10 7)  (244 359)  (244 359)  routing T_5_22.sp4_h_l_46 <X> T_5_22.sp4_v_t_41
 (14 7)  (248 359)  (248 359)  routing T_5_22.sp4_h_r_4 <X> T_5_22.lc_trk_g1_4
 (15 7)  (249 359)  (249 359)  routing T_5_22.sp4_h_r_4 <X> T_5_22.lc_trk_g1_4
 (16 7)  (250 359)  (250 359)  routing T_5_22.sp4_h_r_4 <X> T_5_22.lc_trk_g1_4
 (17 7)  (251 359)  (251 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (256 359)  (256 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (258 359)  (258 359)  routing T_5_22.sp12_h_l_5 <X> T_5_22.lc_trk_g1_6
 (25 7)  (259 359)  (259 359)  routing T_5_22.sp12_h_l_5 <X> T_5_22.lc_trk_g1_6
 (27 7)  (261 359)  (261 359)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 359)  (264 359)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (271 359)  (271 359)  LC_3 Logic Functioning bit
 (39 7)  (273 359)  (273 359)  LC_3 Logic Functioning bit
 (41 7)  (275 359)  (275 359)  LC_3 Logic Functioning bit
 (43 7)  (277 359)  (277 359)  LC_3 Logic Functioning bit
 (5 8)  (239 360)  (239 360)  routing T_5_22.sp4_v_b_6 <X> T_5_22.sp4_h_r_6
 (17 8)  (251 360)  (251 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (259 360)  (259 360)  routing T_5_22.sp4_v_t_23 <X> T_5_22.lc_trk_g2_2
 (26 8)  (260 360)  (260 360)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 360)  (263 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 360)  (265 360)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 360)  (266 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 360)  (267 360)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 360)  (270 360)  LC_4 Logic Functioning bit
 (37 8)  (271 360)  (271 360)  LC_4 Logic Functioning bit
 (41 8)  (275 360)  (275 360)  LC_4 Logic Functioning bit
 (42 8)  (276 360)  (276 360)  LC_4 Logic Functioning bit
 (43 8)  (277 360)  (277 360)  LC_4 Logic Functioning bit
 (6 9)  (240 361)  (240 361)  routing T_5_22.sp4_v_b_6 <X> T_5_22.sp4_h_r_6
 (22 9)  (256 361)  (256 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (257 361)  (257 361)  routing T_5_22.sp4_v_t_23 <X> T_5_22.lc_trk_g2_2
 (25 9)  (259 361)  (259 361)  routing T_5_22.sp4_v_t_23 <X> T_5_22.lc_trk_g2_2
 (27 9)  (261 361)  (261 361)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 361)  (262 361)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 361)  (263 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 361)  (264 361)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 361)  (265 361)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 361)  (266 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (267 361)  (267 361)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.input_2_4
 (35 9)  (269 361)  (269 361)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.input_2_4
 (36 9)  (270 361)  (270 361)  LC_4 Logic Functioning bit
 (37 9)  (271 361)  (271 361)  LC_4 Logic Functioning bit
 (42 9)  (276 361)  (276 361)  LC_4 Logic Functioning bit
 (46 9)  (280 361)  (280 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (242 362)  (242 362)  routing T_5_22.sp4_h_r_7 <X> T_5_22.sp4_h_l_42
 (16 10)  (250 362)  (250 362)  routing T_5_22.sp4_v_b_37 <X> T_5_22.lc_trk_g2_5
 (17 10)  (251 362)  (251 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (252 362)  (252 362)  routing T_5_22.sp4_v_b_37 <X> T_5_22.lc_trk_g2_5
 (21 10)  (255 362)  (255 362)  routing T_5_22.sp4_v_t_18 <X> T_5_22.lc_trk_g2_7
 (22 10)  (256 362)  (256 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (257 362)  (257 362)  routing T_5_22.sp4_v_t_18 <X> T_5_22.lc_trk_g2_7
 (18 11)  (252 363)  (252 363)  routing T_5_22.sp4_v_b_37 <X> T_5_22.lc_trk_g2_5
 (22 11)  (256 363)  (256 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (257 363)  (257 363)  routing T_5_22.sp4_h_r_30 <X> T_5_22.lc_trk_g2_6
 (24 11)  (258 363)  (258 363)  routing T_5_22.sp4_h_r_30 <X> T_5_22.lc_trk_g2_6
 (25 11)  (259 363)  (259 363)  routing T_5_22.sp4_h_r_30 <X> T_5_22.lc_trk_g2_6
 (27 12)  (261 364)  (261 364)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 364)  (263 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 364)  (265 364)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 364)  (266 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 364)  (268 364)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 364)  (270 364)  LC_6 Logic Functioning bit
 (37 12)  (271 364)  (271 364)  LC_6 Logic Functioning bit
 (38 12)  (272 364)  (272 364)  LC_6 Logic Functioning bit
 (39 12)  (273 364)  (273 364)  LC_6 Logic Functioning bit
 (8 13)  (242 365)  (242 365)  routing T_5_22.sp4_h_l_47 <X> T_5_22.sp4_v_b_10
 (9 13)  (243 365)  (243 365)  routing T_5_22.sp4_h_l_47 <X> T_5_22.sp4_v_b_10
 (27 13)  (261 365)  (261 365)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 365)  (263 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 365)  (265 365)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (40 13)  (274 365)  (274 365)  LC_6 Logic Functioning bit
 (41 13)  (275 365)  (275 365)  LC_6 Logic Functioning bit
 (42 13)  (276 365)  (276 365)  LC_6 Logic Functioning bit
 (43 13)  (277 365)  (277 365)  LC_6 Logic Functioning bit
 (51 13)  (285 365)  (285 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (240 366)  (240 366)  routing T_5_22.sp4_v_b_6 <X> T_5_22.sp4_v_t_44
 (17 14)  (251 366)  (251 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (256 366)  (256 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 366)  (257 366)  routing T_5_22.sp4_v_b_47 <X> T_5_22.lc_trk_g3_7
 (24 14)  (258 366)  (258 366)  routing T_5_22.sp4_v_b_47 <X> T_5_22.lc_trk_g3_7
 (25 14)  (259 366)  (259 366)  routing T_5_22.sp4_h_r_46 <X> T_5_22.lc_trk_g3_6
 (4 15)  (238 367)  (238 367)  routing T_5_22.sp4_v_b_4 <X> T_5_22.sp4_h_l_44
 (5 15)  (239 367)  (239 367)  routing T_5_22.sp4_v_b_6 <X> T_5_22.sp4_v_t_44
 (9 15)  (243 367)  (243 367)  routing T_5_22.sp4_v_b_2 <X> T_5_22.sp4_v_t_47
 (10 15)  (244 367)  (244 367)  routing T_5_22.sp4_v_b_2 <X> T_5_22.sp4_v_t_47
 (14 15)  (248 367)  (248 367)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g3_4
 (15 15)  (249 367)  (249 367)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g3_4
 (16 15)  (250 367)  (250 367)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g3_4
 (17 15)  (251 367)  (251 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (256 367)  (256 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (257 367)  (257 367)  routing T_5_22.sp4_h_r_46 <X> T_5_22.lc_trk_g3_6
 (24 15)  (258 367)  (258 367)  routing T_5_22.sp4_h_r_46 <X> T_5_22.lc_trk_g3_6
 (25 15)  (259 367)  (259 367)  routing T_5_22.sp4_h_r_46 <X> T_5_22.lc_trk_g3_6


LogicTile_6_22

 (17 0)  (305 352)  (305 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (310 352)  (310 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 352)  (312 352)  routing T_6_22.bot_op_3 <X> T_6_22.lc_trk_g0_3
 (27 0)  (315 352)  (315 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 352)  (316 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 352)  (317 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 352)  (318 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 352)  (320 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 352)  (324 352)  LC_0 Logic Functioning bit
 (37 0)  (325 352)  (325 352)  LC_0 Logic Functioning bit
 (38 0)  (326 352)  (326 352)  LC_0 Logic Functioning bit
 (42 0)  (330 352)  (330 352)  LC_0 Logic Functioning bit
 (43 0)  (331 352)  (331 352)  LC_0 Logic Functioning bit
 (4 1)  (292 353)  (292 353)  routing T_6_22.sp4_v_t_42 <X> T_6_22.sp4_h_r_0
 (15 1)  (303 353)  (303 353)  routing T_6_22.sp4_v_t_5 <X> T_6_22.lc_trk_g0_0
 (16 1)  (304 353)  (304 353)  routing T_6_22.sp4_v_t_5 <X> T_6_22.lc_trk_g0_0
 (17 1)  (305 353)  (305 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (317 353)  (317 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 353)  (319 353)  routing T_6_22.lc_trk_g0_3 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 353)  (320 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (322 353)  (322 353)  routing T_6_22.lc_trk_g1_1 <X> T_6_22.input_2_0
 (36 1)  (324 353)  (324 353)  LC_0 Logic Functioning bit
 (42 1)  (330 353)  (330 353)  LC_0 Logic Functioning bit
 (43 1)  (331 353)  (331 353)  LC_0 Logic Functioning bit
 (5 2)  (293 354)  (293 354)  routing T_6_22.sp4_v_b_0 <X> T_6_22.sp4_h_l_37
 (15 2)  (303 354)  (303 354)  routing T_6_22.sp4_h_r_13 <X> T_6_22.lc_trk_g0_5
 (16 2)  (304 354)  (304 354)  routing T_6_22.sp4_h_r_13 <X> T_6_22.lc_trk_g0_5
 (17 2)  (305 354)  (305 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (306 354)  (306 354)  routing T_6_22.sp4_h_r_13 <X> T_6_22.lc_trk_g0_5
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 354)  (319 354)  routing T_6_22.lc_trk_g0_4 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (323 354)  (323 354)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_1
 (36 2)  (324 354)  (324 354)  LC_1 Logic Functioning bit
 (37 2)  (325 354)  (325 354)  LC_1 Logic Functioning bit
 (39 2)  (327 354)  (327 354)  LC_1 Logic Functioning bit
 (43 2)  (331 354)  (331 354)  LC_1 Logic Functioning bit
 (14 3)  (302 355)  (302 355)  routing T_6_22.sp4_h_r_4 <X> T_6_22.lc_trk_g0_4
 (15 3)  (303 355)  (303 355)  routing T_6_22.sp4_h_r_4 <X> T_6_22.lc_trk_g0_4
 (16 3)  (304 355)  (304 355)  routing T_6_22.sp4_h_r_4 <X> T_6_22.lc_trk_g0_4
 (17 3)  (305 355)  (305 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (310 355)  (310 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (312 355)  (312 355)  routing T_6_22.bot_op_6 <X> T_6_22.lc_trk_g0_6
 (26 3)  (314 355)  (314 355)  routing T_6_22.lc_trk_g0_3 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 355)  (320 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (322 355)  (322 355)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_1
 (35 3)  (323 355)  (323 355)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_1
 (36 3)  (324 355)  (324 355)  LC_1 Logic Functioning bit
 (37 3)  (325 355)  (325 355)  LC_1 Logic Functioning bit
 (38 3)  (326 355)  (326 355)  LC_1 Logic Functioning bit
 (39 3)  (327 355)  (327 355)  LC_1 Logic Functioning bit
 (15 4)  (303 356)  (303 356)  routing T_6_22.sp4_v_b_17 <X> T_6_22.lc_trk_g1_1
 (16 4)  (304 356)  (304 356)  routing T_6_22.sp4_v_b_17 <X> T_6_22.lc_trk_g1_1
 (17 4)  (305 356)  (305 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (309 356)  (309 356)  routing T_6_22.bnr_op_3 <X> T_6_22.lc_trk_g1_3
 (22 4)  (310 356)  (310 356)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (314 356)  (314 356)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 356)  (317 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 356)  (318 356)  routing T_6_22.lc_trk_g0_5 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 356)  (319 356)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 356)  (320 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 356)  (322 356)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 356)  (325 356)  LC_2 Logic Functioning bit
 (38 4)  (326 356)  (326 356)  LC_2 Logic Functioning bit
 (39 4)  (327 356)  (327 356)  LC_2 Logic Functioning bit
 (41 4)  (329 356)  (329 356)  LC_2 Logic Functioning bit
 (42 4)  (330 356)  (330 356)  LC_2 Logic Functioning bit
 (43 4)  (331 356)  (331 356)  LC_2 Logic Functioning bit
 (50 4)  (338 356)  (338 356)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (309 357)  (309 357)  routing T_6_22.bnr_op_3 <X> T_6_22.lc_trk_g1_3
 (26 5)  (314 357)  (314 357)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 357)  (317 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 357)  (324 357)  LC_2 Logic Functioning bit
 (37 5)  (325 357)  (325 357)  LC_2 Logic Functioning bit
 (38 5)  (326 357)  (326 357)  LC_2 Logic Functioning bit
 (40 5)  (328 357)  (328 357)  LC_2 Logic Functioning bit
 (41 5)  (329 357)  (329 357)  LC_2 Logic Functioning bit
 (42 5)  (330 357)  (330 357)  LC_2 Logic Functioning bit
 (21 6)  (309 358)  (309 358)  routing T_6_22.sp4_h_l_2 <X> T_6_22.lc_trk_g1_7
 (22 6)  (310 358)  (310 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (311 358)  (311 358)  routing T_6_22.sp4_h_l_2 <X> T_6_22.lc_trk_g1_7
 (24 6)  (312 358)  (312 358)  routing T_6_22.sp4_h_l_2 <X> T_6_22.lc_trk_g1_7
 (27 6)  (315 358)  (315 358)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 358)  (316 358)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 358)  (317 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 358)  (322 358)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 358)  (323 358)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.input_2_3
 (38 6)  (326 358)  (326 358)  LC_3 Logic Functioning bit
 (39 6)  (327 358)  (327 358)  LC_3 Logic Functioning bit
 (42 6)  (330 358)  (330 358)  LC_3 Logic Functioning bit
 (43 6)  (331 358)  (331 358)  LC_3 Logic Functioning bit
 (10 7)  (298 359)  (298 359)  routing T_6_22.sp4_h_l_46 <X> T_6_22.sp4_v_t_41
 (15 7)  (303 359)  (303 359)  routing T_6_22.bot_op_4 <X> T_6_22.lc_trk_g1_4
 (17 7)  (305 359)  (305 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (310 359)  (310 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (313 359)  (313 359)  routing T_6_22.sp4_r_v_b_30 <X> T_6_22.lc_trk_g1_6
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 359)  (319 359)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 359)  (320 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (321 359)  (321 359)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.input_2_3
 (36 7)  (324 359)  (324 359)  LC_3 Logic Functioning bit
 (37 7)  (325 359)  (325 359)  LC_3 Logic Functioning bit
 (40 7)  (328 359)  (328 359)  LC_3 Logic Functioning bit
 (41 7)  (329 359)  (329 359)  LC_3 Logic Functioning bit
 (26 8)  (314 360)  (314 360)  routing T_6_22.lc_trk_g2_4 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 360)  (315 360)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 360)  (316 360)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 360)  (317 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 360)  (321 360)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 360)  (322 360)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 360)  (324 360)  LC_4 Logic Functioning bit
 (37 8)  (325 360)  (325 360)  LC_4 Logic Functioning bit
 (38 8)  (326 360)  (326 360)  LC_4 Logic Functioning bit
 (39 8)  (327 360)  (327 360)  LC_4 Logic Functioning bit
 (42 8)  (330 360)  (330 360)  LC_4 Logic Functioning bit
 (43 8)  (331 360)  (331 360)  LC_4 Logic Functioning bit
 (50 8)  (338 360)  (338 360)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (316 361)  (316 361)  routing T_6_22.lc_trk_g2_4 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 361)  (319 361)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 361)  (324 361)  LC_4 Logic Functioning bit
 (37 9)  (325 361)  (325 361)  LC_4 Logic Functioning bit
 (38 9)  (326 361)  (326 361)  LC_4 Logic Functioning bit
 (39 9)  (327 361)  (327 361)  LC_4 Logic Functioning bit
 (40 9)  (328 361)  (328 361)  LC_4 Logic Functioning bit
 (41 9)  (329 361)  (329 361)  LC_4 Logic Functioning bit
 (42 9)  (330 361)  (330 361)  LC_4 Logic Functioning bit
 (43 9)  (331 361)  (331 361)  LC_4 Logic Functioning bit
 (47 9)  (335 361)  (335 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (5 10)  (293 362)  (293 362)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_h_l_43
 (17 10)  (305 362)  (305 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (19 10)  (307 362)  (307 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (310 362)  (310 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (311 362)  (311 362)  routing T_6_22.sp4_h_r_31 <X> T_6_22.lc_trk_g2_7
 (24 10)  (312 362)  (312 362)  routing T_6_22.sp4_h_r_31 <X> T_6_22.lc_trk_g2_7
 (26 10)  (314 362)  (314 362)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 362)  (316 362)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 362)  (317 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 362)  (318 362)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 362)  (319 362)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (324 362)  (324 362)  LC_5 Logic Functioning bit
 (37 10)  (325 362)  (325 362)  LC_5 Logic Functioning bit
 (38 10)  (326 362)  (326 362)  LC_5 Logic Functioning bit
 (39 10)  (327 362)  (327 362)  LC_5 Logic Functioning bit
 (4 11)  (292 363)  (292 363)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_h_l_43
 (12 11)  (300 363)  (300 363)  routing T_6_22.sp4_h_l_45 <X> T_6_22.sp4_v_t_45
 (14 11)  (302 363)  (302 363)  routing T_6_22.sp4_r_v_b_36 <X> T_6_22.lc_trk_g2_4
 (17 11)  (305 363)  (305 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (306 363)  (306 363)  routing T_6_22.sp4_r_v_b_37 <X> T_6_22.lc_trk_g2_5
 (21 11)  (309 363)  (309 363)  routing T_6_22.sp4_h_r_31 <X> T_6_22.lc_trk_g2_7
 (22 11)  (310 363)  (310 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (311 363)  (311 363)  routing T_6_22.sp12_v_t_21 <X> T_6_22.lc_trk_g2_6
 (25 11)  (313 363)  (313 363)  routing T_6_22.sp12_v_t_21 <X> T_6_22.lc_trk_g2_6
 (26 11)  (314 363)  (314 363)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 363)  (315 363)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 363)  (318 363)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 363)  (319 363)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (328 363)  (328 363)  LC_5 Logic Functioning bit
 (41 11)  (329 363)  (329 363)  LC_5 Logic Functioning bit
 (42 11)  (330 363)  (330 363)  LC_5 Logic Functioning bit
 (43 11)  (331 363)  (331 363)  LC_5 Logic Functioning bit
 (47 11)  (335 363)  (335 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (336 363)  (336 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (296 364)  (296 364)  routing T_6_22.sp4_h_l_39 <X> T_6_22.sp4_h_r_10
 (10 12)  (298 364)  (298 364)  routing T_6_22.sp4_h_l_39 <X> T_6_22.sp4_h_r_10
 (11 12)  (299 364)  (299 364)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_v_b_11
 (14 12)  (302 364)  (302 364)  routing T_6_22.wire_logic_cluster/lc_0/out <X> T_6_22.lc_trk_g3_0
 (15 12)  (303 364)  (303 364)  routing T_6_22.sp4_h_r_25 <X> T_6_22.lc_trk_g3_1
 (16 12)  (304 364)  (304 364)  routing T_6_22.sp4_h_r_25 <X> T_6_22.lc_trk_g3_1
 (17 12)  (305 364)  (305 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (313 364)  (313 364)  routing T_6_22.wire_logic_cluster/lc_2/out <X> T_6_22.lc_trk_g3_2
 (26 12)  (314 364)  (314 364)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (31 12)  (319 364)  (319 364)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 364)  (322 364)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 364)  (325 364)  LC_6 Logic Functioning bit
 (39 12)  (327 364)  (327 364)  LC_6 Logic Functioning bit
 (41 12)  (329 364)  (329 364)  LC_6 Logic Functioning bit
 (43 12)  (331 364)  (331 364)  LC_6 Logic Functioning bit
 (6 13)  (294 365)  (294 365)  routing T_6_22.sp4_h_l_44 <X> T_6_22.sp4_h_r_9
 (12 13)  (300 365)  (300 365)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_v_b_11
 (17 13)  (305 365)  (305 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (306 365)  (306 365)  routing T_6_22.sp4_h_r_25 <X> T_6_22.lc_trk_g3_1
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 365)  (314 365)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 365)  (316 365)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 365)  (319 365)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 365)  (324 365)  LC_6 Logic Functioning bit
 (38 13)  (326 365)  (326 365)  LC_6 Logic Functioning bit
 (40 13)  (328 365)  (328 365)  LC_6 Logic Functioning bit
 (42 13)  (330 365)  (330 365)  LC_6 Logic Functioning bit
 (14 14)  (302 366)  (302 366)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (29 14)  (317 366)  (317 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 366)  (319 366)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 366)  (320 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 366)  (322 366)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 366)  (323 366)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_7
 (36 14)  (324 366)  (324 366)  LC_7 Logic Functioning bit
 (37 14)  (325 366)  (325 366)  LC_7 Logic Functioning bit
 (38 14)  (326 366)  (326 366)  LC_7 Logic Functioning bit
 (42 14)  (330 366)  (330 366)  LC_7 Logic Functioning bit
 (3 15)  (291 367)  (291 367)  routing T_6_22.sp12_h_l_22 <X> T_6_22.sp12_v_t_22
 (15 15)  (303 367)  (303 367)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (16 15)  (304 367)  (304 367)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (17 15)  (305 367)  (305 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (314 367)  (314 367)  routing T_6_22.lc_trk_g0_3 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 367)  (317 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 367)  (319 367)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 367)  (320 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (321 367)  (321 367)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_7
 (35 15)  (323 367)  (323 367)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.input_2_7
 (36 15)  (324 367)  (324 367)  LC_7 Logic Functioning bit
 (37 15)  (325 367)  (325 367)  LC_7 Logic Functioning bit
 (42 15)  (330 367)  (330 367)  LC_7 Logic Functioning bit
 (43 15)  (331 367)  (331 367)  LC_7 Logic Functioning bit
 (52 15)  (340 367)  (340 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_22

 (8 0)  (350 352)  (350 352)  routing T_7_22.sp4_v_b_7 <X> T_7_22.sp4_h_r_1
 (9 0)  (351 352)  (351 352)  routing T_7_22.sp4_v_b_7 <X> T_7_22.sp4_h_r_1
 (10 0)  (352 352)  (352 352)  routing T_7_22.sp4_v_b_7 <X> T_7_22.sp4_h_r_1
 (14 0)  (356 352)  (356 352)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (15 0)  (357 352)  (357 352)  routing T_7_22.sp4_h_r_9 <X> T_7_22.lc_trk_g0_1
 (16 0)  (358 352)  (358 352)  routing T_7_22.sp4_h_r_9 <X> T_7_22.lc_trk_g0_1
 (17 0)  (359 352)  (359 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (360 352)  (360 352)  routing T_7_22.sp4_h_r_9 <X> T_7_22.lc_trk_g0_1
 (29 0)  (371 352)  (371 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 352)  (375 352)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 352)  (376 352)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 352)  (378 352)  LC_0 Logic Functioning bit
 (38 0)  (380 352)  (380 352)  LC_0 Logic Functioning bit
 (39 0)  (381 352)  (381 352)  LC_0 Logic Functioning bit
 (46 0)  (388 352)  (388 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (357 353)  (357 353)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (16 1)  (358 353)  (358 353)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (364 353)  (364 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (367 353)  (367 353)  routing T_7_22.sp4_r_v_b_33 <X> T_7_22.lc_trk_g0_2
 (26 1)  (368 353)  (368 353)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 353)  (369 353)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 353)  (371 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 353)  (373 353)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 353)  (374 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (375 353)  (375 353)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.input_2_0
 (34 1)  (376 353)  (376 353)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.input_2_0
 (35 1)  (377 353)  (377 353)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.input_2_0
 (36 1)  (378 353)  (378 353)  LC_0 Logic Functioning bit
 (37 1)  (379 353)  (379 353)  LC_0 Logic Functioning bit
 (38 1)  (380 353)  (380 353)  LC_0 Logic Functioning bit
 (39 1)  (381 353)  (381 353)  LC_0 Logic Functioning bit
 (43 1)  (385 353)  (385 353)  LC_0 Logic Functioning bit
 (4 2)  (346 354)  (346 354)  routing T_7_22.sp4_h_r_0 <X> T_7_22.sp4_v_t_37
 (11 2)  (353 354)  (353 354)  routing T_7_22.sp4_v_b_11 <X> T_7_22.sp4_v_t_39
 (14 2)  (356 354)  (356 354)  routing T_7_22.sp4_h_l_9 <X> T_7_22.lc_trk_g0_4
 (21 2)  (363 354)  (363 354)  routing T_7_22.sp4_h_l_10 <X> T_7_22.lc_trk_g0_7
 (22 2)  (364 354)  (364 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (365 354)  (365 354)  routing T_7_22.sp4_h_l_10 <X> T_7_22.lc_trk_g0_7
 (24 2)  (366 354)  (366 354)  routing T_7_22.sp4_h_l_10 <X> T_7_22.lc_trk_g0_7
 (25 2)  (367 354)  (367 354)  routing T_7_22.sp4_v_t_3 <X> T_7_22.lc_trk_g0_6
 (26 2)  (368 354)  (368 354)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 354)  (369 354)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 354)  (370 354)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 354)  (371 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 354)  (372 354)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 354)  (374 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (380 354)  (380 354)  LC_1 Logic Functioning bit
 (39 2)  (381 354)  (381 354)  LC_1 Logic Functioning bit
 (42 2)  (384 354)  (384 354)  LC_1 Logic Functioning bit
 (43 2)  (385 354)  (385 354)  LC_1 Logic Functioning bit
 (50 2)  (392 354)  (392 354)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (347 355)  (347 355)  routing T_7_22.sp4_h_r_0 <X> T_7_22.sp4_v_t_37
 (10 3)  (352 355)  (352 355)  routing T_7_22.sp4_h_l_45 <X> T_7_22.sp4_v_t_36
 (12 3)  (354 355)  (354 355)  routing T_7_22.sp4_v_b_11 <X> T_7_22.sp4_v_t_39
 (14 3)  (356 355)  (356 355)  routing T_7_22.sp4_h_l_9 <X> T_7_22.lc_trk_g0_4
 (15 3)  (357 355)  (357 355)  routing T_7_22.sp4_h_l_9 <X> T_7_22.lc_trk_g0_4
 (16 3)  (358 355)  (358 355)  routing T_7_22.sp4_h_l_9 <X> T_7_22.lc_trk_g0_4
 (17 3)  (359 355)  (359 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (363 355)  (363 355)  routing T_7_22.sp4_h_l_10 <X> T_7_22.lc_trk_g0_7
 (22 3)  (364 355)  (364 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 355)  (365 355)  routing T_7_22.sp4_v_t_3 <X> T_7_22.lc_trk_g0_6
 (25 3)  (367 355)  (367 355)  routing T_7_22.sp4_v_t_3 <X> T_7_22.lc_trk_g0_6
 (26 3)  (368 355)  (368 355)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 355)  (369 355)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 355)  (371 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 355)  (373 355)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 355)  (378 355)  LC_1 Logic Functioning bit
 (37 3)  (379 355)  (379 355)  LC_1 Logic Functioning bit
 (40 3)  (382 355)  (382 355)  LC_1 Logic Functioning bit
 (41 3)  (383 355)  (383 355)  LC_1 Logic Functioning bit
 (5 4)  (347 356)  (347 356)  routing T_7_22.sp4_v_b_9 <X> T_7_22.sp4_h_r_3
 (21 4)  (363 356)  (363 356)  routing T_7_22.sp4_v_b_11 <X> T_7_22.lc_trk_g1_3
 (22 4)  (364 356)  (364 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (365 356)  (365 356)  routing T_7_22.sp4_v_b_11 <X> T_7_22.lc_trk_g1_3
 (26 4)  (368 356)  (368 356)  routing T_7_22.lc_trk_g0_4 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 356)  (372 356)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 356)  (375 356)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 356)  (376 356)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 356)  (380 356)  LC_2 Logic Functioning bit
 (39 4)  (381 356)  (381 356)  LC_2 Logic Functioning bit
 (42 4)  (384 356)  (384 356)  LC_2 Logic Functioning bit
 (43 4)  (385 356)  (385 356)  LC_2 Logic Functioning bit
 (4 5)  (346 357)  (346 357)  routing T_7_22.sp4_v_b_9 <X> T_7_22.sp4_h_r_3
 (6 5)  (348 357)  (348 357)  routing T_7_22.sp4_v_b_9 <X> T_7_22.sp4_h_r_3
 (21 5)  (363 357)  (363 357)  routing T_7_22.sp4_v_b_11 <X> T_7_22.lc_trk_g1_3
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 357)  (372 357)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (374 357)  (374 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (378 357)  (378 357)  LC_2 Logic Functioning bit
 (37 5)  (379 357)  (379 357)  LC_2 Logic Functioning bit
 (40 5)  (382 357)  (382 357)  LC_2 Logic Functioning bit
 (41 5)  (383 357)  (383 357)  LC_2 Logic Functioning bit
 (4 6)  (346 358)  (346 358)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_38
 (22 6)  (364 358)  (364 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (368 358)  (368 358)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 358)  (369 358)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 358)  (370 358)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 358)  (376 358)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 358)  (377 358)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.input_2_3
 (36 6)  (378 358)  (378 358)  LC_3 Logic Functioning bit
 (37 6)  (379 358)  (379 358)  LC_3 Logic Functioning bit
 (41 6)  (383 358)  (383 358)  LC_3 Logic Functioning bit
 (42 6)  (384 358)  (384 358)  LC_3 Logic Functioning bit
 (43 6)  (385 358)  (385 358)  LC_3 Logic Functioning bit
 (5 7)  (347 359)  (347 359)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_38
 (22 7)  (364 359)  (364 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (368 359)  (368 359)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 359)  (370 359)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 359)  (371 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 359)  (372 359)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 359)  (373 359)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 359)  (374 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (375 359)  (375 359)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.input_2_3
 (36 7)  (378 359)  (378 359)  LC_3 Logic Functioning bit
 (37 7)  (379 359)  (379 359)  LC_3 Logic Functioning bit
 (42 7)  (384 359)  (384 359)  LC_3 Logic Functioning bit
 (51 7)  (393 359)  (393 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (347 360)  (347 360)  routing T_7_22.sp4_v_b_6 <X> T_7_22.sp4_h_r_6
 (21 8)  (363 360)  (363 360)  routing T_7_22.sp4_v_t_22 <X> T_7_22.lc_trk_g2_3
 (22 8)  (364 360)  (364 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 360)  (365 360)  routing T_7_22.sp4_v_t_22 <X> T_7_22.lc_trk_g2_3
 (25 8)  (367 360)  (367 360)  routing T_7_22.wire_logic_cluster/lc_2/out <X> T_7_22.lc_trk_g2_2
 (26 8)  (368 360)  (368 360)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 360)  (369 360)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 360)  (370 360)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 360)  (371 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 360)  (372 360)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 360)  (373 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 360)  (374 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 360)  (375 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 360)  (376 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 360)  (378 360)  LC_4 Logic Functioning bit
 (37 8)  (379 360)  (379 360)  LC_4 Logic Functioning bit
 (39 8)  (381 360)  (381 360)  LC_4 Logic Functioning bit
 (40 8)  (382 360)  (382 360)  LC_4 Logic Functioning bit
 (41 8)  (383 360)  (383 360)  LC_4 Logic Functioning bit
 (43 8)  (385 360)  (385 360)  LC_4 Logic Functioning bit
 (50 8)  (392 360)  (392 360)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (348 361)  (348 361)  routing T_7_22.sp4_v_b_6 <X> T_7_22.sp4_h_r_6
 (11 9)  (353 361)  (353 361)  routing T_7_22.sp4_h_l_45 <X> T_7_22.sp4_h_r_8
 (21 9)  (363 361)  (363 361)  routing T_7_22.sp4_v_t_22 <X> T_7_22.lc_trk_g2_3
 (22 9)  (364 361)  (364 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (368 361)  (368 361)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 361)  (369 361)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 361)  (371 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 361)  (372 361)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 361)  (378 361)  LC_4 Logic Functioning bit
 (38 9)  (380 361)  (380 361)  LC_4 Logic Functioning bit
 (39 9)  (381 361)  (381 361)  LC_4 Logic Functioning bit
 (40 9)  (382 361)  (382 361)  LC_4 Logic Functioning bit
 (42 9)  (384 361)  (384 361)  LC_4 Logic Functioning bit
 (43 9)  (385 361)  (385 361)  LC_4 Logic Functioning bit
 (17 10)  (359 362)  (359 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (363 362)  (363 362)  routing T_7_22.sp4_v_t_26 <X> T_7_22.lc_trk_g2_7
 (22 10)  (364 362)  (364 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (365 362)  (365 362)  routing T_7_22.sp4_v_t_26 <X> T_7_22.lc_trk_g2_7
 (29 10)  (371 362)  (371 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 362)  (372 362)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 362)  (375 362)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 362)  (378 362)  LC_5 Logic Functioning bit
 (37 10)  (379 362)  (379 362)  LC_5 Logic Functioning bit
 (38 10)  (380 362)  (380 362)  LC_5 Logic Functioning bit
 (39 10)  (381 362)  (381 362)  LC_5 Logic Functioning bit
 (40 10)  (382 362)  (382 362)  LC_5 Logic Functioning bit
 (41 10)  (383 362)  (383 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (43 10)  (385 362)  (385 362)  LC_5 Logic Functioning bit
 (50 10)  (392 362)  (392 362)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (350 363)  (350 363)  routing T_7_22.sp4_h_r_7 <X> T_7_22.sp4_v_t_42
 (9 11)  (351 363)  (351 363)  routing T_7_22.sp4_h_r_7 <X> T_7_22.sp4_v_t_42
 (18 11)  (360 363)  (360 363)  routing T_7_22.sp4_r_v_b_37 <X> T_7_22.lc_trk_g2_5
 (21 11)  (363 363)  (363 363)  routing T_7_22.sp4_v_t_26 <X> T_7_22.lc_trk_g2_7
 (26 11)  (368 363)  (368 363)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 363)  (370 363)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 363)  (371 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 363)  (372 363)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 363)  (373 363)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 363)  (378 363)  LC_5 Logic Functioning bit
 (37 11)  (379 363)  (379 363)  LC_5 Logic Functioning bit
 (40 11)  (382 363)  (382 363)  LC_5 Logic Functioning bit
 (41 11)  (383 363)  (383 363)  LC_5 Logic Functioning bit
 (42 11)  (384 363)  (384 363)  LC_5 Logic Functioning bit
 (43 11)  (385 363)  (385 363)  LC_5 Logic Functioning bit
 (14 12)  (356 364)  (356 364)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g3_0
 (21 12)  (363 364)  (363 364)  routing T_7_22.bnl_op_3 <X> T_7_22.lc_trk_g3_3
 (22 12)  (364 364)  (364 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (15 13)  (357 365)  (357 365)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g3_0
 (16 13)  (358 365)  (358 365)  routing T_7_22.sp4_h_l_21 <X> T_7_22.lc_trk_g3_0
 (17 13)  (359 365)  (359 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (363 365)  (363 365)  routing T_7_22.bnl_op_3 <X> T_7_22.lc_trk_g3_3
 (22 13)  (364 365)  (364 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 365)  (367 365)  routing T_7_22.sp4_r_v_b_42 <X> T_7_22.lc_trk_g3_2
 (4 14)  (346 366)  (346 366)  routing T_7_22.sp4_v_b_1 <X> T_7_22.sp4_v_t_44
 (6 14)  (348 366)  (348 366)  routing T_7_22.sp4_v_b_1 <X> T_7_22.sp4_v_t_44
 (8 14)  (350 366)  (350 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (9 14)  (351 366)  (351 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (10 14)  (352 366)  (352 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (16 14)  (358 366)  (358 366)  routing T_7_22.sp12_v_b_21 <X> T_7_22.lc_trk_g3_5
 (17 14)  (359 366)  (359 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (27 14)  (369 366)  (369 366)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 366)  (370 366)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 366)  (371 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 366)  (372 366)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 366)  (374 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (379 366)  (379 366)  LC_7 Logic Functioning bit
 (39 14)  (381 366)  (381 366)  LC_7 Logic Functioning bit
 (41 14)  (383 366)  (383 366)  LC_7 Logic Functioning bit
 (43 14)  (385 366)  (385 366)  LC_7 Logic Functioning bit
 (53 14)  (395 366)  (395 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (346 367)  (346 367)  routing T_7_22.sp4_h_r_1 <X> T_7_22.sp4_h_l_44
 (6 15)  (348 367)  (348 367)  routing T_7_22.sp4_h_r_1 <X> T_7_22.sp4_h_l_44
 (12 15)  (354 367)  (354 367)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_v_t_46
 (14 15)  (356 367)  (356 367)  routing T_7_22.tnl_op_4 <X> T_7_22.lc_trk_g3_4
 (15 15)  (357 367)  (357 367)  routing T_7_22.tnl_op_4 <X> T_7_22.lc_trk_g3_4
 (17 15)  (359 367)  (359 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (360 367)  (360 367)  routing T_7_22.sp12_v_b_21 <X> T_7_22.lc_trk_g3_5
 (22 15)  (364 367)  (364 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (365 367)  (365 367)  routing T_7_22.sp4_h_r_30 <X> T_7_22.lc_trk_g3_6
 (24 15)  (366 367)  (366 367)  routing T_7_22.sp4_h_r_30 <X> T_7_22.lc_trk_g3_6
 (25 15)  (367 367)  (367 367)  routing T_7_22.sp4_h_r_30 <X> T_7_22.lc_trk_g3_6
 (31 15)  (373 367)  (373 367)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 367)  (379 367)  LC_7 Logic Functioning bit
 (39 15)  (381 367)  (381 367)  LC_7 Logic Functioning bit
 (41 15)  (383 367)  (383 367)  LC_7 Logic Functioning bit
 (43 15)  (385 367)  (385 367)  LC_7 Logic Functioning bit


RAM_Tile_8_22

 (6 3)  (402 355)  (402 355)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_h_l_37
 (10 3)  (406 355)  (406 355)  routing T_8_22.sp4_h_l_45 <X> T_8_22.sp4_v_t_36
 (13 3)  (409 355)  (409 355)  routing T_8_22.sp4_v_b_9 <X> T_8_22.sp4_h_l_39
 (2 4)  (398 356)  (398 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 7)  (404 359)  (404 359)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_v_t_41
 (9 7)  (405 359)  (405 359)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_v_t_41
 (10 7)  (406 359)  (406 359)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_v_t_41
 (4 10)  (400 362)  (400 362)  routing T_8_22.sp4_v_b_6 <X> T_8_22.sp4_v_t_43
 (10 10)  (406 362)  (406 362)  routing T_8_22.sp4_v_b_2 <X> T_8_22.sp4_h_l_42


LogicTile_9_22

 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 352)  (472 352)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (38 0)  (476 352)  (476 352)  LC_0 Logic Functioning bit
 (39 0)  (477 352)  (477 352)  LC_0 Logic Functioning bit
 (41 0)  (479 352)  (479 352)  LC_0 Logic Functioning bit
 (43 0)  (481 352)  (481 352)  LC_0 Logic Functioning bit
 (45 0)  (483 352)  (483 352)  LC_0 Logic Functioning bit
 (53 0)  (491 352)  (491 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (28 1)  (466 353)  (466 353)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 353)  (468 353)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 353)  (474 353)  LC_0 Logic Functioning bit
 (38 1)  (476 353)  (476 353)  LC_0 Logic Functioning bit
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_3 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (438 355)  (438 355)  routing T_9_22.glb_netwk_3 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (14 4)  (452 356)  (452 356)  routing T_9_22.wire_logic_cluster/lc_0/out <X> T_9_22.lc_trk_g1_0
 (3 5)  (441 357)  (441 357)  routing T_9_22.sp12_h_l_23 <X> T_9_22.sp12_h_r_0
 (17 5)  (455 357)  (455 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 357)  (463 357)  routing T_9_22.sp4_r_v_b_26 <X> T_9_22.lc_trk_g1_2
 (5 6)  (443 358)  (443 358)  routing T_9_22.sp4_v_t_38 <X> T_9_22.sp4_h_l_38
 (14 6)  (452 358)  (452 358)  routing T_9_22.wire_logic_cluster/lc_4/out <X> T_9_22.lc_trk_g1_4
 (15 6)  (453 358)  (453 358)  routing T_9_22.top_op_5 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (6 7)  (444 359)  (444 359)  routing T_9_22.sp4_v_t_38 <X> T_9_22.sp4_h_l_38
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (456 359)  (456 359)  routing T_9_22.top_op_5 <X> T_9_22.lc_trk_g1_5
 (25 8)  (463 360)  (463 360)  routing T_9_22.rgt_op_2 <X> T_9_22.lc_trk_g2_2
 (26 8)  (464 360)  (464 360)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (45 8)  (483 360)  (483 360)  LC_4 Logic Functioning bit
 (46 8)  (484 360)  (484 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 361)  (462 361)  routing T_9_22.rgt_op_2 <X> T_9_22.lc_trk_g2_2
 (28 9)  (466 361)  (466 361)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (37 9)  (475 361)  (475 361)  LC_4 Logic Functioning bit
 (38 9)  (476 361)  (476 361)  LC_4 Logic Functioning bit
 (39 9)  (477 361)  (477 361)  LC_4 Logic Functioning bit
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (9 10)  (447 362)  (447 362)  routing T_9_22.sp4_v_b_7 <X> T_9_22.sp4_h_l_42
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 362)  (456 362)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g2_5
 (21 10)  (459 362)  (459 362)  routing T_9_22.rgt_op_7 <X> T_9_22.lc_trk_g2_7
 (22 10)  (460 362)  (460 362)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 362)  (462 362)  routing T_9_22.rgt_op_7 <X> T_9_22.lc_trk_g2_7
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 362)  (466 362)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (37 10)  (475 362)  (475 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (41 10)  (479 362)  (479 362)  LC_5 Logic Functioning bit
 (42 10)  (480 362)  (480 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (45 10)  (483 362)  (483 362)  LC_5 Logic Functioning bit
 (14 11)  (452 363)  (452 363)  routing T_9_22.sp4_h_l_17 <X> T_9_22.lc_trk_g2_4
 (15 11)  (453 363)  (453 363)  routing T_9_22.sp4_h_l_17 <X> T_9_22.lc_trk_g2_4
 (16 11)  (454 363)  (454 363)  routing T_9_22.sp4_h_l_17 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 363)  (468 363)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 363)  (470 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (472 363)  (472 363)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.input_2_5
 (35 11)  (473 363)  (473 363)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.input_2_5
 (37 11)  (475 363)  (475 363)  LC_5 Logic Functioning bit
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (39 11)  (477 363)  (477 363)  LC_5 Logic Functioning bit
 (42 11)  (480 363)  (480 363)  LC_5 Logic Functioning bit
 (6 12)  (444 364)  (444 364)  routing T_9_22.sp4_v_t_43 <X> T_9_22.sp4_v_b_9
 (26 12)  (464 364)  (464 364)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 364)  (469 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 364)  (471 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 364)  (472 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 364)  (473 364)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.input_2_6
 (36 12)  (474 364)  (474 364)  LC_6 Logic Functioning bit
 (37 12)  (475 364)  (475 364)  LC_6 Logic Functioning bit
 (39 12)  (477 364)  (477 364)  LC_6 Logic Functioning bit
 (43 12)  (481 364)  (481 364)  LC_6 Logic Functioning bit
 (45 12)  (483 364)  (483 364)  LC_6 Logic Functioning bit
 (48 12)  (486 364)  (486 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (491 364)  (491 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (443 365)  (443 365)  routing T_9_22.sp4_v_t_43 <X> T_9_22.sp4_v_b_9
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (461 365)  (461 365)  routing T_9_22.sp12_v_b_18 <X> T_9_22.lc_trk_g3_2
 (25 13)  (463 365)  (463 365)  routing T_9_22.sp12_v_b_18 <X> T_9_22.lc_trk_g3_2
 (28 13)  (466 365)  (466 365)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 365)  (469 365)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 365)  (470 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (471 365)  (471 365)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.input_2_6
 (34 13)  (472 365)  (472 365)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.input_2_6
 (36 13)  (474 365)  (474 365)  LC_6 Logic Functioning bit
 (37 13)  (475 365)  (475 365)  LC_6 Logic Functioning bit
 (38 13)  (476 365)  (476 365)  LC_6 Logic Functioning bit
 (42 13)  (480 365)  (480 365)  LC_6 Logic Functioning bit
 (15 14)  (453 366)  (453 366)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g3_5
 (16 14)  (454 366)  (454 366)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g3_5
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 366)  (456 366)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g3_5
 (25 14)  (463 366)  (463 366)  routing T_9_22.wire_logic_cluster/lc_6/out <X> T_9_22.lc_trk_g3_6
 (22 15)  (460 367)  (460 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_22

 (21 0)  (513 352)  (513 352)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g0_3
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (513 354)  (513 354)  routing T_10_22.wire_logic_cluster/lc_7/out <X> T_10_22.lc_trk_g0_7
 (22 2)  (514 354)  (514 354)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 354)  (522 354)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 354)  (526 354)  routing T_10_22.lc_trk_g1_1 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 354)  (528 354)  LC_1 Logic Functioning bit
 (37 2)  (529 354)  (529 354)  LC_1 Logic Functioning bit
 (38 2)  (530 354)  (530 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (0 3)  (492 355)  (492 355)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (27 3)  (519 355)  (519 355)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 355)  (522 355)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (47 3)  (539 355)  (539 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (13 4)  (505 356)  (505 356)  routing T_10_22.sp4_h_l_40 <X> T_10_22.sp4_v_b_5
 (17 4)  (509 356)  (509 356)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 356)  (510 356)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g1_1
 (21 4)  (513 356)  (513 356)  routing T_10_22.sp12_h_r_3 <X> T_10_22.lc_trk_g1_3
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (516 356)  (516 356)  routing T_10_22.sp12_h_r_3 <X> T_10_22.lc_trk_g1_3
 (26 4)  (518 356)  (518 356)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 356)  (520 356)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 356)  (522 356)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (36 4)  (528 356)  (528 356)  LC_2 Logic Functioning bit
 (38 4)  (530 356)  (530 356)  LC_2 Logic Functioning bit
 (41 4)  (533 356)  (533 356)  LC_2 Logic Functioning bit
 (43 4)  (535 356)  (535 356)  LC_2 Logic Functioning bit
 (12 5)  (504 357)  (504 357)  routing T_10_22.sp4_h_l_40 <X> T_10_22.sp4_v_b_5
 (21 5)  (513 357)  (513 357)  routing T_10_22.sp12_h_r_3 <X> T_10_22.lc_trk_g1_3
 (26 5)  (518 357)  (518 357)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 357)  (519 357)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 357)  (522 357)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 357)  (528 357)  LC_2 Logic Functioning bit
 (37 5)  (529 357)  (529 357)  LC_2 Logic Functioning bit
 (38 5)  (530 357)  (530 357)  LC_2 Logic Functioning bit
 (39 5)  (531 357)  (531 357)  LC_2 Logic Functioning bit
 (40 5)  (532 357)  (532 357)  LC_2 Logic Functioning bit
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (9 6)  (501 358)  (501 358)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_h_l_41
 (15 6)  (507 358)  (507 358)  routing T_10_22.top_op_5 <X> T_10_22.lc_trk_g1_5
 (17 6)  (509 358)  (509 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (514 358)  (514 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 358)  (516 358)  routing T_10_22.top_op_7 <X> T_10_22.lc_trk_g1_7
 (25 6)  (517 358)  (517 358)  routing T_10_22.wire_logic_cluster/lc_6/out <X> T_10_22.lc_trk_g1_6
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 358)  (520 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 358)  (525 358)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 358)  (526 358)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 358)  (528 358)  LC_3 Logic Functioning bit
 (38 6)  (530 358)  (530 358)  LC_3 Logic Functioning bit
 (45 6)  (537 358)  (537 358)  LC_3 Logic Functioning bit
 (48 6)  (540 358)  (540 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (496 359)  (496 359)  routing T_10_22.sp4_h_r_7 <X> T_10_22.sp4_h_l_38
 (6 7)  (498 359)  (498 359)  routing T_10_22.sp4_h_r_7 <X> T_10_22.sp4_h_l_38
 (8 7)  (500 359)  (500 359)  routing T_10_22.sp4_h_r_10 <X> T_10_22.sp4_v_t_41
 (9 7)  (501 359)  (501 359)  routing T_10_22.sp4_h_r_10 <X> T_10_22.sp4_v_t_41
 (10 7)  (502 359)  (502 359)  routing T_10_22.sp4_h_r_10 <X> T_10_22.sp4_v_t_41
 (16 7)  (508 359)  (508 359)  routing T_10_22.sp12_h_r_12 <X> T_10_22.lc_trk_g1_4
 (17 7)  (509 359)  (509 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (510 359)  (510 359)  routing T_10_22.top_op_5 <X> T_10_22.lc_trk_g1_5
 (21 7)  (513 359)  (513 359)  routing T_10_22.top_op_7 <X> T_10_22.lc_trk_g1_7
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (518 359)  (518 359)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 359)  (528 359)  LC_3 Logic Functioning bit
 (37 7)  (529 359)  (529 359)  LC_3 Logic Functioning bit
 (38 7)  (530 359)  (530 359)  LC_3 Logic Functioning bit
 (39 7)  (531 359)  (531 359)  LC_3 Logic Functioning bit
 (40 7)  (532 359)  (532 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 360)  (522 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 360)  (530 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (42 8)  (534 360)  (534 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (46 8)  (538 360)  (538 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (544 360)  (544 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 361)  (519 361)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 361)  (524 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 361)  (525 361)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.input_2_4
 (34 9)  (526 361)  (526 361)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.input_2_4
 (35 9)  (527 361)  (527 361)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.input_2_4
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (40 9)  (532 361)  (532 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (22 10)  (514 362)  (514 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 362)  (515 362)  routing T_10_22.sp4_v_b_47 <X> T_10_22.lc_trk_g2_7
 (24 10)  (516 362)  (516 362)  routing T_10_22.sp4_v_b_47 <X> T_10_22.lc_trk_g2_7
 (15 12)  (507 364)  (507 364)  routing T_10_22.sp4_h_r_25 <X> T_10_22.lc_trk_g3_1
 (16 12)  (508 364)  (508 364)  routing T_10_22.sp4_h_r_25 <X> T_10_22.lc_trk_g3_1
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (513 364)  (513 364)  routing T_10_22.sp4_h_r_43 <X> T_10_22.lc_trk_g3_3
 (22 12)  (514 364)  (514 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 364)  (515 364)  routing T_10_22.sp4_h_r_43 <X> T_10_22.lc_trk_g3_3
 (24 12)  (516 364)  (516 364)  routing T_10_22.sp4_h_r_43 <X> T_10_22.lc_trk_g3_3
 (26 12)  (518 364)  (518 364)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 364)  (519 364)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 364)  (522 364)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 364)  (523 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 364)  (525 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 364)  (526 364)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (38 12)  (530 364)  (530 364)  LC_6 Logic Functioning bit
 (45 12)  (537 364)  (537 364)  LC_6 Logic Functioning bit
 (14 13)  (506 365)  (506 365)  routing T_10_22.sp4_r_v_b_40 <X> T_10_22.lc_trk_g3_0
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (510 365)  (510 365)  routing T_10_22.sp4_h_r_25 <X> T_10_22.lc_trk_g3_1
 (21 13)  (513 365)  (513 365)  routing T_10_22.sp4_h_r_43 <X> T_10_22.lc_trk_g3_3
 (26 13)  (518 365)  (518 365)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 365)  (519 365)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 365)  (520 365)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 365)  (522 365)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 365)  (528 365)  LC_6 Logic Functioning bit
 (37 13)  (529 365)  (529 365)  LC_6 Logic Functioning bit
 (38 13)  (530 365)  (530 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (41 13)  (533 365)  (533 365)  LC_6 Logic Functioning bit
 (43 13)  (535 365)  (535 365)  LC_6 Logic Functioning bit
 (47 13)  (539 365)  (539 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (540 365)  (540 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (518 366)  (518 366)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 366)  (519 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 366)  (520 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 366)  (522 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 366)  (523 366)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 366)  (526 366)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 366)  (528 366)  LC_7 Logic Functioning bit
 (38 14)  (530 366)  (530 366)  LC_7 Logic Functioning bit
 (45 14)  (537 366)  (537 366)  LC_7 Logic Functioning bit
 (15 15)  (507 367)  (507 367)  routing T_10_22.sp4_v_t_33 <X> T_10_22.lc_trk_g3_4
 (16 15)  (508 367)  (508 367)  routing T_10_22.sp4_v_t_33 <X> T_10_22.lc_trk_g3_4
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 367)  (515 367)  routing T_10_22.sp4_v_b_46 <X> T_10_22.lc_trk_g3_6
 (24 15)  (516 367)  (516 367)  routing T_10_22.sp4_v_b_46 <X> T_10_22.lc_trk_g3_6
 (26 15)  (518 367)  (518 367)  routing T_10_22.lc_trk_g0_7 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 367)  (521 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 367)  (522 367)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 367)  (528 367)  LC_7 Logic Functioning bit
 (37 15)  (529 367)  (529 367)  LC_7 Logic Functioning bit
 (38 15)  (530 367)  (530 367)  LC_7 Logic Functioning bit
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit
 (40 15)  (532 367)  (532 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (12 0)  (558 352)  (558 352)  routing T_11_22.sp4_v_t_39 <X> T_11_22.sp4_h_r_2
 (21 0)  (567 352)  (567 352)  routing T_11_22.sp4_h_r_19 <X> T_11_22.lc_trk_g0_3
 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 352)  (569 352)  routing T_11_22.sp4_h_r_19 <X> T_11_22.lc_trk_g0_3
 (24 0)  (570 352)  (570 352)  routing T_11_22.sp4_h_r_19 <X> T_11_22.lc_trk_g0_3
 (25 0)  (571 352)  (571 352)  routing T_11_22.sp4_h_r_10 <X> T_11_22.lc_trk_g0_2
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (45 0)  (591 352)  (591 352)  LC_0 Logic Functioning bit
 (21 1)  (567 353)  (567 353)  routing T_11_22.sp4_h_r_19 <X> T_11_22.lc_trk_g0_3
 (22 1)  (568 353)  (568 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 353)  (569 353)  routing T_11_22.sp4_h_r_10 <X> T_11_22.lc_trk_g0_2
 (24 1)  (570 353)  (570 353)  routing T_11_22.sp4_h_r_10 <X> T_11_22.lc_trk_g0_2
 (26 1)  (572 353)  (572 353)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 353)  (577 353)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (37 1)  (583 353)  (583 353)  LC_0 Logic Functioning bit
 (38 1)  (584 353)  (584 353)  LC_0 Logic Functioning bit
 (39 1)  (585 353)  (585 353)  LC_0 Logic Functioning bit
 (41 1)  (587 353)  (587 353)  LC_0 Logic Functioning bit
 (43 1)  (589 353)  (589 353)  LC_0 Logic Functioning bit
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (572 354)  (572 354)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 354)  (573 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (46 2)  (592 354)  (592 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (26 3)  (572 355)  (572 355)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 355)  (573 355)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 355)  (583 355)  LC_1 Logic Functioning bit
 (39 3)  (585 355)  (585 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (51 3)  (597 355)  (597 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (555 356)  (555 356)  routing T_11_22.sp4_v_t_41 <X> T_11_22.sp4_h_r_4
 (14 4)  (560 356)  (560 356)  routing T_11_22.wire_logic_cluster/lc_0/out <X> T_11_22.lc_trk_g1_0
 (27 4)  (573 356)  (573 356)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 356)  (574 356)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (38 4)  (584 356)  (584 356)  LC_2 Logic Functioning bit
 (40 4)  (586 356)  (586 356)  LC_2 Logic Functioning bit
 (41 4)  (587 356)  (587 356)  LC_2 Logic Functioning bit
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (577 357)  (577 357)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (40 5)  (586 357)  (586 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (8 6)  (554 358)  (554 358)  routing T_11_22.sp4_v_t_47 <X> T_11_22.sp4_h_l_41
 (9 6)  (555 358)  (555 358)  routing T_11_22.sp4_v_t_47 <X> T_11_22.sp4_h_l_41
 (10 6)  (556 358)  (556 358)  routing T_11_22.sp4_v_t_47 <X> T_11_22.sp4_h_l_41
 (14 6)  (560 358)  (560 358)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g1_4
 (15 6)  (561 358)  (561 358)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g1_5
 (16 6)  (562 358)  (562 358)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g1_5
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (567 358)  (567 358)  routing T_11_22.wire_logic_cluster/lc_7/out <X> T_11_22.lc_trk_g1_7
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 358)  (576 358)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 358)  (577 358)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 358)  (579 358)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 358)  (582 358)  LC_3 Logic Functioning bit
 (38 6)  (584 358)  (584 358)  LC_3 Logic Functioning bit
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (42 6)  (588 358)  (588 358)  LC_3 Logic Functioning bit
 (43 6)  (589 358)  (589 358)  LC_3 Logic Functioning bit
 (50 6)  (596 358)  (596 358)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (560 359)  (560 359)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g1_4
 (15 7)  (561 359)  (561 359)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g1_4
 (16 7)  (562 359)  (562 359)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g1_4
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (564 359)  (564 359)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g1_5
 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 359)  (569 359)  routing T_11_22.sp4_v_b_22 <X> T_11_22.lc_trk_g1_6
 (24 7)  (570 359)  (570 359)  routing T_11_22.sp4_v_b_22 <X> T_11_22.lc_trk_g1_6
 (26 7)  (572 359)  (572 359)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 359)  (573 359)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 359)  (576 359)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (38 7)  (584 359)  (584 359)  LC_3 Logic Functioning bit
 (42 7)  (588 359)  (588 359)  LC_3 Logic Functioning bit
 (22 8)  (568 360)  (568 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 360)  (569 360)  routing T_11_22.sp4_v_t_30 <X> T_11_22.lc_trk_g2_3
 (24 8)  (570 360)  (570 360)  routing T_11_22.sp4_v_t_30 <X> T_11_22.lc_trk_g2_3
 (26 8)  (572 360)  (572 360)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (42 8)  (588 360)  (588 360)  LC_4 Logic Functioning bit
 (50 8)  (596 360)  (596 360)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 361)  (577 361)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (48 9)  (594 361)  (594 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (561 362)  (561 362)  routing T_11_22.sp4_h_l_16 <X> T_11_22.lc_trk_g2_5
 (16 10)  (562 362)  (562 362)  routing T_11_22.sp4_h_l_16 <X> T_11_22.lc_trk_g2_5
 (17 10)  (563 362)  (563 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 362)  (569 362)  routing T_11_22.sp4_v_b_47 <X> T_11_22.lc_trk_g2_7
 (24 10)  (570 362)  (570 362)  routing T_11_22.sp4_v_b_47 <X> T_11_22.lc_trk_g2_7
 (17 11)  (563 363)  (563 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (564 363)  (564 363)  routing T_11_22.sp4_h_l_16 <X> T_11_22.lc_trk_g2_5
 (9 12)  (555 364)  (555 364)  routing T_11_22.sp4_v_t_47 <X> T_11_22.sp4_h_r_10
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 364)  (564 364)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g3_1
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 364)  (576 364)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 364)  (577 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 364)  (579 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 364)  (582 364)  LC_6 Logic Functioning bit
 (38 12)  (584 364)  (584 364)  LC_6 Logic Functioning bit
 (14 13)  (560 365)  (560 365)  routing T_11_22.sp12_v_b_16 <X> T_11_22.lc_trk_g3_0
 (16 13)  (562 365)  (562 365)  routing T_11_22.sp12_v_b_16 <X> T_11_22.lc_trk_g3_0
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (568 365)  (568 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 365)  (571 365)  routing T_11_22.sp4_r_v_b_42 <X> T_11_22.lc_trk_g3_2
 (31 13)  (577 365)  (577 365)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (16 14)  (562 366)  (562 366)  routing T_11_22.sp12_v_b_21 <X> T_11_22.lc_trk_g3_5
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 366)  (579 366)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (37 14)  (583 366)  (583 366)  LC_7 Logic Functioning bit
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (50 14)  (596 366)  (596 366)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (564 367)  (564 367)  routing T_11_22.sp12_v_b_21 <X> T_11_22.lc_trk_g3_5
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (569 367)  (569 367)  routing T_11_22.sp12_v_t_21 <X> T_11_22.lc_trk_g3_6
 (25 15)  (571 367)  (571 367)  routing T_11_22.sp12_v_t_21 <X> T_11_22.lc_trk_g3_6
 (26 15)  (572 367)  (572 367)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (15 0)  (615 352)  (615 352)  routing T_12_22.top_op_1 <X> T_12_22.lc_trk_g0_1
 (17 0)  (617 352)  (617 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (37 0)  (637 352)  (637 352)  LC_0 Logic Functioning bit
 (38 0)  (638 352)  (638 352)  LC_0 Logic Functioning bit
 (39 0)  (639 352)  (639 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (43 0)  (643 352)  (643 352)  LC_0 Logic Functioning bit
 (45 0)  (645 352)  (645 352)  LC_0 Logic Functioning bit
 (18 1)  (618 353)  (618 353)  routing T_12_22.top_op_1 <X> T_12_22.lc_trk_g0_1
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (38 1)  (638 353)  (638 353)  LC_0 Logic Functioning bit
 (48 1)  (648 353)  (648 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 353)  (651 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_3 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (608 354)  (608 354)  routing T_12_22.sp4_v_t_36 <X> T_12_22.sp4_h_l_36
 (9 2)  (609 354)  (609 354)  routing T_12_22.sp4_v_t_36 <X> T_12_22.sp4_h_l_36
 (25 2)  (625 354)  (625 354)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 354)  (635 354)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.input_2_1
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (42 2)  (642 354)  (642 354)  LC_1 Logic Functioning bit
 (0 3)  (600 355)  (600 355)  routing T_12_22.glb_netwk_3 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 355)  (623 355)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (25 3)  (625 355)  (625 355)  routing T_12_22.sp4_v_t_3 <X> T_12_22.lc_trk_g0_6
 (26 3)  (626 355)  (626 355)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 355)  (628 355)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 355)  (633 355)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.input_2_1
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (42 3)  (642 355)  (642 355)  LC_1 Logic Functioning bit
 (12 4)  (612 356)  (612 356)  routing T_12_22.sp4_v_t_40 <X> T_12_22.sp4_h_r_5
 (14 4)  (614 356)  (614 356)  routing T_12_22.wire_logic_cluster/lc_0/out <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (621 358)  (621 358)  routing T_12_22.sp4_h_l_10 <X> T_12_22.lc_trk_g1_7
 (22 6)  (622 358)  (622 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 358)  (623 358)  routing T_12_22.sp4_h_l_10 <X> T_12_22.lc_trk_g1_7
 (24 6)  (624 358)  (624 358)  routing T_12_22.sp4_h_l_10 <X> T_12_22.lc_trk_g1_7
 (8 7)  (608 359)  (608 359)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_v_t_41
 (9 7)  (609 359)  (609 359)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_v_t_41
 (10 7)  (610 359)  (610 359)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_v_t_41
 (21 7)  (621 359)  (621 359)  routing T_12_22.sp4_h_l_10 <X> T_12_22.lc_trk_g1_7
 (25 8)  (625 360)  (625 360)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 361)  (623 361)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (24 9)  (624 361)  (624 361)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (14 10)  (614 362)  (614 362)  routing T_12_22.sp4_h_r_44 <X> T_12_22.lc_trk_g2_4
 (15 10)  (615 362)  (615 362)  routing T_12_22.rgt_op_5 <X> T_12_22.lc_trk_g2_5
 (17 10)  (617 362)  (617 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 362)  (618 362)  routing T_12_22.rgt_op_5 <X> T_12_22.lc_trk_g2_5
 (26 10)  (626 362)  (626 362)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 362)  (628 362)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 362)  (631 362)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (641 362)  (641 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (53 10)  (653 362)  (653 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (614 363)  (614 363)  routing T_12_22.sp4_h_r_44 <X> T_12_22.lc_trk_g2_4
 (15 11)  (615 363)  (615 363)  routing T_12_22.sp4_h_r_44 <X> T_12_22.lc_trk_g2_4
 (16 11)  (616 363)  (616 363)  routing T_12_22.sp4_h_r_44 <X> T_12_22.lc_trk_g2_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (628 363)  (628 363)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 363)  (630 363)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 363)  (631 363)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 363)  (640 363)  LC_5 Logic Functioning bit
 (41 11)  (641 363)  (641 363)  LC_5 Logic Functioning bit
 (42 11)  (642 363)  (642 363)  LC_5 Logic Functioning bit
 (43 11)  (643 363)  (643 363)  LC_5 Logic Functioning bit
 (46 11)  (646 363)  (646 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (653 363)  (653 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (615 364)  (615 364)  routing T_12_22.rgt_op_1 <X> T_12_22.lc_trk_g3_1
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 364)  (618 364)  routing T_12_22.rgt_op_1 <X> T_12_22.lc_trk_g3_1
 (25 12)  (625 364)  (625 364)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g3_2
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 365)  (623 365)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g3_2
 (24 13)  (624 365)  (624 365)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g3_2


LogicTile_13_22

 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (680 352)  (680 352)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 352)  (681 352)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 352)  (682 352)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 352)  (685 352)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 352)  (687 352)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (42 0)  (696 352)  (696 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (15 1)  (669 353)  (669 353)  routing T_13_22.bot_op_0 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (675 353)  (675 353)  routing T_13_22.sp4_r_v_b_32 <X> T_13_22.lc_trk_g0_3
 (26 1)  (680 353)  (680 353)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 353)  (684 353)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 353)  (685 353)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 353)  (687 353)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.input_2_0
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (37 1)  (691 353)  (691 353)  LC_0 Logic Functioning bit
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (669 354)  (669 354)  routing T_13_22.top_op_5 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 354)  (676 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (679 354)  (679 354)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g0_6
 (28 2)  (682 354)  (682 354)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 354)  (684 354)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 354)  (688 354)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 354)  (689 354)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.input_2_1
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (41 2)  (695 354)  (695 354)  LC_1 Logic Functioning bit
 (0 3)  (654 355)  (654 355)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (15 3)  (669 355)  (669 355)  routing T_13_22.bot_op_4 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (672 355)  (672 355)  routing T_13_22.top_op_5 <X> T_13_22.lc_trk_g0_5
 (21 3)  (675 355)  (675 355)  routing T_13_22.sp4_r_v_b_31 <X> T_13_22.lc_trk_g0_7
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 355)  (680 355)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 355)  (684 355)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 355)  (686 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (689 355)  (689 355)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.input_2_1
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (40 3)  (694 355)  (694 355)  LC_1 Logic Functioning bit
 (41 3)  (695 355)  (695 355)  LC_1 Logic Functioning bit
 (14 4)  (668 356)  (668 356)  routing T_13_22.wire_logic_cluster/lc_0/out <X> T_13_22.lc_trk_g1_0
 (26 4)  (680 356)  (680 356)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (42 4)  (696 356)  (696 356)  LC_2 Logic Functioning bit
 (50 4)  (704 356)  (704 356)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (12 6)  (666 358)  (666 358)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_h_l_40
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 358)  (672 358)  routing T_13_22.wire_logic_cluster/lc_5/out <X> T_13_22.lc_trk_g1_5
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (680 358)  (680 358)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 358)  (688 358)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (38 6)  (692 358)  (692 358)  LC_3 Logic Functioning bit
 (11 7)  (665 359)  (665 359)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_h_l_40
 (13 7)  (667 359)  (667 359)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_h_l_40
 (15 7)  (669 359)  (669 359)  routing T_13_22.bot_op_4 <X> T_13_22.lc_trk_g1_4
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (675 359)  (675 359)  routing T_13_22.sp4_r_v_b_31 <X> T_13_22.lc_trk_g1_7
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 359)  (684 359)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (40 7)  (694 359)  (694 359)  LC_3 Logic Functioning bit
 (42 7)  (696 359)  (696 359)  LC_3 Logic Functioning bit
 (14 8)  (668 360)  (668 360)  routing T_13_22.sp4_v_t_21 <X> T_13_22.lc_trk_g2_0
 (15 8)  (669 360)  (669 360)  routing T_13_22.tnr_op_1 <X> T_13_22.lc_trk_g2_1
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (679 360)  (679 360)  routing T_13_22.wire_logic_cluster/lc_2/out <X> T_13_22.lc_trk_g2_2
 (26 8)  (680 360)  (680 360)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (40 8)  (694 360)  (694 360)  LC_4 Logic Functioning bit
 (42 8)  (696 360)  (696 360)  LC_4 Logic Functioning bit
 (50 8)  (704 360)  (704 360)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 361)  (668 361)  routing T_13_22.sp4_v_t_21 <X> T_13_22.lc_trk_g2_0
 (16 9)  (670 361)  (670 361)  routing T_13_22.sp4_v_t_21 <X> T_13_22.lc_trk_g2_0
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (681 361)  (681 361)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (38 9)  (692 361)  (692 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (21 10)  (675 362)  (675 362)  routing T_13_22.sp4_v_t_26 <X> T_13_22.lc_trk_g2_7
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 362)  (677 362)  routing T_13_22.sp4_v_t_26 <X> T_13_22.lc_trk_g2_7
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 362)  (684 362)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (692 362)  (692 362)  LC_5 Logic Functioning bit
 (40 10)  (694 362)  (694 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (48 10)  (702 362)  (702 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (704 362)  (704 362)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 362)  (705 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (706 362)  (706 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (675 363)  (675 363)  routing T_13_22.sp4_v_t_26 <X> T_13_22.lc_trk_g2_7
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 363)  (677 363)  routing T_13_22.sp12_v_b_14 <X> T_13_22.lc_trk_g2_6
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (38 11)  (692 363)  (692 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (40 11)  (694 363)  (694 363)  LC_5 Logic Functioning bit
 (41 11)  (695 363)  (695 363)  LC_5 Logic Functioning bit
 (53 11)  (707 363)  (707 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (668 364)  (668 364)  routing T_13_22.rgt_op_0 <X> T_13_22.lc_trk_g3_0
 (21 12)  (675 364)  (675 364)  routing T_13_22.rgt_op_3 <X> T_13_22.lc_trk_g3_3
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 364)  (678 364)  routing T_13_22.rgt_op_3 <X> T_13_22.lc_trk_g3_3
 (25 12)  (679 364)  (679 364)  routing T_13_22.sp4_v_t_23 <X> T_13_22.lc_trk_g3_2
 (27 12)  (681 364)  (681 364)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 364)  (682 364)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 364)  (684 364)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (41 12)  (695 364)  (695 364)  LC_6 Logic Functioning bit
 (42 12)  (696 364)  (696 364)  LC_6 Logic Functioning bit
 (43 12)  (697 364)  (697 364)  LC_6 Logic Functioning bit
 (15 13)  (669 365)  (669 365)  routing T_13_22.rgt_op_0 <X> T_13_22.lc_trk_g3_0
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 365)  (677 365)  routing T_13_22.sp4_v_t_23 <X> T_13_22.lc_trk_g3_2
 (25 13)  (679 365)  (679 365)  routing T_13_22.sp4_v_t_23 <X> T_13_22.lc_trk_g3_2
 (26 13)  (680 365)  (680 365)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 365)  (682 365)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 365)  (686 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (42 13)  (696 365)  (696 365)  LC_6 Logic Functioning bit
 (5 14)  (659 366)  (659 366)  routing T_13_22.sp4_v_t_44 <X> T_13_22.sp4_h_l_44
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 366)  (677 366)  routing T_13_22.sp4_v_b_47 <X> T_13_22.lc_trk_g3_7
 (24 14)  (678 366)  (678 366)  routing T_13_22.sp4_v_b_47 <X> T_13_22.lc_trk_g3_7
 (6 15)  (660 367)  (660 367)  routing T_13_22.sp4_v_t_44 <X> T_13_22.sp4_h_l_44
 (14 15)  (668 367)  (668 367)  routing T_13_22.sp4_r_v_b_44 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_14_22

 (4 0)  (712 352)  (712 352)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_v_b_0
 (6 0)  (714 352)  (714 352)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_v_b_0
 (15 0)  (723 352)  (723 352)  routing T_14_22.top_op_1 <X> T_14_22.lc_trk_g0_1
 (17 0)  (725 352)  (725 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 352)  (732 352)  routing T_14_22.top_op_3 <X> T_14_22.lc_trk_g0_3
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (38 0)  (746 352)  (746 352)  LC_0 Logic Functioning bit
 (18 1)  (726 353)  (726 353)  routing T_14_22.top_op_1 <X> T_14_22.lc_trk_g0_1
 (21 1)  (729 353)  (729 353)  routing T_14_22.top_op_3 <X> T_14_22.lc_trk_g0_3
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 353)  (735 353)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 353)  (736 353)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (39 1)  (747 353)  (747 353)  LC_0 Logic Functioning bit
 (27 2)  (735 354)  (735 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 354)  (736 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 354)  (738 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 354)  (739 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 354)  (741 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 354)  (744 354)  LC_1 Logic Functioning bit
 (37 2)  (745 354)  (745 354)  LC_1 Logic Functioning bit
 (38 2)  (746 354)  (746 354)  LC_1 Logic Functioning bit
 (39 2)  (747 354)  (747 354)  LC_1 Logic Functioning bit
 (41 2)  (749 354)  (749 354)  LC_1 Logic Functioning bit
 (42 2)  (750 354)  (750 354)  LC_1 Logic Functioning bit
 (43 2)  (751 354)  (751 354)  LC_1 Logic Functioning bit
 (26 3)  (734 355)  (734 355)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 355)  (738 355)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 355)  (741 355)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.input_2_1
 (36 3)  (744 355)  (744 355)  LC_1 Logic Functioning bit
 (37 3)  (745 355)  (745 355)  LC_1 Logic Functioning bit
 (38 3)  (746 355)  (746 355)  LC_1 Logic Functioning bit
 (39 3)  (747 355)  (747 355)  LC_1 Logic Functioning bit
 (40 3)  (748 355)  (748 355)  LC_1 Logic Functioning bit
 (41 3)  (749 355)  (749 355)  LC_1 Logic Functioning bit
 (42 3)  (750 355)  (750 355)  LC_1 Logic Functioning bit
 (43 3)  (751 355)  (751 355)  LC_1 Logic Functioning bit
 (51 3)  (759 355)  (759 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (723 356)  (723 356)  routing T_14_22.lft_op_1 <X> T_14_22.lc_trk_g1_1
 (17 4)  (725 356)  (725 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 356)  (726 356)  routing T_14_22.lft_op_1 <X> T_14_22.lc_trk_g1_1
 (27 6)  (735 358)  (735 358)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 358)  (736 358)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 359)  (744 359)  LC_3 Logic Functioning bit
 (38 7)  (746 359)  (746 359)  LC_3 Logic Functioning bit
 (15 8)  (723 360)  (723 360)  routing T_14_22.sp4_h_r_41 <X> T_14_22.lc_trk_g2_1
 (16 8)  (724 360)  (724 360)  routing T_14_22.sp4_h_r_41 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 360)  (726 360)  routing T_14_22.sp4_h_r_41 <X> T_14_22.lc_trk_g2_1
 (18 9)  (726 361)  (726 361)  routing T_14_22.sp4_h_r_41 <X> T_14_22.lc_trk_g2_1
 (5 10)  (713 362)  (713 362)  routing T_14_22.sp4_v_t_37 <X> T_14_22.sp4_h_l_43
 (15 10)  (723 362)  (723 362)  routing T_14_22.tnl_op_5 <X> T_14_22.lc_trk_g2_5
 (17 10)  (725 362)  (725 362)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (4 11)  (712 363)  (712 363)  routing T_14_22.sp4_v_t_37 <X> T_14_22.sp4_h_l_43
 (6 11)  (714 363)  (714 363)  routing T_14_22.sp4_v_t_37 <X> T_14_22.sp4_h_l_43
 (18 11)  (726 363)  (726 363)  routing T_14_22.tnl_op_5 <X> T_14_22.lc_trk_g2_5
 (21 12)  (729 364)  (729 364)  routing T_14_22.sp4_v_t_22 <X> T_14_22.lc_trk_g3_3
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 364)  (731 364)  routing T_14_22.sp4_v_t_22 <X> T_14_22.lc_trk_g3_3
 (21 13)  (729 365)  (729 365)  routing T_14_22.sp4_v_t_22 <X> T_14_22.lc_trk_g3_3
 (5 14)  (713 366)  (713 366)  routing T_14_22.sp4_v_t_38 <X> T_14_22.sp4_h_l_44
 (8 14)  (716 366)  (716 366)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_h_l_47
 (9 14)  (717 366)  (717 366)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_h_l_47
 (10 14)  (718 366)  (718 366)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_h_l_47
 (15 14)  (723 366)  (723 366)  routing T_14_22.sp4_h_l_16 <X> T_14_22.lc_trk_g3_5
 (16 14)  (724 366)  (724 366)  routing T_14_22.sp4_h_l_16 <X> T_14_22.lc_trk_g3_5
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (729 366)  (729 366)  routing T_14_22.sp4_h_r_39 <X> T_14_22.lc_trk_g3_7
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 366)  (731 366)  routing T_14_22.sp4_h_r_39 <X> T_14_22.lc_trk_g3_7
 (24 14)  (732 366)  (732 366)  routing T_14_22.sp4_h_r_39 <X> T_14_22.lc_trk_g3_7
 (4 15)  (712 367)  (712 367)  routing T_14_22.sp4_v_t_38 <X> T_14_22.sp4_h_l_44
 (6 15)  (714 367)  (714 367)  routing T_14_22.sp4_v_t_38 <X> T_14_22.sp4_h_l_44
 (18 15)  (726 367)  (726 367)  routing T_14_22.sp4_h_l_16 <X> T_14_22.lc_trk_g3_5


LogicTile_15_22

 (12 6)  (774 358)  (774 358)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_h_l_40
 (11 7)  (773 359)  (773 359)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_h_l_40
 (13 7)  (775 359)  (775 359)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_h_l_40


LogicTile_16_22

 (3 15)  (819 367)  (819 367)  routing T_16_22.sp12_h_l_22 <X> T_16_22.sp12_v_t_22


LogicTile_1_21

 (16 0)  (34 336)  (34 336)  routing T_1_21.sp12_h_r_9 <X> T_1_21.lc_trk_g0_1
 (17 0)  (35 336)  (35 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (39 336)  (39 336)  routing T_1_21.wire_logic_cluster/lc_3/out <X> T_1_21.lc_trk_g0_3
 (22 0)  (40 336)  (40 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (44 336)  (44 336)  routing T_1_21.lc_trk_g1_5 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 336)  (45 336)  routing T_1_21.lc_trk_g1_6 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 336)  (47 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 336)  (48 336)  routing T_1_21.lc_trk_g1_6 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 336)  (49 336)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 336)  (50 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 336)  (51 336)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 336)  (52 336)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 336)  (53 336)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.input_2_0
 (38 0)  (56 336)  (56 336)  LC_0 Logic Functioning bit
 (39 0)  (57 336)  (57 336)  LC_0 Logic Functioning bit
 (42 0)  (60 336)  (60 336)  LC_0 Logic Functioning bit
 (43 0)  (61 336)  (61 336)  LC_0 Logic Functioning bit
 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (41 337)  (41 337)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g0_2
 (24 1)  (42 337)  (42 337)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g0_2
 (25 1)  (43 337)  (43 337)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g0_2
 (27 1)  (45 337)  (45 337)  routing T_1_21.lc_trk_g1_5 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 337)  (47 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 337)  (48 337)  routing T_1_21.lc_trk_g1_6 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 337)  (49 337)  routing T_1_21.lc_trk_g3_6 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 337)  (50 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (51 337)  (51 337)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.input_2_0
 (34 1)  (52 337)  (52 337)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.input_2_0
 (35 1)  (53 337)  (53 337)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.input_2_0
 (36 1)  (54 337)  (54 337)  LC_0 Logic Functioning bit
 (37 1)  (55 337)  (55 337)  LC_0 Logic Functioning bit
 (40 1)  (58 337)  (58 337)  LC_0 Logic Functioning bit
 (41 1)  (59 337)  (59 337)  LC_0 Logic Functioning bit
 (51 1)  (69 337)  (69 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (18 338)  (18 338)  routing T_1_21.glb_netwk_3 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (2 2)  (20 338)  (20 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (45 338)  (45 338)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 338)  (47 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 338)  (48 338)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 338)  (49 338)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 338)  (50 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 338)  (51 338)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 338)  (55 338)  LC_1 Logic Functioning bit
 (39 2)  (57 338)  (57 338)  LC_1 Logic Functioning bit
 (41 2)  (59 338)  (59 338)  LC_1 Logic Functioning bit
 (43 2)  (61 338)  (61 338)  LC_1 Logic Functioning bit
 (46 2)  (64 338)  (64 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (71 338)  (71 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (18 339)  (18 339)  routing T_1_21.glb_netwk_3 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (30 3)  (48 339)  (48 339)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 339)  (49 339)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (55 339)  (55 339)  LC_1 Logic Functioning bit
 (39 3)  (57 339)  (57 339)  LC_1 Logic Functioning bit
 (41 3)  (59 339)  (59 339)  LC_1 Logic Functioning bit
 (43 3)  (61 339)  (61 339)  LC_1 Logic Functioning bit
 (6 4)  (24 340)  (24 340)  routing T_1_21.sp4_h_r_10 <X> T_1_21.sp4_v_b_3
 (10 4)  (28 340)  (28 340)  routing T_1_21.sp4_v_t_46 <X> T_1_21.sp4_h_r_4
 (15 4)  (33 340)  (33 340)  routing T_1_21.bot_op_1 <X> T_1_21.lc_trk_g1_1
 (17 4)  (35 340)  (35 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (40 340)  (40 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (46 340)  (46 340)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 340)  (47 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 340)  (48 340)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 340)  (50 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 340)  (52 340)  routing T_1_21.lc_trk_g1_0 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 340)  (55 340)  LC_2 Logic Functioning bit
 (39 4)  (57 340)  (57 340)  LC_2 Logic Functioning bit
 (52 4)  (70 340)  (70 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (26 341)  (26 341)  routing T_1_21.sp4_h_r_4 <X> T_1_21.sp4_v_b_4
 (14 5)  (32 341)  (32 341)  routing T_1_21.top_op_0 <X> T_1_21.lc_trk_g1_0
 (15 5)  (33 341)  (33 341)  routing T_1_21.top_op_0 <X> T_1_21.lc_trk_g1_0
 (17 5)  (35 341)  (35 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (39 341)  (39 341)  routing T_1_21.sp4_r_v_b_27 <X> T_1_21.lc_trk_g1_3
 (22 5)  (40 341)  (40 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (41 341)  (41 341)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g1_2
 (24 5)  (42 341)  (42 341)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g1_2
 (25 5)  (43 341)  (43 341)  routing T_1_21.sp4_h_r_2 <X> T_1_21.lc_trk_g1_2
 (26 5)  (44 341)  (44 341)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 341)  (45 341)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 341)  (46 341)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 341)  (47 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (55 341)  (55 341)  LC_2 Logic Functioning bit
 (39 5)  (57 341)  (57 341)  LC_2 Logic Functioning bit
 (40 5)  (58 341)  (58 341)  LC_2 Logic Functioning bit
 (42 5)  (60 341)  (60 341)  LC_2 Logic Functioning bit
 (15 6)  (33 342)  (33 342)  routing T_1_21.sp12_h_r_5 <X> T_1_21.lc_trk_g1_5
 (17 6)  (35 342)  (35 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (36 342)  (36 342)  routing T_1_21.sp12_h_r_5 <X> T_1_21.lc_trk_g1_5
 (21 6)  (39 342)  (39 342)  routing T_1_21.bnr_op_7 <X> T_1_21.lc_trk_g1_7
 (22 6)  (40 342)  (40 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (43 342)  (43 342)  routing T_1_21.bnr_op_6 <X> T_1_21.lc_trk_g1_6
 (27 6)  (45 342)  (45 342)  routing T_1_21.lc_trk_g1_3 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 342)  (47 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 342)  (50 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (59 342)  (59 342)  LC_3 Logic Functioning bit
 (42 6)  (60 342)  (60 342)  LC_3 Logic Functioning bit
 (43 6)  (61 342)  (61 342)  LC_3 Logic Functioning bit
 (45 6)  (63 342)  (63 342)  LC_3 Logic Functioning bit
 (47 6)  (65 342)  (65 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (36 343)  (36 343)  routing T_1_21.sp12_h_r_5 <X> T_1_21.lc_trk_g1_5
 (21 7)  (39 343)  (39 343)  routing T_1_21.bnr_op_7 <X> T_1_21.lc_trk_g1_7
 (22 7)  (40 343)  (40 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 343)  (43 343)  routing T_1_21.bnr_op_6 <X> T_1_21.lc_trk_g1_6
 (26 7)  (44 343)  (44 343)  routing T_1_21.lc_trk_g0_3 <X> T_1_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 343)  (47 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 343)  (48 343)  routing T_1_21.lc_trk_g1_3 <X> T_1_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 343)  (49 343)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 343)  (50 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (51 343)  (51 343)  routing T_1_21.lc_trk_g3_0 <X> T_1_21.input_2_3
 (34 7)  (52 343)  (52 343)  routing T_1_21.lc_trk_g3_0 <X> T_1_21.input_2_3
 (42 7)  (60 343)  (60 343)  LC_3 Logic Functioning bit
 (46 7)  (64 343)  (64 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (29 8)  (47 344)  (47 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 344)  (50 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 344)  (52 344)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (41 8)  (59 344)  (59 344)  LC_4 Logic Functioning bit
 (43 8)  (61 344)  (61 344)  LC_4 Logic Functioning bit
 (45 8)  (63 344)  (63 344)  LC_4 Logic Functioning bit
 (53 8)  (71 344)  (71 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (10 9)  (28 345)  (28 345)  routing T_1_21.sp4_h_r_2 <X> T_1_21.sp4_v_b_7
 (31 9)  (49 345)  (49 345)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (41 9)  (59 345)  (59 345)  LC_4 Logic Functioning bit
 (43 9)  (61 345)  (61 345)  LC_4 Logic Functioning bit
 (46 9)  (64 345)  (64 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (34 346)  (34 346)  routing T_1_21.sp12_v_b_21 <X> T_1_21.lc_trk_g2_5
 (17 10)  (35 346)  (35 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (43 346)  (43 346)  routing T_1_21.rgt_op_6 <X> T_1_21.lc_trk_g2_6
 (27 10)  (45 346)  (45 346)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 346)  (47 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 346)  (48 346)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 346)  (49 346)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 346)  (50 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 346)  (51 346)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 346)  (54 346)  LC_5 Logic Functioning bit
 (37 10)  (55 346)  (55 346)  LC_5 Logic Functioning bit
 (38 10)  (56 346)  (56 346)  LC_5 Logic Functioning bit
 (39 10)  (57 346)  (57 346)  LC_5 Logic Functioning bit
 (18 11)  (36 347)  (36 347)  routing T_1_21.sp12_v_b_21 <X> T_1_21.lc_trk_g2_5
 (22 11)  (40 347)  (40 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 347)  (42 347)  routing T_1_21.rgt_op_6 <X> T_1_21.lc_trk_g2_6
 (26 11)  (44 347)  (44 347)  routing T_1_21.lc_trk_g0_3 <X> T_1_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 347)  (47 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 347)  (48 347)  routing T_1_21.lc_trk_g1_7 <X> T_1_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 347)  (49 347)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (40 11)  (58 347)  (58 347)  LC_5 Logic Functioning bit
 (41 11)  (59 347)  (59 347)  LC_5 Logic Functioning bit
 (42 11)  (60 347)  (60 347)  LC_5 Logic Functioning bit
 (43 11)  (61 347)  (61 347)  LC_5 Logic Functioning bit
 (17 12)  (35 348)  (35 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (39 348)  (39 348)  routing T_1_21.rgt_op_3 <X> T_1_21.lc_trk_g3_3
 (22 12)  (40 348)  (40 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 348)  (42 348)  routing T_1_21.rgt_op_3 <X> T_1_21.lc_trk_g3_3
 (37 12)  (55 348)  (55 348)  LC_6 Logic Functioning bit
 (38 12)  (56 348)  (56 348)  LC_6 Logic Functioning bit
 (41 12)  (59 348)  (59 348)  LC_6 Logic Functioning bit
 (42 12)  (60 348)  (60 348)  LC_6 Logic Functioning bit
 (17 13)  (35 349)  (35 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (45 349)  (45 349)  routing T_1_21.lc_trk_g3_1 <X> T_1_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 349)  (46 349)  routing T_1_21.lc_trk_g3_1 <X> T_1_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 349)  (47 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 349)  (50 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (52 349)  (52 349)  routing T_1_21.lc_trk_g1_1 <X> T_1_21.input_2_6
 (36 13)  (54 349)  (54 349)  LC_6 Logic Functioning bit
 (39 13)  (57 349)  (57 349)  LC_6 Logic Functioning bit
 (40 13)  (58 349)  (58 349)  LC_6 Logic Functioning bit
 (43 13)  (61 349)  (61 349)  LC_6 Logic Functioning bit
 (22 14)  (40 350)  (40 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (39 351)  (39 351)  routing T_1_21.sp4_r_v_b_47 <X> T_1_21.lc_trk_g3_7
 (22 15)  (40 351)  (40 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (42 351)  (42 351)  routing T_1_21.tnr_op_6 <X> T_1_21.lc_trk_g3_6


LogicTile_2_21

 (3 0)  (75 336)  (75 336)  routing T_2_21.sp12_v_t_23 <X> T_2_21.sp12_v_b_0
 (6 0)  (78 336)  (78 336)  routing T_2_21.sp4_h_r_7 <X> T_2_21.sp4_v_b_0
 (15 0)  (87 336)  (87 336)  routing T_2_21.sp4_h_l_4 <X> T_2_21.lc_trk_g0_1
 (16 0)  (88 336)  (88 336)  routing T_2_21.sp4_h_l_4 <X> T_2_21.lc_trk_g0_1
 (17 0)  (89 336)  (89 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 336)  (90 336)  routing T_2_21.sp4_h_l_4 <X> T_2_21.lc_trk_g0_1
 (25 0)  (97 336)  (97 336)  routing T_2_21.sp4_h_r_10 <X> T_2_21.lc_trk_g0_2
 (27 0)  (99 336)  (99 336)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 336)  (100 336)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 336)  (101 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 336)  (103 336)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 336)  (104 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 336)  (106 336)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 336)  (107 336)  routing T_2_21.lc_trk_g2_4 <X> T_2_21.input_2_0
 (38 0)  (110 336)  (110 336)  LC_0 Logic Functioning bit
 (39 0)  (111 336)  (111 336)  LC_0 Logic Functioning bit
 (42 0)  (114 336)  (114 336)  LC_0 Logic Functioning bit
 (43 0)  (115 336)  (115 336)  LC_0 Logic Functioning bit
 (52 0)  (124 336)  (124 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (80 337)  (80 337)  routing T_2_21.sp4_v_t_47 <X> T_2_21.sp4_v_b_1
 (10 1)  (82 337)  (82 337)  routing T_2_21.sp4_v_t_47 <X> T_2_21.sp4_v_b_1
 (18 1)  (90 337)  (90 337)  routing T_2_21.sp4_h_l_4 <X> T_2_21.lc_trk_g0_1
 (22 1)  (94 337)  (94 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 337)  (95 337)  routing T_2_21.sp4_h_r_10 <X> T_2_21.lc_trk_g0_2
 (24 1)  (96 337)  (96 337)  routing T_2_21.sp4_h_r_10 <X> T_2_21.lc_trk_g0_2
 (28 1)  (100 337)  (100 337)  routing T_2_21.lc_trk_g2_0 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 337)  (101 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 337)  (104 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (105 337)  (105 337)  routing T_2_21.lc_trk_g2_4 <X> T_2_21.input_2_0
 (36 1)  (108 337)  (108 337)  LC_0 Logic Functioning bit
 (37 1)  (109 337)  (109 337)  LC_0 Logic Functioning bit
 (40 1)  (112 337)  (112 337)  LC_0 Logic Functioning bit
 (41 1)  (113 337)  (113 337)  LC_0 Logic Functioning bit
 (47 1)  (119 337)  (119 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (72 338)  (72 338)  routing T_2_21.glb_netwk_3 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (74 338)  (74 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 338)  (86 338)  routing T_2_21.wire_logic_cluster/lc_4/out <X> T_2_21.lc_trk_g0_4
 (17 2)  (89 338)  (89 338)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (90 338)  (90 338)  routing T_2_21.wire_logic_cluster/lc_5/out <X> T_2_21.lc_trk_g0_5
 (25 2)  (97 338)  (97 338)  routing T_2_21.wire_logic_cluster/lc_6/out <X> T_2_21.lc_trk_g0_6
 (26 2)  (98 338)  (98 338)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 338)  (99 338)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 338)  (100 338)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 338)  (101 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 338)  (102 338)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 338)  (104 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 338)  (105 338)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 338)  (106 338)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 338)  (108 338)  LC_1 Logic Functioning bit
 (37 2)  (109 338)  (109 338)  LC_1 Logic Functioning bit
 (38 2)  (110 338)  (110 338)  LC_1 Logic Functioning bit
 (42 2)  (114 338)  (114 338)  LC_1 Logic Functioning bit
 (43 2)  (115 338)  (115 338)  LC_1 Logic Functioning bit
 (0 3)  (72 339)  (72 339)  routing T_2_21.glb_netwk_3 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (17 3)  (89 339)  (89 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (94 339)  (94 339)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (98 339)  (98 339)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 339)  (99 339)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 339)  (101 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 339)  (103 339)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 339)  (104 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (106 339)  (106 339)  routing T_2_21.lc_trk_g1_0 <X> T_2_21.input_2_1
 (37 3)  (109 339)  (109 339)  LC_1 Logic Functioning bit
 (42 3)  (114 339)  (114 339)  LC_1 Logic Functioning bit
 (43 3)  (115 339)  (115 339)  LC_1 Logic Functioning bit
 (8 4)  (80 340)  (80 340)  routing T_2_21.sp4_v_b_4 <X> T_2_21.sp4_h_r_4
 (9 4)  (81 340)  (81 340)  routing T_2_21.sp4_v_b_4 <X> T_2_21.sp4_h_r_4
 (21 4)  (93 340)  (93 340)  routing T_2_21.wire_logic_cluster/lc_3/out <X> T_2_21.lc_trk_g1_3
 (22 4)  (94 340)  (94 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 340)  (98 340)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 340)  (100 340)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 340)  (101 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 340)  (103 340)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 340)  (104 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 340)  (105 340)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 340)  (108 340)  LC_2 Logic Functioning bit
 (38 4)  (110 340)  (110 340)  LC_2 Logic Functioning bit
 (41 4)  (113 340)  (113 340)  LC_2 Logic Functioning bit
 (4 5)  (76 341)  (76 341)  routing T_2_21.sp4_h_l_42 <X> T_2_21.sp4_h_r_3
 (6 5)  (78 341)  (78 341)  routing T_2_21.sp4_h_l_42 <X> T_2_21.sp4_h_r_3
 (14 5)  (86 341)  (86 341)  routing T_2_21.sp4_r_v_b_24 <X> T_2_21.lc_trk_g1_0
 (17 5)  (89 341)  (89 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (99 341)  (99 341)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 341)  (100 341)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 341)  (101 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 341)  (102 341)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 341)  (103 341)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 341)  (104 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (105 341)  (105 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.input_2_2
 (34 5)  (106 341)  (106 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.input_2_2
 (35 5)  (107 341)  (107 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.input_2_2
 (36 5)  (108 341)  (108 341)  LC_2 Logic Functioning bit
 (37 5)  (109 341)  (109 341)  LC_2 Logic Functioning bit
 (38 5)  (110 341)  (110 341)  LC_2 Logic Functioning bit
 (41 5)  (113 341)  (113 341)  LC_2 Logic Functioning bit
 (43 5)  (115 341)  (115 341)  LC_2 Logic Functioning bit
 (13 6)  (85 342)  (85 342)  routing T_2_21.sp4_h_r_5 <X> T_2_21.sp4_v_t_40
 (14 6)  (86 342)  (86 342)  routing T_2_21.bnr_op_4 <X> T_2_21.lc_trk_g1_4
 (21 6)  (93 342)  (93 342)  routing T_2_21.bnr_op_7 <X> T_2_21.lc_trk_g1_7
 (22 6)  (94 342)  (94 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (97 342)  (97 342)  routing T_2_21.wire_logic_cluster/lc_6/out <X> T_2_21.lc_trk_g1_6
 (27 6)  (99 342)  (99 342)  routing T_2_21.lc_trk_g1_3 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 342)  (101 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 342)  (103 342)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 342)  (104 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 342)  (106 342)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 342)  (107 342)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.input_2_3
 (38 6)  (110 342)  (110 342)  LC_3 Logic Functioning bit
 (41 6)  (113 342)  (113 342)  LC_3 Logic Functioning bit
 (43 6)  (115 342)  (115 342)  LC_3 Logic Functioning bit
 (45 6)  (117 342)  (117 342)  LC_3 Logic Functioning bit
 (12 7)  (84 343)  (84 343)  routing T_2_21.sp4_h_r_5 <X> T_2_21.sp4_v_t_40
 (14 7)  (86 343)  (86 343)  routing T_2_21.bnr_op_4 <X> T_2_21.lc_trk_g1_4
 (17 7)  (89 343)  (89 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (93 343)  (93 343)  routing T_2_21.bnr_op_7 <X> T_2_21.lc_trk_g1_7
 (22 7)  (94 343)  (94 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (101 343)  (101 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 343)  (102 343)  routing T_2_21.lc_trk_g1_3 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 343)  (103 343)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 343)  (104 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (105 343)  (105 343)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.input_2_3
 (34 7)  (106 343)  (106 343)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.input_2_3
 (38 7)  (110 343)  (110 343)  LC_3 Logic Functioning bit
 (40 7)  (112 343)  (112 343)  LC_3 Logic Functioning bit
 (41 7)  (113 343)  (113 343)  LC_3 Logic Functioning bit
 (42 7)  (114 343)  (114 343)  LC_3 Logic Functioning bit
 (22 8)  (94 344)  (94 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (98 344)  (98 344)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 344)  (99 344)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 344)  (100 344)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 344)  (101 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 344)  (103 344)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 344)  (104 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 344)  (105 344)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 344)  (107 344)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.input_2_4
 (43 8)  (115 344)  (115 344)  LC_4 Logic Functioning bit
 (45 8)  (117 344)  (117 344)  LC_4 Logic Functioning bit
 (14 9)  (86 345)  (86 345)  routing T_2_21.sp4_h_r_24 <X> T_2_21.lc_trk_g2_0
 (15 9)  (87 345)  (87 345)  routing T_2_21.sp4_h_r_24 <X> T_2_21.lc_trk_g2_0
 (16 9)  (88 345)  (88 345)  routing T_2_21.sp4_h_r_24 <X> T_2_21.lc_trk_g2_0
 (17 9)  (89 345)  (89 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (93 345)  (93 345)  routing T_2_21.sp4_r_v_b_35 <X> T_2_21.lc_trk_g2_3
 (26 9)  (98 345)  (98 345)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 345)  (100 345)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 345)  (101 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 345)  (102 345)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 345)  (104 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (41 9)  (113 345)  (113 345)  LC_4 Logic Functioning bit
 (42 9)  (114 345)  (114 345)  LC_4 Logic Functioning bit
 (43 9)  (115 345)  (115 345)  LC_4 Logic Functioning bit
 (4 10)  (76 346)  (76 346)  routing T_2_21.sp4_h_r_6 <X> T_2_21.sp4_v_t_43
 (10 10)  (82 346)  (82 346)  routing T_2_21.sp4_v_b_2 <X> T_2_21.sp4_h_l_42
 (11 10)  (83 346)  (83 346)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_v_t_45
 (15 10)  (87 346)  (87 346)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g2_5
 (17 10)  (89 346)  (89 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 346)  (90 346)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g2_5
 (21 10)  (93 346)  (93 346)  routing T_2_21.wire_logic_cluster/lc_7/out <X> T_2_21.lc_trk_g2_7
 (22 10)  (94 346)  (94 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (98 346)  (98 346)  routing T_2_21.lc_trk_g0_5 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 346)  (101 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 346)  (103 346)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 346)  (104 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 346)  (105 346)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 346)  (107 346)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.input_2_5
 (38 10)  (110 346)  (110 346)  LC_5 Logic Functioning bit
 (41 10)  (113 346)  (113 346)  LC_5 Logic Functioning bit
 (45 10)  (117 346)  (117 346)  LC_5 Logic Functioning bit
 (46 10)  (118 346)  (118 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (77 347)  (77 347)  routing T_2_21.sp4_h_r_6 <X> T_2_21.sp4_v_t_43
 (12 11)  (84 347)  (84 347)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_v_t_45
 (14 11)  (86 347)  (86 347)  routing T_2_21.sp4_r_v_b_36 <X> T_2_21.lc_trk_g2_4
 (17 11)  (89 347)  (89 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (94 347)  (94 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 347)  (97 347)  routing T_2_21.sp4_r_v_b_38 <X> T_2_21.lc_trk_g2_6
 (29 11)  (101 347)  (101 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 347)  (102 347)  routing T_2_21.lc_trk_g0_2 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 347)  (103 347)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 347)  (104 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 347)  (105 347)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.input_2_5
 (39 11)  (111 347)  (111 347)  LC_5 Logic Functioning bit
 (41 11)  (113 347)  (113 347)  LC_5 Logic Functioning bit
 (14 12)  (86 348)  (86 348)  routing T_2_21.sp4_v_t_21 <X> T_2_21.lc_trk_g3_0
 (21 12)  (93 348)  (93 348)  routing T_2_21.sp4_v_t_22 <X> T_2_21.lc_trk_g3_3
 (22 12)  (94 348)  (94 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 348)  (95 348)  routing T_2_21.sp4_v_t_22 <X> T_2_21.lc_trk_g3_3
 (25 12)  (97 348)  (97 348)  routing T_2_21.sp4_h_r_42 <X> T_2_21.lc_trk_g3_2
 (26 12)  (98 348)  (98 348)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 348)  (99 348)  routing T_2_21.lc_trk_g1_0 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 348)  (101 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 348)  (103 348)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 348)  (104 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 348)  (105 348)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 348)  (107 348)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.input_2_6
 (43 12)  (115 348)  (115 348)  LC_6 Logic Functioning bit
 (45 12)  (117 348)  (117 348)  LC_6 Logic Functioning bit
 (51 12)  (123 348)  (123 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (86 349)  (86 349)  routing T_2_21.sp4_v_t_21 <X> T_2_21.lc_trk_g3_0
 (16 13)  (88 349)  (88 349)  routing T_2_21.sp4_v_t_21 <X> T_2_21.lc_trk_g3_0
 (17 13)  (89 349)  (89 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (93 349)  (93 349)  routing T_2_21.sp4_v_t_22 <X> T_2_21.lc_trk_g3_3
 (22 13)  (94 349)  (94 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (95 349)  (95 349)  routing T_2_21.sp4_h_r_42 <X> T_2_21.lc_trk_g3_2
 (24 13)  (96 349)  (96 349)  routing T_2_21.sp4_h_r_42 <X> T_2_21.lc_trk_g3_2
 (25 13)  (97 349)  (97 349)  routing T_2_21.sp4_h_r_42 <X> T_2_21.lc_trk_g3_2
 (26 13)  (98 349)  (98 349)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 349)  (100 349)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 349)  (101 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 349)  (104 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 349)  (107 349)  routing T_2_21.lc_trk_g0_6 <X> T_2_21.input_2_6
 (41 13)  (113 349)  (113 349)  LC_6 Logic Functioning bit
 (42 13)  (114 349)  (114 349)  LC_6 Logic Functioning bit
 (43 13)  (115 349)  (115 349)  LC_6 Logic Functioning bit
 (48 13)  (120 349)  (120 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (86 350)  (86 350)  routing T_2_21.sp4_h_r_44 <X> T_2_21.lc_trk_g3_4
 (17 14)  (89 350)  (89 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (93 350)  (93 350)  routing T_2_21.wire_logic_cluster/lc_7/out <X> T_2_21.lc_trk_g3_7
 (22 14)  (94 350)  (94 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 350)  (99 350)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 350)  (100 350)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 350)  (101 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 350)  (102 350)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 350)  (103 350)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 350)  (104 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 350)  (105 350)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 350)  (107 350)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.input_2_7
 (38 14)  (110 350)  (110 350)  LC_7 Logic Functioning bit
 (41 14)  (113 350)  (113 350)  LC_7 Logic Functioning bit
 (45 14)  (117 350)  (117 350)  LC_7 Logic Functioning bit
 (14 15)  (86 351)  (86 351)  routing T_2_21.sp4_h_r_44 <X> T_2_21.lc_trk_g3_4
 (15 15)  (87 351)  (87 351)  routing T_2_21.sp4_h_r_44 <X> T_2_21.lc_trk_g3_4
 (16 15)  (88 351)  (88 351)  routing T_2_21.sp4_h_r_44 <X> T_2_21.lc_trk_g3_4
 (17 15)  (89 351)  (89 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (90 351)  (90 351)  routing T_2_21.sp4_r_v_b_45 <X> T_2_21.lc_trk_g3_5
 (26 15)  (98 351)  (98 351)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 351)  (100 351)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 351)  (101 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 351)  (102 351)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 351)  (103 351)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 351)  (104 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (105 351)  (105 351)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.input_2_7
 (38 15)  (110 351)  (110 351)  LC_7 Logic Functioning bit
 (40 15)  (112 351)  (112 351)  LC_7 Logic Functioning bit
 (52 15)  (124 351)  (124 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_21

 (8 0)  (134 336)  (134 336)  routing T_3_21.sp4_h_l_40 <X> T_3_21.sp4_h_r_1
 (10 0)  (136 336)  (136 336)  routing T_3_21.sp4_h_l_40 <X> T_3_21.sp4_h_r_1
 (12 0)  (138 336)  (138 336)  routing T_3_21.sp4_v_t_39 <X> T_3_21.sp4_h_r_2
 (14 0)  (140 336)  (140 336)  routing T_3_21.sp4_h_r_8 <X> T_3_21.lc_trk_g0_0
 (25 0)  (151 336)  (151 336)  routing T_3_21.wire_logic_cluster/lc_2/out <X> T_3_21.lc_trk_g0_2
 (26 0)  (152 336)  (152 336)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 336)  (153 336)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 336)  (154 336)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 336)  (155 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 336)  (158 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 336)  (160 336)  routing T_3_21.lc_trk_g1_0 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (165 336)  (165 336)  LC_0 Logic Functioning bit
 (45 0)  (171 336)  (171 336)  LC_0 Logic Functioning bit
 (46 0)  (172 336)  (172 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (178 336)  (178 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (135 337)  (135 337)  routing T_3_21.sp4_v_t_40 <X> T_3_21.sp4_v_b_1
 (10 1)  (136 337)  (136 337)  routing T_3_21.sp4_v_t_40 <X> T_3_21.sp4_v_b_1
 (15 1)  (141 337)  (141 337)  routing T_3_21.sp4_h_r_8 <X> T_3_21.lc_trk_g0_0
 (16 1)  (142 337)  (142 337)  routing T_3_21.sp4_h_r_8 <X> T_3_21.lc_trk_g0_0
 (17 1)  (143 337)  (143 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (148 337)  (148 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (153 337)  (153 337)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 337)  (155 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 337)  (158 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (160 337)  (160 337)  routing T_3_21.lc_trk_g1_1 <X> T_3_21.input_2_0
 (36 1)  (162 337)  (162 337)  LC_0 Logic Functioning bit
 (38 1)  (164 337)  (164 337)  LC_0 Logic Functioning bit
 (43 1)  (169 337)  (169 337)  LC_0 Logic Functioning bit
 (0 2)  (126 338)  (126 338)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (2 2)  (128 338)  (128 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (147 338)  (147 338)  routing T_3_21.sp4_v_b_7 <X> T_3_21.lc_trk_g0_7
 (22 2)  (148 338)  (148 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (149 338)  (149 338)  routing T_3_21.sp4_v_b_7 <X> T_3_21.lc_trk_g0_7
 (29 2)  (155 338)  (155 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 338)  (157 338)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 338)  (158 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 338)  (160 338)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (41 2)  (167 338)  (167 338)  LC_1 Logic Functioning bit
 (43 2)  (169 338)  (169 338)  LC_1 Logic Functioning bit
 (45 2)  (171 338)  (171 338)  LC_1 Logic Functioning bit
 (46 2)  (172 338)  (172 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (179 338)  (179 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (126 339)  (126 339)  routing T_3_21.glb_netwk_3 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (41 3)  (167 339)  (167 339)  LC_1 Logic Functioning bit
 (43 3)  (169 339)  (169 339)  LC_1 Logic Functioning bit
 (12 4)  (138 340)  (138 340)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (14 4)  (140 340)  (140 340)  routing T_3_21.wire_logic_cluster/lc_0/out <X> T_3_21.lc_trk_g1_0
 (15 4)  (141 340)  (141 340)  routing T_3_21.bot_op_1 <X> T_3_21.lc_trk_g1_1
 (17 4)  (143 340)  (143 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (153 340)  (153 340)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 340)  (155 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 340)  (156 340)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 340)  (157 340)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 340)  (158 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 340)  (159 340)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 340)  (160 340)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 340)  (161 340)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.input_2_2
 (38 4)  (164 340)  (164 340)  LC_2 Logic Functioning bit
 (41 4)  (167 340)  (167 340)  LC_2 Logic Functioning bit
 (45 4)  (171 340)  (171 340)  LC_2 Logic Functioning bit
 (11 5)  (137 341)  (137 341)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (13 5)  (139 341)  (139 341)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_h_r_5
 (17 5)  (143 341)  (143 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (152 341)  (152 341)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 341)  (155 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 341)  (157 341)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 341)  (158 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (160 341)  (160 341)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.input_2_2
 (39 5)  (165 341)  (165 341)  LC_2 Logic Functioning bit
 (41 5)  (167 341)  (167 341)  LC_2 Logic Functioning bit
 (46 5)  (172 341)  (172 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (6 6)  (132 342)  (132 342)  routing T_3_21.sp4_v_b_0 <X> T_3_21.sp4_v_t_38
 (12 6)  (138 342)  (138 342)  routing T_3_21.sp4_v_b_5 <X> T_3_21.sp4_h_l_40
 (17 6)  (143 342)  (143 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 342)  (144 342)  routing T_3_21.wire_logic_cluster/lc_5/out <X> T_3_21.lc_trk_g1_5
 (22 6)  (148 342)  (148 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (150 342)  (150 342)  routing T_3_21.bot_op_7 <X> T_3_21.lc_trk_g1_7
 (25 6)  (151 342)  (151 342)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g1_6
 (26 6)  (152 342)  (152 342)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 342)  (153 342)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 342)  (155 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 342)  (156 342)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 342)  (158 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 342)  (160 342)  routing T_3_21.lc_trk_g1_1 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (163 342)  (163 342)  LC_3 Logic Functioning bit
 (45 6)  (171 342)  (171 342)  LC_3 Logic Functioning bit
 (46 6)  (172 342)  (172 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (173 342)  (173 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (178 342)  (178 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (131 343)  (131 343)  routing T_3_21.sp4_v_b_0 <X> T_3_21.sp4_v_t_38
 (17 7)  (143 343)  (143 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (148 343)  (148 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (149 343)  (149 343)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g1_6
 (24 7)  (150 343)  (150 343)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g1_6
 (25 7)  (151 343)  (151 343)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g1_6
 (26 7)  (152 343)  (152 343)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 343)  (153 343)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 343)  (155 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 343)  (158 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (159 343)  (159 343)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.input_2_3
 (34 7)  (160 343)  (160 343)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.input_2_3
 (35 7)  (161 343)  (161 343)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.input_2_3
 (37 7)  (163 343)  (163 343)  LC_3 Logic Functioning bit
 (40 7)  (166 343)  (166 343)  LC_3 Logic Functioning bit
 (42 7)  (168 343)  (168 343)  LC_3 Logic Functioning bit
 (5 8)  (131 344)  (131 344)  routing T_3_21.sp4_v_t_43 <X> T_3_21.sp4_h_r_6
 (9 8)  (135 344)  (135 344)  routing T_3_21.sp4_v_t_42 <X> T_3_21.sp4_h_r_7
 (13 8)  (139 344)  (139 344)  routing T_3_21.sp4_v_t_45 <X> T_3_21.sp4_v_b_8
 (15 8)  (141 344)  (141 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (16 8)  (142 344)  (142 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (17 8)  (143 344)  (143 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (144 344)  (144 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (22 8)  (148 344)  (148 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 344)  (149 344)  routing T_3_21.sp4_h_r_27 <X> T_3_21.lc_trk_g2_3
 (24 8)  (150 344)  (150 344)  routing T_3_21.sp4_h_r_27 <X> T_3_21.lc_trk_g2_3
 (25 8)  (151 344)  (151 344)  routing T_3_21.sp4_v_t_23 <X> T_3_21.lc_trk_g2_2
 (26 8)  (152 344)  (152 344)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 344)  (155 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 344)  (156 344)  routing T_3_21.lc_trk_g0_7 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 344)  (157 344)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 344)  (158 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 344)  (159 344)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 344)  (160 344)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (39 8)  (165 344)  (165 344)  LC_4 Logic Functioning bit
 (45 8)  (171 344)  (171 344)  LC_4 Logic Functioning bit
 (46 8)  (172 344)  (172 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (142 345)  (142 345)  routing T_3_21.sp12_v_b_8 <X> T_3_21.lc_trk_g2_0
 (17 9)  (143 345)  (143 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (147 345)  (147 345)  routing T_3_21.sp4_h_r_27 <X> T_3_21.lc_trk_g2_3
 (22 9)  (148 345)  (148 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (149 345)  (149 345)  routing T_3_21.sp4_v_t_23 <X> T_3_21.lc_trk_g2_2
 (25 9)  (151 345)  (151 345)  routing T_3_21.sp4_v_t_23 <X> T_3_21.lc_trk_g2_2
 (27 9)  (153 345)  (153 345)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 345)  (155 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 345)  (156 345)  routing T_3_21.lc_trk_g0_7 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 345)  (158 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (160 345)  (160 345)  routing T_3_21.lc_trk_g1_1 <X> T_3_21.input_2_4
 (36 9)  (162 345)  (162 345)  LC_4 Logic Functioning bit
 (38 9)  (164 345)  (164 345)  LC_4 Logic Functioning bit
 (43 9)  (169 345)  (169 345)  LC_4 Logic Functioning bit
 (53 9)  (179 345)  (179 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (2 10)  (128 346)  (128 346)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (8 10)  (134 346)  (134 346)  routing T_3_21.sp4_h_r_11 <X> T_3_21.sp4_h_l_42
 (10 10)  (136 346)  (136 346)  routing T_3_21.sp4_h_r_11 <X> T_3_21.sp4_h_l_42
 (15 10)  (141 346)  (141 346)  routing T_3_21.sp12_v_t_2 <X> T_3_21.lc_trk_g2_5
 (17 10)  (143 346)  (143 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (144 346)  (144 346)  routing T_3_21.sp12_v_t_2 <X> T_3_21.lc_trk_g2_5
 (28 10)  (154 346)  (154 346)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 346)  (155 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 346)  (157 346)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 346)  (158 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 346)  (160 346)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 346)  (161 346)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.input_2_5
 (36 10)  (162 346)  (162 346)  LC_5 Logic Functioning bit
 (37 10)  (163 346)  (163 346)  LC_5 Logic Functioning bit
 (42 10)  (168 346)  (168 346)  LC_5 Logic Functioning bit
 (43 10)  (169 346)  (169 346)  LC_5 Logic Functioning bit
 (46 10)  (172 346)  (172 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (177 346)  (177 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (179 346)  (179 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (18 11)  (144 347)  (144 347)  routing T_3_21.sp12_v_t_2 <X> T_3_21.lc_trk_g2_5
 (26 11)  (152 347)  (152 347)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 347)  (154 347)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 347)  (155 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 347)  (157 347)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 347)  (158 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (159 347)  (159 347)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.input_2_5
 (36 11)  (162 347)  (162 347)  LC_5 Logic Functioning bit
 (37 11)  (163 347)  (163 347)  LC_5 Logic Functioning bit
 (41 11)  (167 347)  (167 347)  LC_5 Logic Functioning bit
 (42 11)  (168 347)  (168 347)  LC_5 Logic Functioning bit
 (43 11)  (169 347)  (169 347)  LC_5 Logic Functioning bit
 (46 11)  (172 347)  (172 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (178 347)  (178 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (131 348)  (131 348)  routing T_3_21.sp4_v_t_44 <X> T_3_21.sp4_h_r_9
 (14 12)  (140 348)  (140 348)  routing T_3_21.sp4_h_r_40 <X> T_3_21.lc_trk_g3_0
 (32 12)  (158 348)  (158 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 348)  (159 348)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (164 348)  (164 348)  LC_6 Logic Functioning bit
 (39 12)  (165 348)  (165 348)  LC_6 Logic Functioning bit
 (45 12)  (171 348)  (171 348)  LC_6 Logic Functioning bit
 (50 12)  (176 348)  (176 348)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (140 349)  (140 349)  routing T_3_21.sp4_h_r_40 <X> T_3_21.lc_trk_g3_0
 (15 13)  (141 349)  (141 349)  routing T_3_21.sp4_h_r_40 <X> T_3_21.lc_trk_g3_0
 (16 13)  (142 349)  (142 349)  routing T_3_21.sp4_h_r_40 <X> T_3_21.lc_trk_g3_0
 (17 13)  (143 349)  (143 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (148 349)  (148 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (151 349)  (151 349)  routing T_3_21.sp4_r_v_b_42 <X> T_3_21.lc_trk_g3_2
 (38 13)  (164 349)  (164 349)  LC_6 Logic Functioning bit
 (39 13)  (165 349)  (165 349)  LC_6 Logic Functioning bit
 (46 13)  (172 349)  (172 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (177 349)  (177 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (131 350)  (131 350)  routing T_3_21.sp4_h_r_6 <X> T_3_21.sp4_h_l_44
 (14 14)  (140 350)  (140 350)  routing T_3_21.wire_logic_cluster/lc_4/out <X> T_3_21.lc_trk_g3_4
 (25 14)  (151 350)  (151 350)  routing T_3_21.sp4_v_b_38 <X> T_3_21.lc_trk_g3_6
 (28 14)  (154 350)  (154 350)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 350)  (155 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 350)  (157 350)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 350)  (158 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 350)  (160 350)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (167 350)  (167 350)  LC_7 Logic Functioning bit
 (43 14)  (169 350)  (169 350)  LC_7 Logic Functioning bit
 (45 14)  (171 350)  (171 350)  LC_7 Logic Functioning bit
 (53 14)  (179 350)  (179 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (130 351)  (130 351)  routing T_3_21.sp4_h_r_6 <X> T_3_21.sp4_h_l_44
 (17 15)  (143 351)  (143 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (148 351)  (148 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (149 351)  (149 351)  routing T_3_21.sp4_v_b_38 <X> T_3_21.lc_trk_g3_6
 (25 15)  (151 351)  (151 351)  routing T_3_21.sp4_v_b_38 <X> T_3_21.lc_trk_g3_6
 (30 15)  (156 351)  (156 351)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (41 15)  (167 351)  (167 351)  LC_7 Logic Functioning bit
 (43 15)  (169 351)  (169 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (12 0)  (192 336)  (192 336)  routing T_4_21.sp4_v_t_39 <X> T_4_21.sp4_h_r_2
 (13 0)  (193 336)  (193 336)  routing T_4_21.sp4_h_l_39 <X> T_4_21.sp4_v_b_2
 (15 0)  (195 336)  (195 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (16 0)  (196 336)  (196 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (17 0)  (197 336)  (197 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (198 336)  (198 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (22 0)  (202 336)  (202 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (204 336)  (204 336)  routing T_4_21.top_op_3 <X> T_4_21.lc_trk_g0_3
 (26 0)  (206 336)  (206 336)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 336)  (209 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 336)  (211 336)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 336)  (212 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 336)  (213 336)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 336)  (215 336)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.input_2_0
 (36 0)  (216 336)  (216 336)  LC_0 Logic Functioning bit
 (37 0)  (217 336)  (217 336)  LC_0 Logic Functioning bit
 (40 0)  (220 336)  (220 336)  LC_0 Logic Functioning bit
 (41 0)  (221 336)  (221 336)  LC_0 Logic Functioning bit
 (8 1)  (188 337)  (188 337)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_v_b_1
 (12 1)  (192 337)  (192 337)  routing T_4_21.sp4_h_l_39 <X> T_4_21.sp4_v_b_2
 (21 1)  (201 337)  (201 337)  routing T_4_21.top_op_3 <X> T_4_21.lc_trk_g0_3
 (26 1)  (206 337)  (206 337)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 337)  (207 337)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 337)  (209 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 337)  (212 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (213 337)  (213 337)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.input_2_0
 (34 1)  (214 337)  (214 337)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.input_2_0
 (35 1)  (215 337)  (215 337)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.input_2_0
 (36 1)  (216 337)  (216 337)  LC_0 Logic Functioning bit
 (37 1)  (217 337)  (217 337)  LC_0 Logic Functioning bit
 (38 1)  (218 337)  (218 337)  LC_0 Logic Functioning bit
 (39 1)  (219 337)  (219 337)  LC_0 Logic Functioning bit
 (40 1)  (220 337)  (220 337)  LC_0 Logic Functioning bit
 (41 1)  (221 337)  (221 337)  LC_0 Logic Functioning bit
 (42 1)  (222 337)  (222 337)  LC_0 Logic Functioning bit
 (43 1)  (223 337)  (223 337)  LC_0 Logic Functioning bit
 (0 2)  (180 338)  (180 338)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (182 338)  (182 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (184 338)  (184 338)  routing T_4_21.sp4_h_r_0 <X> T_4_21.sp4_v_t_37
 (15 2)  (195 338)  (195 338)  routing T_4_21.lft_op_5 <X> T_4_21.lc_trk_g0_5
 (17 2)  (197 338)  (197 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (198 338)  (198 338)  routing T_4_21.lft_op_5 <X> T_4_21.lc_trk_g0_5
 (25 2)  (205 338)  (205 338)  routing T_4_21.bnr_op_6 <X> T_4_21.lc_trk_g0_6
 (26 2)  (206 338)  (206 338)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (35 2)  (215 338)  (215 338)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.input_2_1
 (38 2)  (218 338)  (218 338)  LC_1 Logic Functioning bit
 (41 2)  (221 338)  (221 338)  LC_1 Logic Functioning bit
 (45 2)  (225 338)  (225 338)  LC_1 Logic Functioning bit
 (47 2)  (227 338)  (227 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (180 339)  (180 339)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (4 3)  (184 339)  (184 339)  routing T_4_21.sp4_v_b_7 <X> T_4_21.sp4_h_l_37
 (5 3)  (185 339)  (185 339)  routing T_4_21.sp4_h_r_0 <X> T_4_21.sp4_v_t_37
 (10 3)  (190 339)  (190 339)  routing T_4_21.sp4_h_l_45 <X> T_4_21.sp4_v_t_36
 (22 3)  (202 339)  (202 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (205 339)  (205 339)  routing T_4_21.bnr_op_6 <X> T_4_21.lc_trk_g0_6
 (28 3)  (208 339)  (208 339)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 339)  (209 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 339)  (212 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (39 3)  (219 339)  (219 339)  LC_1 Logic Functioning bit
 (40 3)  (220 339)  (220 339)  LC_1 Logic Functioning bit
 (48 3)  (228 339)  (228 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (194 340)  (194 340)  routing T_4_21.wire_logic_cluster/lc_0/out <X> T_4_21.lc_trk_g1_0
 (22 4)  (202 340)  (202 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (203 340)  (203 340)  routing T_4_21.sp4_h_r_3 <X> T_4_21.lc_trk_g1_3
 (24 4)  (204 340)  (204 340)  routing T_4_21.sp4_h_r_3 <X> T_4_21.lc_trk_g1_3
 (26 4)  (206 340)  (206 340)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 340)  (207 340)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 340)  (210 340)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 340)  (216 340)  LC_2 Logic Functioning bit
 (37 4)  (217 340)  (217 340)  LC_2 Logic Functioning bit
 (38 4)  (218 340)  (218 340)  LC_2 Logic Functioning bit
 (39 4)  (219 340)  (219 340)  LC_2 Logic Functioning bit
 (41 4)  (221 340)  (221 340)  LC_2 Logic Functioning bit
 (42 4)  (222 340)  (222 340)  LC_2 Logic Functioning bit
 (43 4)  (223 340)  (223 340)  LC_2 Logic Functioning bit
 (17 5)  (197 341)  (197 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (201 341)  (201 341)  routing T_4_21.sp4_h_r_3 <X> T_4_21.lc_trk_g1_3
 (26 5)  (206 341)  (206 341)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 341)  (210 341)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 341)  (211 341)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 341)  (212 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (213 341)  (213 341)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.input_2_2
 (34 5)  (214 341)  (214 341)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.input_2_2
 (35 5)  (215 341)  (215 341)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.input_2_2
 (36 5)  (216 341)  (216 341)  LC_2 Logic Functioning bit
 (37 5)  (217 341)  (217 341)  LC_2 Logic Functioning bit
 (38 5)  (218 341)  (218 341)  LC_2 Logic Functioning bit
 (39 5)  (219 341)  (219 341)  LC_2 Logic Functioning bit
 (40 5)  (220 341)  (220 341)  LC_2 Logic Functioning bit
 (41 5)  (221 341)  (221 341)  LC_2 Logic Functioning bit
 (43 5)  (223 341)  (223 341)  LC_2 Logic Functioning bit
 (4 6)  (184 342)  (184 342)  routing T_4_21.sp4_h_r_9 <X> T_4_21.sp4_v_t_38
 (6 6)  (186 342)  (186 342)  routing T_4_21.sp4_h_r_9 <X> T_4_21.sp4_v_t_38
 (12 6)  (192 342)  (192 342)  routing T_4_21.sp4_v_t_46 <X> T_4_21.sp4_h_l_40
 (22 6)  (202 342)  (202 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (205 342)  (205 342)  routing T_4_21.sp4_h_r_14 <X> T_4_21.lc_trk_g1_6
 (28 6)  (208 342)  (208 342)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 342)  (209 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 342)  (210 342)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 342)  (212 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 342)  (213 342)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 342)  (216 342)  LC_3 Logic Functioning bit
 (37 6)  (217 342)  (217 342)  LC_3 Logic Functioning bit
 (38 6)  (218 342)  (218 342)  LC_3 Logic Functioning bit
 (39 6)  (219 342)  (219 342)  LC_3 Logic Functioning bit
 (41 6)  (221 342)  (221 342)  LC_3 Logic Functioning bit
 (42 6)  (222 342)  (222 342)  LC_3 Logic Functioning bit
 (43 6)  (223 342)  (223 342)  LC_3 Logic Functioning bit
 (50 6)  (230 342)  (230 342)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (185 343)  (185 343)  routing T_4_21.sp4_h_r_9 <X> T_4_21.sp4_v_t_38
 (11 7)  (191 343)  (191 343)  routing T_4_21.sp4_v_t_46 <X> T_4_21.sp4_h_l_40
 (13 7)  (193 343)  (193 343)  routing T_4_21.sp4_v_t_46 <X> T_4_21.sp4_h_l_40
 (22 7)  (202 343)  (202 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (203 343)  (203 343)  routing T_4_21.sp4_h_r_14 <X> T_4_21.lc_trk_g1_6
 (24 7)  (204 343)  (204 343)  routing T_4_21.sp4_h_r_14 <X> T_4_21.lc_trk_g1_6
 (27 7)  (207 343)  (207 343)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 343)  (209 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 343)  (210 343)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 343)  (211 343)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 343)  (216 343)  LC_3 Logic Functioning bit
 (37 7)  (217 343)  (217 343)  LC_3 Logic Functioning bit
 (38 7)  (218 343)  (218 343)  LC_3 Logic Functioning bit
 (39 7)  (219 343)  (219 343)  LC_3 Logic Functioning bit
 (40 7)  (220 343)  (220 343)  LC_3 Logic Functioning bit
 (41 7)  (221 343)  (221 343)  LC_3 Logic Functioning bit
 (42 7)  (222 343)  (222 343)  LC_3 Logic Functioning bit
 (43 7)  (223 343)  (223 343)  LC_3 Logic Functioning bit
 (53 7)  (233 343)  (233 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (195 344)  (195 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (16 8)  (196 344)  (196 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (17 8)  (197 344)  (197 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (198 344)  (198 344)  routing T_4_21.sp4_h_r_33 <X> T_4_21.lc_trk_g2_1
 (25 8)  (205 344)  (205 344)  routing T_4_21.sp12_v_t_1 <X> T_4_21.lc_trk_g2_2
 (29 8)  (209 344)  (209 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 344)  (210 344)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 344)  (213 344)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 344)  (217 344)  LC_4 Logic Functioning bit
 (39 8)  (219 344)  (219 344)  LC_4 Logic Functioning bit
 (45 8)  (225 344)  (225 344)  LC_4 Logic Functioning bit
 (51 8)  (231 344)  (231 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (202 345)  (202 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (204 345)  (204 345)  routing T_4_21.sp12_v_t_1 <X> T_4_21.lc_trk_g2_2
 (25 9)  (205 345)  (205 345)  routing T_4_21.sp12_v_t_1 <X> T_4_21.lc_trk_g2_2
 (37 9)  (217 345)  (217 345)  LC_4 Logic Functioning bit
 (39 9)  (219 345)  (219 345)  LC_4 Logic Functioning bit
 (4 10)  (184 346)  (184 346)  routing T_4_21.sp4_v_b_10 <X> T_4_21.sp4_v_t_43
 (6 10)  (186 346)  (186 346)  routing T_4_21.sp4_v_b_10 <X> T_4_21.sp4_v_t_43
 (11 10)  (191 346)  (191 346)  routing T_4_21.sp4_v_b_5 <X> T_4_21.sp4_v_t_45
 (15 10)  (195 346)  (195 346)  routing T_4_21.rgt_op_5 <X> T_4_21.lc_trk_g2_5
 (17 10)  (197 346)  (197 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (198 346)  (198 346)  routing T_4_21.rgt_op_5 <X> T_4_21.lc_trk_g2_5
 (25 10)  (205 346)  (205 346)  routing T_4_21.rgt_op_6 <X> T_4_21.lc_trk_g2_6
 (26 10)  (206 346)  (206 346)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 346)  (207 346)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 346)  (209 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (45 10)  (225 346)  (225 346)  LC_5 Logic Functioning bit
 (53 10)  (233 346)  (233 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (188 347)  (188 347)  routing T_4_21.sp4_h_l_42 <X> T_4_21.sp4_v_t_42
 (12 11)  (192 347)  (192 347)  routing T_4_21.sp4_v_b_5 <X> T_4_21.sp4_v_t_45
 (15 11)  (195 347)  (195 347)  routing T_4_21.tnr_op_4 <X> T_4_21.lc_trk_g2_4
 (17 11)  (197 347)  (197 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (202 347)  (202 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (204 347)  (204 347)  routing T_4_21.rgt_op_6 <X> T_4_21.lc_trk_g2_6
 (29 11)  (209 347)  (209 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 347)  (210 347)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (216 347)  (216 347)  LC_5 Logic Functioning bit
 (38 11)  (218 347)  (218 347)  LC_5 Logic Functioning bit
 (41 11)  (221 347)  (221 347)  LC_5 Logic Functioning bit
 (43 11)  (223 347)  (223 347)  LC_5 Logic Functioning bit
 (10 12)  (190 348)  (190 348)  routing T_4_21.sp4_v_t_40 <X> T_4_21.sp4_h_r_10
 (22 12)  (202 348)  (202 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 348)  (203 348)  routing T_4_21.sp4_h_r_27 <X> T_4_21.lc_trk_g3_3
 (24 12)  (204 348)  (204 348)  routing T_4_21.sp4_h_r_27 <X> T_4_21.lc_trk_g3_3
 (29 12)  (209 348)  (209 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 348)  (210 348)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 348)  (212 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 348)  (213 348)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 348)  (214 348)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (217 348)  (217 348)  LC_6 Logic Functioning bit
 (39 12)  (219 348)  (219 348)  LC_6 Logic Functioning bit
 (45 12)  (225 348)  (225 348)  LC_6 Logic Functioning bit
 (47 12)  (227 348)  (227 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (228 348)  (228 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (231 348)  (231 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (201 349)  (201 349)  routing T_4_21.sp4_h_r_27 <X> T_4_21.lc_trk_g3_3
 (22 13)  (202 349)  (202 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 349)  (203 349)  routing T_4_21.sp4_h_l_15 <X> T_4_21.lc_trk_g3_2
 (24 13)  (204 349)  (204 349)  routing T_4_21.sp4_h_l_15 <X> T_4_21.lc_trk_g3_2
 (25 13)  (205 349)  (205 349)  routing T_4_21.sp4_h_l_15 <X> T_4_21.lc_trk_g3_2
 (31 13)  (211 349)  (211 349)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 349)  (217 349)  LC_6 Logic Functioning bit
 (39 13)  (219 349)  (219 349)  LC_6 Logic Functioning bit
 (22 14)  (202 350)  (202 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (203 350)  (203 350)  routing T_4_21.sp4_v_b_47 <X> T_4_21.lc_trk_g3_7
 (24 14)  (204 350)  (204 350)  routing T_4_21.sp4_v_b_47 <X> T_4_21.lc_trk_g3_7
 (26 14)  (206 350)  (206 350)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 350)  (208 350)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 350)  (209 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 350)  (210 350)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (45 14)  (225 350)  (225 350)  LC_7 Logic Functioning bit
 (48 14)  (228 350)  (228 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (29 15)  (209 351)  (209 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (216 351)  (216 351)  LC_7 Logic Functioning bit
 (38 15)  (218 351)  (218 351)  LC_7 Logic Functioning bit
 (41 15)  (221 351)  (221 351)  LC_7 Logic Functioning bit
 (43 15)  (223 351)  (223 351)  LC_7 Logic Functioning bit
 (53 15)  (233 351)  (233 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_21

 (4 0)  (238 336)  (238 336)  routing T_5_21.sp4_h_l_43 <X> T_5_21.sp4_v_b_0
 (6 0)  (240 336)  (240 336)  routing T_5_21.sp4_h_l_43 <X> T_5_21.sp4_v_b_0
 (13 0)  (247 336)  (247 336)  routing T_5_21.sp4_h_l_39 <X> T_5_21.sp4_v_b_2
 (15 0)  (249 336)  (249 336)  routing T_5_21.lft_op_1 <X> T_5_21.lc_trk_g0_1
 (17 0)  (251 336)  (251 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 336)  (252 336)  routing T_5_21.lft_op_1 <X> T_5_21.lc_trk_g0_1
 (5 1)  (239 337)  (239 337)  routing T_5_21.sp4_h_l_43 <X> T_5_21.sp4_v_b_0
 (12 1)  (246 337)  (246 337)  routing T_5_21.sp4_h_l_39 <X> T_5_21.sp4_v_b_2
 (0 2)  (234 338)  (234 338)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (245 338)  (245 338)  routing T_5_21.sp4_h_r_8 <X> T_5_21.sp4_v_t_39
 (13 2)  (247 338)  (247 338)  routing T_5_21.sp4_h_r_8 <X> T_5_21.sp4_v_t_39
 (14 2)  (248 338)  (248 338)  routing T_5_21.bnr_op_4 <X> T_5_21.lc_trk_g0_4
 (15 2)  (249 338)  (249 338)  routing T_5_21.sp4_h_r_21 <X> T_5_21.lc_trk_g0_5
 (16 2)  (250 338)  (250 338)  routing T_5_21.sp4_h_r_21 <X> T_5_21.lc_trk_g0_5
 (17 2)  (251 338)  (251 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (252 338)  (252 338)  routing T_5_21.sp4_h_r_21 <X> T_5_21.lc_trk_g0_5
 (21 2)  (255 338)  (255 338)  routing T_5_21.bnr_op_7 <X> T_5_21.lc_trk_g0_7
 (22 2)  (256 338)  (256 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (260 338)  (260 338)  routing T_5_21.lc_trk_g0_5 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 338)  (261 338)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 338)  (262 338)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (269 338)  (269 338)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.input_2_1
 (36 2)  (270 338)  (270 338)  LC_1 Logic Functioning bit
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (41 2)  (275 338)  (275 338)  LC_1 Logic Functioning bit
 (42 2)  (276 338)  (276 338)  LC_1 Logic Functioning bit
 (43 2)  (277 338)  (277 338)  LC_1 Logic Functioning bit
 (0 3)  (234 339)  (234 339)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (5 3)  (239 339)  (239 339)  routing T_5_21.sp4_h_l_37 <X> T_5_21.sp4_v_t_37
 (12 3)  (246 339)  (246 339)  routing T_5_21.sp4_h_r_8 <X> T_5_21.sp4_v_t_39
 (14 3)  (248 339)  (248 339)  routing T_5_21.bnr_op_4 <X> T_5_21.lc_trk_g0_4
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (252 339)  (252 339)  routing T_5_21.sp4_h_r_21 <X> T_5_21.lc_trk_g0_5
 (21 3)  (255 339)  (255 339)  routing T_5_21.bnr_op_7 <X> T_5_21.lc_trk_g0_7
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (267 339)  (267 339)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.input_2_1
 (35 3)  (269 339)  (269 339)  routing T_5_21.lc_trk_g2_7 <X> T_5_21.input_2_1
 (36 3)  (270 339)  (270 339)  LC_1 Logic Functioning bit
 (37 3)  (271 339)  (271 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (5 4)  (239 340)  (239 340)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_r_3
 (22 4)  (256 340)  (256 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (260 340)  (260 340)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 340)  (262 340)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 340)  (263 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 340)  (265 340)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 340)  (267 340)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 340)  (272 340)  LC_2 Logic Functioning bit
 (39 4)  (273 340)  (273 340)  LC_2 Logic Functioning bit
 (42 4)  (276 340)  (276 340)  LC_2 Logic Functioning bit
 (43 4)  (277 340)  (277 340)  LC_2 Logic Functioning bit
 (50 4)  (284 340)  (284 340)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (238 341)  (238 341)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_r_3
 (6 5)  (240 341)  (240 341)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_r_3
 (15 5)  (249 341)  (249 341)  routing T_5_21.bot_op_0 <X> T_5_21.lc_trk_g1_0
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (261 341)  (261 341)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 341)  (262 341)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 341)  (263 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 341)  (264 341)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 341)  (270 341)  LC_2 Logic Functioning bit
 (37 5)  (271 341)  (271 341)  LC_2 Logic Functioning bit
 (40 5)  (274 341)  (274 341)  LC_2 Logic Functioning bit
 (41 5)  (275 341)  (275 341)  LC_2 Logic Functioning bit
 (3 6)  (237 342)  (237 342)  routing T_5_21.sp12_h_r_0 <X> T_5_21.sp12_v_t_23
 (5 6)  (239 342)  (239 342)  routing T_5_21.sp4_v_t_38 <X> T_5_21.sp4_h_l_38
 (13 6)  (247 342)  (247 342)  routing T_5_21.sp4_h_r_5 <X> T_5_21.sp4_v_t_40
 (25 6)  (259 342)  (259 342)  routing T_5_21.bnr_op_6 <X> T_5_21.lc_trk_g1_6
 (27 6)  (261 342)  (261 342)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 342)  (262 342)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 342)  (265 342)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (269 342)  (269 342)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.input_2_3
 (36 6)  (270 342)  (270 342)  LC_3 Logic Functioning bit
 (37 6)  (271 342)  (271 342)  LC_3 Logic Functioning bit
 (38 6)  (272 342)  (272 342)  LC_3 Logic Functioning bit
 (42 6)  (276 342)  (276 342)  LC_3 Logic Functioning bit
 (43 6)  (277 342)  (277 342)  LC_3 Logic Functioning bit
 (3 7)  (237 343)  (237 343)  routing T_5_21.sp12_h_r_0 <X> T_5_21.sp12_v_t_23
 (6 7)  (240 343)  (240 343)  routing T_5_21.sp4_v_t_38 <X> T_5_21.sp4_h_l_38
 (12 7)  (246 343)  (246 343)  routing T_5_21.sp4_h_r_5 <X> T_5_21.sp4_v_t_40
 (15 7)  (249 343)  (249 343)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g1_4
 (16 7)  (250 343)  (250 343)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g1_4
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (256 343)  (256 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (259 343)  (259 343)  routing T_5_21.bnr_op_6 <X> T_5_21.lc_trk_g1_6
 (26 7)  (260 343)  (260 343)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 343)  (261 343)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 343)  (262 343)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 343)  (263 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 343)  (264 343)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 343)  (266 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (268 343)  (268 343)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.input_2_3
 (37 7)  (271 343)  (271 343)  LC_3 Logic Functioning bit
 (42 7)  (276 343)  (276 343)  LC_3 Logic Functioning bit
 (43 7)  (277 343)  (277 343)  LC_3 Logic Functioning bit
 (48 7)  (282 343)  (282 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (238 344)  (238 344)  routing T_5_21.sp4_h_l_43 <X> T_5_21.sp4_v_b_6
 (17 8)  (251 344)  (251 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (256 344)  (256 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (257 344)  (257 344)  routing T_5_21.sp4_v_t_30 <X> T_5_21.lc_trk_g2_3
 (24 8)  (258 344)  (258 344)  routing T_5_21.sp4_v_t_30 <X> T_5_21.lc_trk_g2_3
 (25 8)  (259 344)  (259 344)  routing T_5_21.sp4_h_r_34 <X> T_5_21.lc_trk_g2_2
 (28 8)  (262 344)  (262 344)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 344)  (265 344)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (270 344)  (270 344)  LC_4 Logic Functioning bit
 (37 8)  (271 344)  (271 344)  LC_4 Logic Functioning bit
 (38 8)  (272 344)  (272 344)  LC_4 Logic Functioning bit
 (40 8)  (274 344)  (274 344)  LC_4 Logic Functioning bit
 (41 8)  (275 344)  (275 344)  LC_4 Logic Functioning bit
 (42 8)  (276 344)  (276 344)  LC_4 Logic Functioning bit
 (50 8)  (284 344)  (284 344)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (239 345)  (239 345)  routing T_5_21.sp4_h_l_43 <X> T_5_21.sp4_v_b_6
 (11 9)  (245 345)  (245 345)  routing T_5_21.sp4_h_l_45 <X> T_5_21.sp4_h_r_8
 (18 9)  (252 345)  (252 345)  routing T_5_21.sp4_r_v_b_33 <X> T_5_21.lc_trk_g2_1
 (22 9)  (256 345)  (256 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 345)  (257 345)  routing T_5_21.sp4_h_r_34 <X> T_5_21.lc_trk_g2_2
 (24 9)  (258 345)  (258 345)  routing T_5_21.sp4_h_r_34 <X> T_5_21.lc_trk_g2_2
 (26 9)  (260 345)  (260 345)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 345)  (261 345)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 345)  (265 345)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 345)  (271 345)  LC_4 Logic Functioning bit
 (38 9)  (272 345)  (272 345)  LC_4 Logic Functioning bit
 (39 9)  (273 345)  (273 345)  LC_4 Logic Functioning bit
 (41 9)  (275 345)  (275 345)  LC_4 Logic Functioning bit
 (42 9)  (276 345)  (276 345)  LC_4 Logic Functioning bit
 (43 9)  (277 345)  (277 345)  LC_4 Logic Functioning bit
 (51 9)  (285 345)  (285 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (238 346)  (238 346)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43
 (6 10)  (240 346)  (240 346)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43
 (11 10)  (245 346)  (245 346)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_v_t_45
 (15 10)  (249 346)  (249 346)  routing T_5_21.sp4_h_r_45 <X> T_5_21.lc_trk_g2_5
 (16 10)  (250 346)  (250 346)  routing T_5_21.sp4_h_r_45 <X> T_5_21.lc_trk_g2_5
 (17 10)  (251 346)  (251 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (252 346)  (252 346)  routing T_5_21.sp4_h_r_45 <X> T_5_21.lc_trk_g2_5
 (21 10)  (255 346)  (255 346)  routing T_5_21.wire_logic_cluster/lc_7/out <X> T_5_21.lc_trk_g2_7
 (22 10)  (256 346)  (256 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (261 346)  (261 346)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 346)  (262 346)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 346)  (265 346)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (269 346)  (269 346)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.input_2_5
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (38 10)  (272 346)  (272 346)  LC_5 Logic Functioning bit
 (43 10)  (277 346)  (277 346)  LC_5 Logic Functioning bit
 (5 11)  (239 347)  (239 347)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43
 (10 11)  (244 347)  (244 347)  routing T_5_21.sp4_h_l_39 <X> T_5_21.sp4_v_t_42
 (12 11)  (246 347)  (246 347)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_v_t_45
 (18 11)  (252 347)  (252 347)  routing T_5_21.sp4_h_r_45 <X> T_5_21.lc_trk_g2_5
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 347)  (264 347)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 347)  (266 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (267 347)  (267 347)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.input_2_5
 (34 11)  (268 347)  (268 347)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.input_2_5
 (37 11)  (271 347)  (271 347)  LC_5 Logic Functioning bit
 (39 11)  (273 347)  (273 347)  LC_5 Logic Functioning bit
 (40 11)  (274 347)  (274 347)  LC_5 Logic Functioning bit
 (42 11)  (276 347)  (276 347)  LC_5 Logic Functioning bit
 (43 11)  (277 347)  (277 347)  LC_5 Logic Functioning bit
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 348)  (252 348)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g3_1
 (21 12)  (255 348)  (255 348)  routing T_5_21.rgt_op_3 <X> T_5_21.lc_trk_g3_3
 (22 12)  (256 348)  (256 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (258 348)  (258 348)  routing T_5_21.rgt_op_3 <X> T_5_21.lc_trk_g3_3
 (26 12)  (260 348)  (260 348)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 348)  (261 348)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 348)  (265 348)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 348)  (268 348)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 348)  (269 348)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_6
 (36 12)  (270 348)  (270 348)  LC_6 Logic Functioning bit
 (37 12)  (271 348)  (271 348)  LC_6 Logic Functioning bit
 (38 12)  (272 348)  (272 348)  LC_6 Logic Functioning bit
 (39 12)  (273 348)  (273 348)  LC_6 Logic Functioning bit
 (40 12)  (274 348)  (274 348)  LC_6 Logic Functioning bit
 (41 12)  (275 348)  (275 348)  LC_6 Logic Functioning bit
 (19 13)  (253 349)  (253 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (256 349)  (256 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (257 349)  (257 349)  routing T_5_21.sp4_h_l_15 <X> T_5_21.lc_trk_g3_2
 (24 13)  (258 349)  (258 349)  routing T_5_21.sp4_h_l_15 <X> T_5_21.lc_trk_g3_2
 (25 13)  (259 349)  (259 349)  routing T_5_21.sp4_h_l_15 <X> T_5_21.lc_trk_g3_2
 (27 13)  (261 349)  (261 349)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 349)  (262 349)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 349)  (265 349)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 349)  (266 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (267 349)  (267 349)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_6
 (34 13)  (268 349)  (268 349)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_6
 (35 13)  (269 349)  (269 349)  routing T_5_21.lc_trk_g3_7 <X> T_5_21.input_2_6
 (36 13)  (270 349)  (270 349)  LC_6 Logic Functioning bit
 (37 13)  (271 349)  (271 349)  LC_6 Logic Functioning bit
 (38 13)  (272 349)  (272 349)  LC_6 Logic Functioning bit
 (39 13)  (273 349)  (273 349)  LC_6 Logic Functioning bit
 (42 13)  (276 349)  (276 349)  LC_6 Logic Functioning bit
 (43 13)  (277 349)  (277 349)  LC_6 Logic Functioning bit
 (5 14)  (239 350)  (239 350)  routing T_5_21.sp4_v_t_44 <X> T_5_21.sp4_h_l_44
 (9 14)  (243 350)  (243 350)  routing T_5_21.sp4_v_b_10 <X> T_5_21.sp4_h_l_47
 (13 14)  (247 350)  (247 350)  routing T_5_21.sp4_v_b_11 <X> T_5_21.sp4_v_t_46
 (17 14)  (251 350)  (251 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (256 350)  (256 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (261 350)  (261 350)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 350)  (262 350)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 350)  (263 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 350)  (267 350)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (275 350)  (275 350)  LC_7 Logic Functioning bit
 (43 14)  (277 350)  (277 350)  LC_7 Logic Functioning bit
 (45 14)  (279 350)  (279 350)  LC_7 Logic Functioning bit
 (53 14)  (287 350)  (287 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (3 15)  (237 351)  (237 351)  routing T_5_21.sp12_h_l_22 <X> T_5_21.sp12_v_t_22
 (6 15)  (240 351)  (240 351)  routing T_5_21.sp4_v_t_44 <X> T_5_21.sp4_h_l_44
 (8 15)  (242 351)  (242 351)  routing T_5_21.sp4_h_l_47 <X> T_5_21.sp4_v_t_47
 (14 15)  (248 351)  (248 351)  routing T_5_21.sp4_r_v_b_44 <X> T_5_21.lc_trk_g3_4
 (17 15)  (251 351)  (251 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (252 351)  (252 351)  routing T_5_21.sp4_r_v_b_45 <X> T_5_21.lc_trk_g3_5
 (21 15)  (255 351)  (255 351)  routing T_5_21.sp4_r_v_b_47 <X> T_5_21.lc_trk_g3_7
 (31 15)  (265 351)  (265 351)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (41 15)  (275 351)  (275 351)  LC_7 Logic Functioning bit
 (43 15)  (277 351)  (277 351)  LC_7 Logic Functioning bit
 (52 15)  (286 351)  (286 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_6_21

 (5 0)  (293 336)  (293 336)  routing T_6_21.sp4_v_b_0 <X> T_6_21.sp4_h_r_0
 (11 0)  (299 336)  (299 336)  routing T_6_21.sp4_h_l_45 <X> T_6_21.sp4_v_b_2
 (13 0)  (301 336)  (301 336)  routing T_6_21.sp4_h_l_45 <X> T_6_21.sp4_v_b_2
 (14 0)  (302 336)  (302 336)  routing T_6_21.bnr_op_0 <X> T_6_21.lc_trk_g0_0
 (17 0)  (305 336)  (305 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (306 336)  (306 336)  routing T_6_21.bnr_op_1 <X> T_6_21.lc_trk_g0_1
 (22 0)  (310 336)  (310 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (313 336)  (313 336)  routing T_6_21.sp4_v_b_10 <X> T_6_21.lc_trk_g0_2
 (28 0)  (316 336)  (316 336)  routing T_6_21.lc_trk_g2_1 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 336)  (321 336)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (37 0)  (325 336)  (325 336)  LC_0 Logic Functioning bit
 (38 0)  (326 336)  (326 336)  LC_0 Logic Functioning bit
 (41 0)  (329 336)  (329 336)  LC_0 Logic Functioning bit
 (43 0)  (331 336)  (331 336)  LC_0 Logic Functioning bit
 (46 0)  (334 336)  (334 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (294 337)  (294 337)  routing T_6_21.sp4_v_b_0 <X> T_6_21.sp4_h_r_0
 (12 1)  (300 337)  (300 337)  routing T_6_21.sp4_h_l_45 <X> T_6_21.sp4_v_b_2
 (14 1)  (302 337)  (302 337)  routing T_6_21.bnr_op_0 <X> T_6_21.lc_trk_g0_0
 (17 1)  (305 337)  (305 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (306 337)  (306 337)  routing T_6_21.bnr_op_1 <X> T_6_21.lc_trk_g0_1
 (21 1)  (309 337)  (309 337)  routing T_6_21.sp4_r_v_b_32 <X> T_6_21.lc_trk_g0_3
 (22 1)  (310 337)  (310 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (311 337)  (311 337)  routing T_6_21.sp4_v_b_10 <X> T_6_21.lc_trk_g0_2
 (25 1)  (313 337)  (313 337)  routing T_6_21.sp4_v_b_10 <X> T_6_21.lc_trk_g0_2
 (27 1)  (315 337)  (315 337)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 337)  (319 337)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 337)  (320 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 337)  (322 337)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.input_2_0
 (35 1)  (323 337)  (323 337)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.input_2_0
 (36 1)  (324 337)  (324 337)  LC_0 Logic Functioning bit
 (38 1)  (326 337)  (326 337)  LC_0 Logic Functioning bit
 (41 1)  (329 337)  (329 337)  LC_0 Logic Functioning bit
 (0 2)  (288 338)  (288 338)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (300 338)  (300 338)  routing T_6_21.sp4_v_t_45 <X> T_6_21.sp4_h_l_39
 (13 2)  (301 338)  (301 338)  routing T_6_21.sp4_h_r_2 <X> T_6_21.sp4_v_t_39
 (15 2)  (303 338)  (303 338)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g0_5
 (16 2)  (304 338)  (304 338)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g0_5
 (17 2)  (305 338)  (305 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (306 338)  (306 338)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g0_5
 (31 2)  (319 338)  (319 338)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 338)  (321 338)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 338)  (322 338)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (42 2)  (330 338)  (330 338)  LC_1 Logic Functioning bit
 (43 2)  (331 338)  (331 338)  LC_1 Logic Functioning bit
 (45 2)  (333 338)  (333 338)  LC_1 Logic Functioning bit
 (50 2)  (338 338)  (338 338)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (341 338)  (341 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (9 3)  (297 339)  (297 339)  routing T_6_21.sp4_v_b_5 <X> T_6_21.sp4_v_t_36
 (10 3)  (298 339)  (298 339)  routing T_6_21.sp4_v_b_5 <X> T_6_21.sp4_v_t_36
 (11 3)  (299 339)  (299 339)  routing T_6_21.sp4_v_t_45 <X> T_6_21.sp4_h_l_39
 (12 3)  (300 339)  (300 339)  routing T_6_21.sp4_h_r_2 <X> T_6_21.sp4_v_t_39
 (13 3)  (301 339)  (301 339)  routing T_6_21.sp4_v_t_45 <X> T_6_21.sp4_h_l_39
 (14 3)  (302 339)  (302 339)  routing T_6_21.sp4_h_r_4 <X> T_6_21.lc_trk_g0_4
 (15 3)  (303 339)  (303 339)  routing T_6_21.sp4_h_r_4 <X> T_6_21.lc_trk_g0_4
 (16 3)  (304 339)  (304 339)  routing T_6_21.sp4_h_r_4 <X> T_6_21.lc_trk_g0_4
 (17 3)  (305 339)  (305 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (306 339)  (306 339)  routing T_6_21.sp4_h_r_21 <X> T_6_21.lc_trk_g0_5
 (31 3)  (319 339)  (319 339)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (42 3)  (330 339)  (330 339)  LC_1 Logic Functioning bit
 (43 3)  (331 339)  (331 339)  LC_1 Logic Functioning bit
 (46 3)  (334 339)  (334 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (303 340)  (303 340)  routing T_6_21.bot_op_1 <X> T_6_21.lc_trk_g1_1
 (17 4)  (305 340)  (305 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (309 340)  (309 340)  routing T_6_21.wire_logic_cluster/lc_3/out <X> T_6_21.lc_trk_g1_3
 (22 4)  (310 340)  (310 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 340)  (322 340)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 340)  (323 340)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.input_2_2
 (36 4)  (324 340)  (324 340)  LC_2 Logic Functioning bit
 (37 4)  (325 340)  (325 340)  LC_2 Logic Functioning bit
 (38 4)  (326 340)  (326 340)  LC_2 Logic Functioning bit
 (39 4)  (327 340)  (327 340)  LC_2 Logic Functioning bit
 (41 4)  (329 340)  (329 340)  LC_2 Logic Functioning bit
 (42 4)  (330 340)  (330 340)  LC_2 Logic Functioning bit
 (43 4)  (331 340)  (331 340)  LC_2 Logic Functioning bit
 (22 5)  (310 341)  (310 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (311 341)  (311 341)  routing T_6_21.sp4_v_b_18 <X> T_6_21.lc_trk_g1_2
 (24 5)  (312 341)  (312 341)  routing T_6_21.sp4_v_b_18 <X> T_6_21.lc_trk_g1_2
 (26 5)  (314 341)  (314 341)  routing T_6_21.lc_trk_g0_2 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 341)  (318 341)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 341)  (319 341)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 341)  (320 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (321 341)  (321 341)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.input_2_2
 (34 5)  (322 341)  (322 341)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.input_2_2
 (36 5)  (324 341)  (324 341)  LC_2 Logic Functioning bit
 (37 5)  (325 341)  (325 341)  LC_2 Logic Functioning bit
 (38 5)  (326 341)  (326 341)  LC_2 Logic Functioning bit
 (39 5)  (327 341)  (327 341)  LC_2 Logic Functioning bit
 (40 5)  (328 341)  (328 341)  LC_2 Logic Functioning bit
 (41 5)  (329 341)  (329 341)  LC_2 Logic Functioning bit
 (42 5)  (330 341)  (330 341)  LC_2 Logic Functioning bit
 (43 5)  (331 341)  (331 341)  LC_2 Logic Functioning bit
 (13 6)  (301 342)  (301 342)  routing T_6_21.sp4_h_r_5 <X> T_6_21.sp4_v_t_40
 (29 6)  (317 342)  (317 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 342)  (319 342)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 342)  (324 342)  LC_3 Logic Functioning bit
 (37 6)  (325 342)  (325 342)  LC_3 Logic Functioning bit
 (38 6)  (326 342)  (326 342)  LC_3 Logic Functioning bit
 (39 6)  (327 342)  (327 342)  LC_3 Logic Functioning bit
 (40 6)  (328 342)  (328 342)  LC_3 Logic Functioning bit
 (41 6)  (329 342)  (329 342)  LC_3 Logic Functioning bit
 (42 6)  (330 342)  (330 342)  LC_3 Logic Functioning bit
 (43 6)  (331 342)  (331 342)  LC_3 Logic Functioning bit
 (50 6)  (338 342)  (338 342)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (341 342)  (341 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (291 343)  (291 343)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_v_t_23
 (12 7)  (300 343)  (300 343)  routing T_6_21.sp4_h_r_5 <X> T_6_21.sp4_v_t_40
 (15 7)  (303 343)  (303 343)  routing T_6_21.bot_op_4 <X> T_6_21.lc_trk_g1_4
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (324 343)  (324 343)  LC_3 Logic Functioning bit
 (37 7)  (325 343)  (325 343)  LC_3 Logic Functioning bit
 (38 7)  (326 343)  (326 343)  LC_3 Logic Functioning bit
 (39 7)  (327 343)  (327 343)  LC_3 Logic Functioning bit
 (41 7)  (329 343)  (329 343)  LC_3 Logic Functioning bit
 (42 7)  (330 343)  (330 343)  LC_3 Logic Functioning bit
 (43 7)  (331 343)  (331 343)  LC_3 Logic Functioning bit
 (51 7)  (339 343)  (339 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (341 343)  (341 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (299 344)  (299 344)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_b_8
 (17 8)  (305 344)  (305 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 344)  (306 344)  routing T_6_21.wire_logic_cluster/lc_1/out <X> T_6_21.lc_trk_g2_1
 (21 8)  (309 344)  (309 344)  routing T_6_21.sp4_v_t_22 <X> T_6_21.lc_trk_g2_3
 (22 8)  (310 344)  (310 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (311 344)  (311 344)  routing T_6_21.sp4_v_t_22 <X> T_6_21.lc_trk_g2_3
 (26 8)  (314 344)  (314 344)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 344)  (315 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 344)  (316 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 344)  (318 344)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 344)  (319 344)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 344)  (322 344)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 344)  (324 344)  LC_4 Logic Functioning bit
 (38 8)  (326 344)  (326 344)  LC_4 Logic Functioning bit
 (41 8)  (329 344)  (329 344)  LC_4 Logic Functioning bit
 (43 8)  (331 344)  (331 344)  LC_4 Logic Functioning bit
 (46 8)  (334 344)  (334 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (338 344)  (338 344)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (296 345)  (296 345)  routing T_6_21.sp4_h_l_42 <X> T_6_21.sp4_v_b_7
 (9 9)  (297 345)  (297 345)  routing T_6_21.sp4_h_l_42 <X> T_6_21.sp4_v_b_7
 (21 9)  (309 345)  (309 345)  routing T_6_21.sp4_v_t_22 <X> T_6_21.lc_trk_g2_3
 (26 9)  (314 345)  (314 345)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 345)  (316 345)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 345)  (317 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 345)  (324 345)  LC_4 Logic Functioning bit
 (39 9)  (327 345)  (327 345)  LC_4 Logic Functioning bit
 (40 9)  (328 345)  (328 345)  LC_4 Logic Functioning bit
 (42 9)  (330 345)  (330 345)  LC_4 Logic Functioning bit
 (5 10)  (293 346)  (293 346)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_h_l_43
 (6 10)  (294 346)  (294 346)  routing T_6_21.sp4_h_l_36 <X> T_6_21.sp4_v_t_43
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (314 346)  (314 346)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 346)  (315 346)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 346)  (317 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 346)  (322 346)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 346)  (323 346)  routing T_6_21.lc_trk_g0_5 <X> T_6_21.input_2_5
 (36 10)  (324 346)  (324 346)  LC_5 Logic Functioning bit
 (37 10)  (325 346)  (325 346)  LC_5 Logic Functioning bit
 (41 10)  (329 346)  (329 346)  LC_5 Logic Functioning bit
 (42 10)  (330 346)  (330 346)  LC_5 Logic Functioning bit
 (43 10)  (331 346)  (331 346)  LC_5 Logic Functioning bit
 (48 10)  (336 346)  (336 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (339 346)  (339 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (292 347)  (292 347)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_h_l_43
 (8 11)  (296 347)  (296 347)  routing T_6_21.sp4_v_b_4 <X> T_6_21.sp4_v_t_42
 (10 11)  (298 347)  (298 347)  routing T_6_21.sp4_v_b_4 <X> T_6_21.sp4_v_t_42
 (18 11)  (306 347)  (306 347)  routing T_6_21.sp4_r_v_b_37 <X> T_6_21.lc_trk_g2_5
 (22 11)  (310 347)  (310 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (311 347)  (311 347)  routing T_6_21.sp12_v_t_21 <X> T_6_21.lc_trk_g2_6
 (25 11)  (313 347)  (313 347)  routing T_6_21.sp12_v_t_21 <X> T_6_21.lc_trk_g2_6
 (28 11)  (316 347)  (316 347)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 347)  (318 347)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 347)  (320 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (324 347)  (324 347)  LC_5 Logic Functioning bit
 (37 11)  (325 347)  (325 347)  LC_5 Logic Functioning bit
 (42 11)  (330 347)  (330 347)  LC_5 Logic Functioning bit
 (12 12)  (300 348)  (300 348)  routing T_6_21.sp4_v_b_5 <X> T_6_21.sp4_h_r_11
 (14 12)  (302 348)  (302 348)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (15 12)  (303 348)  (303 348)  routing T_6_21.sp4_h_r_41 <X> T_6_21.lc_trk_g3_1
 (16 12)  (304 348)  (304 348)  routing T_6_21.sp4_h_r_41 <X> T_6_21.lc_trk_g3_1
 (17 12)  (305 348)  (305 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 348)  (306 348)  routing T_6_21.sp4_h_r_41 <X> T_6_21.lc_trk_g3_1
 (25 12)  (313 348)  (313 348)  routing T_6_21.sp4_h_r_34 <X> T_6_21.lc_trk_g3_2
 (27 12)  (315 348)  (315 348)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 348)  (316 348)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 348)  (321 348)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 348)  (322 348)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (37 12)  (325 348)  (325 348)  LC_6 Logic Functioning bit
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (39 12)  (327 348)  (327 348)  LC_6 Logic Functioning bit
 (4 13)  (292 349)  (292 349)  routing T_6_21.sp4_h_l_36 <X> T_6_21.sp4_h_r_9
 (6 13)  (294 349)  (294 349)  routing T_6_21.sp4_h_l_36 <X> T_6_21.sp4_h_r_9
 (11 13)  (299 349)  (299 349)  routing T_6_21.sp4_v_b_5 <X> T_6_21.sp4_h_r_11
 (13 13)  (301 349)  (301 349)  routing T_6_21.sp4_v_b_5 <X> T_6_21.sp4_h_r_11
 (14 13)  (302 349)  (302 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (15 13)  (303 349)  (303 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (16 13)  (304 349)  (304 349)  routing T_6_21.sp4_h_r_40 <X> T_6_21.lc_trk_g3_0
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (306 349)  (306 349)  routing T_6_21.sp4_h_r_41 <X> T_6_21.lc_trk_g3_1
 (22 13)  (310 349)  (310 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (311 349)  (311 349)  routing T_6_21.sp4_h_r_34 <X> T_6_21.lc_trk_g3_2
 (24 13)  (312 349)  (312 349)  routing T_6_21.sp4_h_r_34 <X> T_6_21.lc_trk_g3_2
 (27 13)  (315 349)  (315 349)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 349)  (316 349)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 349)  (318 349)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (40 13)  (328 349)  (328 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (42 13)  (330 349)  (330 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (5 14)  (293 350)  (293 350)  routing T_6_21.sp4_v_b_9 <X> T_6_21.sp4_h_l_44
 (6 14)  (294 350)  (294 350)  routing T_6_21.sp4_h_l_41 <X> T_6_21.sp4_v_t_44
 (8 14)  (296 350)  (296 350)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_h_l_47
 (9 14)  (297 350)  (297 350)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_h_l_47
 (10 14)  (298 350)  (298 350)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_h_l_47
 (14 14)  (302 350)  (302 350)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (15 14)  (303 350)  (303 350)  routing T_6_21.rgt_op_5 <X> T_6_21.lc_trk_g3_5
 (17 14)  (305 350)  (305 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (306 350)  (306 350)  routing T_6_21.rgt_op_5 <X> T_6_21.lc_trk_g3_5
 (21 14)  (309 350)  (309 350)  routing T_6_21.sp4_h_l_34 <X> T_6_21.lc_trk_g3_7
 (22 14)  (310 350)  (310 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 350)  (311 350)  routing T_6_21.sp4_h_l_34 <X> T_6_21.lc_trk_g3_7
 (24 14)  (312 350)  (312 350)  routing T_6_21.sp4_h_l_34 <X> T_6_21.lc_trk_g3_7
 (3 15)  (291 351)  (291 351)  routing T_6_21.sp12_h_l_22 <X> T_6_21.sp12_v_t_22
 (12 15)  (300 351)  (300 351)  routing T_6_21.sp4_h_l_46 <X> T_6_21.sp4_v_t_46
 (14 15)  (302 351)  (302 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (15 15)  (303 351)  (303 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (16 15)  (304 351)  (304 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (17 15)  (305 351)  (305 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (309 351)  (309 351)  routing T_6_21.sp4_h_l_34 <X> T_6_21.lc_trk_g3_7


LogicTile_7_21

 (4 0)  (346 336)  (346 336)  routing T_7_21.sp4_h_l_43 <X> T_7_21.sp4_v_b_0
 (6 0)  (348 336)  (348 336)  routing T_7_21.sp4_h_l_43 <X> T_7_21.sp4_v_b_0
 (14 0)  (356 336)  (356 336)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (17 0)  (359 336)  (359 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 336)  (360 336)  routing T_7_21.wire_logic_cluster/lc_1/out <X> T_7_21.lc_trk_g0_1
 (21 0)  (363 336)  (363 336)  routing T_7_21.lft_op_3 <X> T_7_21.lc_trk_g0_3
 (22 0)  (364 336)  (364 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (366 336)  (366 336)  routing T_7_21.lft_op_3 <X> T_7_21.lc_trk_g0_3
 (25 0)  (367 336)  (367 336)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 336)  (372 336)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 336)  (373 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 336)  (376 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 336)  (379 336)  LC_0 Logic Functioning bit
 (39 0)  (381 336)  (381 336)  LC_0 Logic Functioning bit
 (41 0)  (383 336)  (383 336)  LC_0 Logic Functioning bit
 (43 0)  (385 336)  (385 336)  LC_0 Logic Functioning bit
 (46 0)  (388 336)  (388 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (346 337)  (346 337)  routing T_7_21.sp4_h_l_41 <X> T_7_21.sp4_h_r_0
 (5 1)  (347 337)  (347 337)  routing T_7_21.sp4_h_l_43 <X> T_7_21.sp4_v_b_0
 (6 1)  (348 337)  (348 337)  routing T_7_21.sp4_h_l_41 <X> T_7_21.sp4_h_r_0
 (15 1)  (357 337)  (357 337)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (16 1)  (358 337)  (358 337)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (364 337)  (364 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 337)  (365 337)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (24 1)  (366 337)  (366 337)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (30 1)  (372 337)  (372 337)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (379 337)  (379 337)  LC_0 Logic Functioning bit
 (39 1)  (381 337)  (381 337)  LC_0 Logic Functioning bit
 (41 1)  (383 337)  (383 337)  LC_0 Logic Functioning bit
 (43 1)  (385 337)  (385 337)  LC_0 Logic Functioning bit
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (346 338)  (346 338)  routing T_7_21.sp4_h_r_0 <X> T_7_21.sp4_v_t_37
 (16 2)  (358 338)  (358 338)  routing T_7_21.sp4_v_b_13 <X> T_7_21.lc_trk_g0_5
 (17 2)  (359 338)  (359 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 338)  (360 338)  routing T_7_21.sp4_v_b_13 <X> T_7_21.lc_trk_g0_5
 (22 2)  (364 338)  (364 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (365 338)  (365 338)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (24 2)  (366 338)  (366 338)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (25 2)  (367 338)  (367 338)  routing T_7_21.sp4_v_t_3 <X> T_7_21.lc_trk_g0_6
 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 338)  (372 338)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 338)  (376 338)  routing T_7_21.lc_trk_g1_1 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 338)  (377 338)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_1
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (37 2)  (379 338)  (379 338)  LC_1 Logic Functioning bit
 (39 2)  (381 338)  (381 338)  LC_1 Logic Functioning bit
 (43 2)  (385 338)  (385 338)  LC_1 Logic Functioning bit
 (45 2)  (387 338)  (387 338)  LC_1 Logic Functioning bit
 (48 2)  (390 338)  (390 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (342 339)  (342 339)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (5 3)  (347 339)  (347 339)  routing T_7_21.sp4_h_r_0 <X> T_7_21.sp4_v_t_37
 (8 3)  (350 339)  (350 339)  routing T_7_21.sp4_h_l_36 <X> T_7_21.sp4_v_t_36
 (18 3)  (360 339)  (360 339)  routing T_7_21.sp4_v_b_13 <X> T_7_21.lc_trk_g0_5
 (21 3)  (363 339)  (363 339)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (22 3)  (364 339)  (364 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 339)  (365 339)  routing T_7_21.sp4_v_t_3 <X> T_7_21.lc_trk_g0_6
 (25 3)  (367 339)  (367 339)  routing T_7_21.sp4_v_t_3 <X> T_7_21.lc_trk_g0_6
 (30 3)  (372 339)  (372 339)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 339)  (374 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (375 339)  (375 339)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_1
 (35 3)  (377 339)  (377 339)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.input_2_1
 (36 3)  (378 339)  (378 339)  LC_1 Logic Functioning bit
 (37 3)  (379 339)  (379 339)  LC_1 Logic Functioning bit
 (39 3)  (381 339)  (381 339)  LC_1 Logic Functioning bit
 (43 3)  (385 339)  (385 339)  LC_1 Logic Functioning bit
 (48 3)  (390 339)  (390 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (347 340)  (347 340)  routing T_7_21.sp4_v_t_38 <X> T_7_21.sp4_h_r_3
 (17 4)  (359 340)  (359 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 340)  (360 340)  routing T_7_21.wire_logic_cluster/lc_1/out <X> T_7_21.lc_trk_g1_1
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 340)  (373 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 340)  (375 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 340)  (376 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 340)  (377 340)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.input_2_2
 (36 4)  (378 340)  (378 340)  LC_2 Logic Functioning bit
 (37 4)  (379 340)  (379 340)  LC_2 Logic Functioning bit
 (38 4)  (380 340)  (380 340)  LC_2 Logic Functioning bit
 (42 4)  (384 340)  (384 340)  LC_2 Logic Functioning bit
 (43 4)  (385 340)  (385 340)  LC_2 Logic Functioning bit
 (27 5)  (369 341)  (369 341)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 341)  (370 341)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 341)  (372 341)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (374 341)  (374 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (376 341)  (376 341)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.input_2_2
 (37 5)  (379 341)  (379 341)  LC_2 Logic Functioning bit
 (42 5)  (384 341)  (384 341)  LC_2 Logic Functioning bit
 (43 5)  (385 341)  (385 341)  LC_2 Logic Functioning bit
 (16 6)  (358 342)  (358 342)  routing T_7_21.sp12_h_r_13 <X> T_7_21.lc_trk_g1_5
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (363 342)  (363 342)  routing T_7_21.sp4_v_b_15 <X> T_7_21.lc_trk_g1_7
 (22 6)  (364 342)  (364 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 342)  (365 342)  routing T_7_21.sp4_v_b_15 <X> T_7_21.lc_trk_g1_7
 (26 6)  (368 342)  (368 342)  routing T_7_21.lc_trk_g0_5 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 342)  (370 342)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 342)  (373 342)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 342)  (376 342)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (380 342)  (380 342)  LC_3 Logic Functioning bit
 (39 6)  (381 342)  (381 342)  LC_3 Logic Functioning bit
 (42 6)  (384 342)  (384 342)  LC_3 Logic Functioning bit
 (43 6)  (385 342)  (385 342)  LC_3 Logic Functioning bit
 (50 6)  (392 342)  (392 342)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (346 343)  (346 343)  routing T_7_21.sp4_v_b_10 <X> T_7_21.sp4_h_l_38
 (8 7)  (350 343)  (350 343)  routing T_7_21.sp4_h_l_41 <X> T_7_21.sp4_v_t_41
 (21 7)  (363 343)  (363 343)  routing T_7_21.sp4_v_b_15 <X> T_7_21.lc_trk_g1_7
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (365 343)  (365 343)  routing T_7_21.sp12_h_l_21 <X> T_7_21.lc_trk_g1_6
 (25 7)  (367 343)  (367 343)  routing T_7_21.sp12_h_l_21 <X> T_7_21.lc_trk_g1_6
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 343)  (372 343)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 343)  (373 343)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 343)  (378 343)  LC_3 Logic Functioning bit
 (37 7)  (379 343)  (379 343)  LC_3 Logic Functioning bit
 (40 7)  (382 343)  (382 343)  LC_3 Logic Functioning bit
 (41 7)  (383 343)  (383 343)  LC_3 Logic Functioning bit
 (8 8)  (350 344)  (350 344)  routing T_7_21.sp4_h_l_42 <X> T_7_21.sp4_h_r_7
 (5 9)  (347 345)  (347 345)  routing T_7_21.sp4_h_r_6 <X> T_7_21.sp4_v_b_6
 (22 9)  (364 345)  (364 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 345)  (365 345)  routing T_7_21.sp4_v_b_42 <X> T_7_21.lc_trk_g2_2
 (24 9)  (366 345)  (366 345)  routing T_7_21.sp4_v_b_42 <X> T_7_21.lc_trk_g2_2
 (6 10)  (348 346)  (348 346)  routing T_7_21.sp4_v_b_3 <X> T_7_21.sp4_v_t_43
 (11 10)  (353 346)  (353 346)  routing T_7_21.sp4_v_b_5 <X> T_7_21.sp4_v_t_45
 (12 10)  (354 346)  (354 346)  routing T_7_21.sp4_v_b_8 <X> T_7_21.sp4_h_l_45
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (367 346)  (367 346)  routing T_7_21.sp4_v_b_30 <X> T_7_21.lc_trk_g2_6
 (28 10)  (370 346)  (370 346)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 346)  (372 346)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 346)  (373 346)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 346)  (378 346)  LC_5 Logic Functioning bit
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (38 10)  (380 346)  (380 346)  LC_5 Logic Functioning bit
 (39 10)  (381 346)  (381 346)  LC_5 Logic Functioning bit
 (40 10)  (382 346)  (382 346)  LC_5 Logic Functioning bit
 (41 10)  (383 346)  (383 346)  LC_5 Logic Functioning bit
 (42 10)  (384 346)  (384 346)  LC_5 Logic Functioning bit
 (43 10)  (385 346)  (385 346)  LC_5 Logic Functioning bit
 (5 11)  (347 347)  (347 347)  routing T_7_21.sp4_v_b_3 <X> T_7_21.sp4_v_t_43
 (8 11)  (350 347)  (350 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (9 11)  (351 347)  (351 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (10 11)  (352 347)  (352 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (12 11)  (354 347)  (354 347)  routing T_7_21.sp4_v_b_5 <X> T_7_21.sp4_v_t_45
 (14 11)  (356 347)  (356 347)  routing T_7_21.sp4_h_l_17 <X> T_7_21.lc_trk_g2_4
 (15 11)  (357 347)  (357 347)  routing T_7_21.sp4_h_l_17 <X> T_7_21.lc_trk_g2_4
 (16 11)  (358 347)  (358 347)  routing T_7_21.sp4_h_l_17 <X> T_7_21.lc_trk_g2_4
 (17 11)  (359 347)  (359 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (363 347)  (363 347)  routing T_7_21.sp4_r_v_b_39 <X> T_7_21.lc_trk_g2_7
 (22 11)  (364 347)  (364 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (365 347)  (365 347)  routing T_7_21.sp4_v_b_30 <X> T_7_21.lc_trk_g2_6
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 347)  (373 347)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 347)  (378 347)  LC_5 Logic Functioning bit
 (37 11)  (379 347)  (379 347)  LC_5 Logic Functioning bit
 (38 11)  (380 347)  (380 347)  LC_5 Logic Functioning bit
 (39 11)  (381 347)  (381 347)  LC_5 Logic Functioning bit
 (40 11)  (382 347)  (382 347)  LC_5 Logic Functioning bit
 (42 11)  (384 347)  (384 347)  LC_5 Logic Functioning bit
 (8 12)  (350 348)  (350 348)  routing T_7_21.sp4_h_l_47 <X> T_7_21.sp4_h_r_10
 (16 12)  (358 348)  (358 348)  routing T_7_21.sp4_v_t_12 <X> T_7_21.lc_trk_g3_1
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (360 348)  (360 348)  routing T_7_21.sp4_v_t_12 <X> T_7_21.lc_trk_g3_1
 (26 12)  (368 348)  (368 348)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 348)  (373 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 348)  (376 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 348)  (378 348)  LC_6 Logic Functioning bit
 (37 12)  (379 348)  (379 348)  LC_6 Logic Functioning bit
 (38 12)  (380 348)  (380 348)  LC_6 Logic Functioning bit
 (42 12)  (384 348)  (384 348)  LC_6 Logic Functioning bit
 (43 12)  (385 348)  (385 348)  LC_6 Logic Functioning bit
 (26 13)  (368 349)  (368 349)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 349)  (370 349)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 349)  (372 349)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 349)  (374 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (379 349)  (379 349)  LC_6 Logic Functioning bit
 (42 13)  (384 349)  (384 349)  LC_6 Logic Functioning bit
 (43 13)  (385 349)  (385 349)  LC_6 Logic Functioning bit
 (47 13)  (389 349)  (389 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (393 349)  (393 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (348 350)  (348 350)  routing T_7_21.sp4_v_b_6 <X> T_7_21.sp4_v_t_44
 (12 14)  (354 350)  (354 350)  routing T_7_21.sp4_v_b_11 <X> T_7_21.sp4_h_l_46
 (14 14)  (356 350)  (356 350)  routing T_7_21.bnl_op_4 <X> T_7_21.lc_trk_g3_4
 (15 14)  (357 350)  (357 350)  routing T_7_21.sp4_v_t_32 <X> T_7_21.lc_trk_g3_5
 (16 14)  (358 350)  (358 350)  routing T_7_21.sp4_v_t_32 <X> T_7_21.lc_trk_g3_5
 (17 14)  (359 350)  (359 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (363 350)  (363 350)  routing T_7_21.sp4_h_r_39 <X> T_7_21.lc_trk_g3_7
 (22 14)  (364 350)  (364 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (365 350)  (365 350)  routing T_7_21.sp4_h_r_39 <X> T_7_21.lc_trk_g3_7
 (24 14)  (366 350)  (366 350)  routing T_7_21.sp4_h_r_39 <X> T_7_21.lc_trk_g3_7
 (27 14)  (369 350)  (369 350)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 350)  (370 350)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 350)  (371 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 350)  (372 350)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 350)  (374 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (383 350)  (383 350)  LC_7 Logic Functioning bit
 (43 14)  (385 350)  (385 350)  LC_7 Logic Functioning bit
 (45 14)  (387 350)  (387 350)  LC_7 Logic Functioning bit
 (47 14)  (389 350)  (389 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (347 351)  (347 351)  routing T_7_21.sp4_v_b_6 <X> T_7_21.sp4_v_t_44
 (14 15)  (356 351)  (356 351)  routing T_7_21.bnl_op_4 <X> T_7_21.lc_trk_g3_4
 (17 15)  (359 351)  (359 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (31 15)  (373 351)  (373 351)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (41 15)  (383 351)  (383 351)  LC_7 Logic Functioning bit
 (43 15)  (385 351)  (385 351)  LC_7 Logic Functioning bit
 (53 15)  (395 351)  (395 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_21

 (12 0)  (408 336)  (408 336)  routing T_8_21.sp4_v_b_2 <X> T_8_21.sp4_h_r_2
 (11 1)  (407 337)  (407 337)  routing T_8_21.sp4_v_b_2 <X> T_8_21.sp4_h_r_2
 (4 2)  (400 338)  (400 338)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_v_t_37
 (5 3)  (401 339)  (401 339)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_v_t_37
 (8 3)  (404 339)  (404 339)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_36
 (9 3)  (405 339)  (405 339)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_36
 (8 4)  (404 340)  (404 340)  routing T_8_21.sp4_v_b_10 <X> T_8_21.sp4_h_r_4
 (9 4)  (405 340)  (405 340)  routing T_8_21.sp4_v_b_10 <X> T_8_21.sp4_h_r_4
 (10 4)  (406 340)  (406 340)  routing T_8_21.sp4_v_b_10 <X> T_8_21.sp4_h_r_4
 (5 6)  (401 342)  (401 342)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_h_l_38
 (4 7)  (400 343)  (400 343)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_h_l_38
 (6 7)  (402 343)  (402 343)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_h_l_38
 (6 8)  (402 344)  (402 344)  routing T_8_21.sp4_v_t_38 <X> T_8_21.sp4_v_b_6
 (5 9)  (401 345)  (401 345)  routing T_8_21.sp4_v_t_38 <X> T_8_21.sp4_v_b_6
 (8 11)  (404 347)  (404 347)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_42
 (9 11)  (405 347)  (405 347)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_42
 (10 11)  (406 347)  (406 347)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_42
 (11 11)  (407 347)  (407 347)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_h_l_45


LogicTile_9_21

 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 336)  (461 336)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g0_3
 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 336)  (469 336)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 336)  (474 336)  LC_0 Logic Functioning bit
 (38 0)  (476 336)  (476 336)  LC_0 Logic Functioning bit
 (45 0)  (483 336)  (483 336)  LC_0 Logic Functioning bit
 (47 0)  (485 336)  (485 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (491 336)  (491 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (459 337)  (459 337)  routing T_9_21.sp4_h_r_3 <X> T_9_21.lc_trk_g0_3
 (26 1)  (464 337)  (464 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 337)  (465 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 337)  (466 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 337)  (469 337)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (37 1)  (475 337)  (475 337)  LC_0 Logic Functioning bit
 (38 1)  (476 337)  (476 337)  LC_0 Logic Functioning bit
 (39 1)  (477 337)  (477 337)  LC_0 Logic Functioning bit
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (455 338)  (455 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (460 338)  (460 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (461 338)  (461 338)  routing T_9_21.sp12_h_l_12 <X> T_9_21.lc_trk_g0_7
 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (0 3)  (438 339)  (438 339)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (4 3)  (442 339)  (442 339)  routing T_9_21.sp4_h_r_4 <X> T_9_21.sp4_h_l_37
 (6 3)  (444 339)  (444 339)  routing T_9_21.sp4_h_r_4 <X> T_9_21.sp4_h_l_37
 (18 3)  (456 339)  (456 339)  routing T_9_21.sp4_r_v_b_29 <X> T_9_21.lc_trk_g0_5
 (26 3)  (464 339)  (464 339)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (48 3)  (486 339)  (486 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (449 340)  (449 340)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_5
 (13 4)  (451 340)  (451 340)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_v_b_5
 (14 4)  (452 340)  (452 340)  routing T_9_21.wire_logic_cluster/lc_0/out <X> T_9_21.lc_trk_g1_0
 (15 4)  (453 340)  (453 340)  routing T_9_21.sp4_h_l_4 <X> T_9_21.lc_trk_g1_1
 (16 4)  (454 340)  (454 340)  routing T_9_21.sp4_h_l_4 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 340)  (456 340)  routing T_9_21.sp4_h_l_4 <X> T_9_21.lc_trk_g1_1
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 340)  (468 340)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (52 4)  (490 340)  (490 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (442 341)  (442 341)  routing T_9_21.sp4_v_t_47 <X> T_9_21.sp4_h_r_3
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (456 341)  (456 341)  routing T_9_21.sp4_h_l_4 <X> T_9_21.lc_trk_g1_1
 (22 5)  (460 341)  (460 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 341)  (461 341)  routing T_9_21.sp12_h_r_10 <X> T_9_21.lc_trk_g1_2
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (46 5)  (484 341)  (484 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (489 341)  (489 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (448 342)  (448 342)  routing T_9_21.sp4_v_b_11 <X> T_9_21.sp4_h_l_41
 (22 6)  (460 342)  (460 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (465 342)  (465 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 342)  (469 342)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (41 6)  (479 342)  (479 342)  LC_3 Logic Functioning bit
 (43 6)  (481 342)  (481 342)  LC_3 Logic Functioning bit
 (45 6)  (483 342)  (483 342)  LC_3 Logic Functioning bit
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (461 343)  (461 343)  routing T_9_21.sp4_h_r_6 <X> T_9_21.lc_trk_g1_6
 (24 7)  (462 343)  (462 343)  routing T_9_21.sp4_h_r_6 <X> T_9_21.lc_trk_g1_6
 (25 7)  (463 343)  (463 343)  routing T_9_21.sp4_h_r_6 <X> T_9_21.lc_trk_g1_6
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 343)  (469 343)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 343)  (474 343)  LC_3 Logic Functioning bit
 (38 7)  (476 343)  (476 343)  LC_3 Logic Functioning bit
 (40 7)  (478 343)  (478 343)  LC_3 Logic Functioning bit
 (42 7)  (480 343)  (480 343)  LC_3 Logic Functioning bit
 (47 7)  (485 343)  (485 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (443 344)  (443 344)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_h_r_6
 (21 8)  (459 344)  (459 344)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g2_3
 (22 8)  (460 344)  (460 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (465 344)  (465 344)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 344)  (471 344)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (45 8)  (483 344)  (483 344)  LC_4 Logic Functioning bit
 (47 8)  (485 344)  (485 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (442 345)  (442 345)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_h_r_6
 (30 9)  (468 345)  (468 345)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (25 10)  (463 346)  (463 346)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g2_6
 (27 10)  (465 346)  (465 346)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (47 10)  (485 346)  (485 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (490 346)  (490 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (446 347)  (446 347)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_42
 (9 11)  (447 347)  (447 347)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_42
 (10 11)  (448 347)  (448 347)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_42
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g3_1
 (19 12)  (457 348)  (457 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 348)  (461 348)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g3_3
 (24 12)  (462 348)  (462 348)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g3_3
 (25 12)  (463 348)  (463 348)  routing T_9_21.sp4_h_r_34 <X> T_9_21.lc_trk_g3_2
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (19 13)  (457 349)  (457 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (459 349)  (459 349)  routing T_9_21.sp4_h_r_27 <X> T_9_21.lc_trk_g3_3
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 349)  (461 349)  routing T_9_21.sp4_h_r_34 <X> T_9_21.lc_trk_g3_2
 (24 13)  (462 349)  (462 349)  routing T_9_21.sp4_h_r_34 <X> T_9_21.lc_trk_g3_2
 (30 13)  (468 349)  (468 349)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (51 13)  (489 349)  (489 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (460 350)  (460 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 350)  (461 350)  routing T_9_21.sp4_v_b_47 <X> T_9_21.lc_trk_g3_7
 (24 14)  (462 350)  (462 350)  routing T_9_21.sp4_v_b_47 <X> T_9_21.lc_trk_g3_7
 (27 14)  (465 350)  (465 350)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (45 14)  (483 350)  (483 350)  LC_7 Logic Functioning bit
 (46 14)  (484 350)  (484 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (18 15)  (456 351)  (456 351)  routing T_9_21.sp4_r_v_b_45 <X> T_9_21.lc_trk_g3_5
 (26 15)  (464 351)  (464 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 351)  (465 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit
 (43 15)  (481 351)  (481 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (25 0)  (517 336)  (517 336)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g0_2
 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (43 0)  (535 336)  (535 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 337)  (520 337)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 337)  (522 337)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (47 1)  (539 337)  (539 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (543 337)  (543 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (508 338)  (508 338)  routing T_10_21.sp12_h_r_13 <X> T_10_21.lc_trk_g0_5
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (0 3)  (492 339)  (492 339)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (5 3)  (497 339)  (497 339)  routing T_10_21.sp4_h_l_37 <X> T_10_21.sp4_v_t_37
 (14 4)  (506 340)  (506 340)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g1_0
 (21 4)  (513 340)  (513 340)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g1_3
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g1_3
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 341)  (517 341)  routing T_10_21.sp4_r_v_b_26 <X> T_10_21.lc_trk_g1_2
 (26 5)  (518 341)  (518 341)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (40 5)  (532 341)  (532 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (47 5)  (539 341)  (539 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (500 342)  (500 342)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_h_l_41
 (10 6)  (502 342)  (502 342)  routing T_10_21.sp4_h_r_8 <X> T_10_21.sp4_h_l_41
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.wire_logic_cluster/lc_5/out <X> T_10_21.lc_trk_g1_5
 (25 6)  (517 342)  (517 342)  routing T_10_21.lft_op_6 <X> T_10_21.lc_trk_g1_6
 (10 7)  (502 343)  (502 343)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_t_41
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 343)  (516 343)  routing T_10_21.lft_op_6 <X> T_10_21.lc_trk_g1_6
 (12 8)  (504 344)  (504 344)  routing T_10_21.sp4_v_t_45 <X> T_10_21.sp4_h_r_8
 (15 8)  (507 344)  (507 344)  routing T_10_21.rgt_op_1 <X> T_10_21.lc_trk_g2_1
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 344)  (510 344)  routing T_10_21.rgt_op_1 <X> T_10_21.lc_trk_g2_1
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 345)  (515 345)  routing T_10_21.sp4_h_l_15 <X> T_10_21.lc_trk_g2_2
 (24 9)  (516 345)  (516 345)  routing T_10_21.sp4_h_l_15 <X> T_10_21.lc_trk_g2_2
 (25 9)  (517 345)  (517 345)  routing T_10_21.sp4_h_l_15 <X> T_10_21.lc_trk_g2_2
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 346)  (526 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (41 10)  (533 346)  (533 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (48 10)  (540 346)  (540 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (543 346)  (543 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (518 347)  (518 347)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 347)  (519 347)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (38 11)  (530 347)  (530 347)  LC_5 Logic Functioning bit
 (48 11)  (540 347)  (540 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (46 13)  (538 349)  (538 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 15)  (497 351)  (497 351)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_t_44


LogicTile_11_21

 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_3 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (573 338)  (573 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (0 3)  (546 339)  (546 339)  routing T_11_21.glb_netwk_3 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 339)  (573 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (41 3)  (587 339)  (587 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (14 5)  (560 341)  (560 341)  routing T_11_21.top_op_0 <X> T_11_21.lc_trk_g1_0
 (15 5)  (561 341)  (561 341)  routing T_11_21.top_op_0 <X> T_11_21.lc_trk_g1_0
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (14 6)  (560 342)  (560 342)  routing T_11_21.wire_logic_cluster/lc_4/out <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (571 344)  (571 344)  routing T_11_21.sp4_v_t_23 <X> T_11_21.lc_trk_g2_2
 (27 8)  (573 344)  (573 344)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 344)  (576 344)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (45 8)  (591 344)  (591 344)  LC_4 Logic Functioning bit
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 345)  (569 345)  routing T_11_21.sp4_v_t_23 <X> T_11_21.lc_trk_g2_2
 (25 9)  (571 345)  (571 345)  routing T_11_21.sp4_v_t_23 <X> T_11_21.lc_trk_g2_2
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 345)  (574 345)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (41 9)  (587 345)  (587 345)  LC_4 Logic Functioning bit
 (43 9)  (589 345)  (589 345)  LC_4 Logic Functioning bit
 (12 10)  (558 346)  (558 346)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_h_l_45
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 348)  (564 348)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g3_1
 (25 12)  (571 348)  (571 348)  routing T_11_21.sp4_v_b_26 <X> T_11_21.lc_trk_g3_2
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (569 349)  (569 349)  routing T_11_21.sp4_v_b_26 <X> T_11_21.lc_trk_g3_2
 (21 14)  (567 350)  (567 350)  routing T_11_21.sp4_v_t_26 <X> T_11_21.lc_trk_g3_7
 (22 14)  (568 350)  (568 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 350)  (569 350)  routing T_11_21.sp4_v_t_26 <X> T_11_21.lc_trk_g3_7
 (21 15)  (567 351)  (567 351)  routing T_11_21.sp4_v_t_26 <X> T_11_21.lc_trk_g3_7


LogicTile_13_21

 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 336)  (687 336)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 336)  (688 336)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 336)  (689 336)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.input_2_0
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (40 0)  (694 336)  (694 336)  LC_0 Logic Functioning bit
 (42 0)  (696 336)  (696 336)  LC_0 Logic Functioning bit
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 337)  (687 337)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.input_2_0
 (35 1)  (689 337)  (689 337)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.input_2_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (41 1)  (695 337)  (695 337)  LC_0 Logic Functioning bit
 (43 1)  (697 337)  (697 337)  LC_0 Logic Functioning bit
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (26 9)  (680 345)  (680 345)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 346)  (677 346)  routing T_13_21.sp4_v_b_47 <X> T_13_21.lc_trk_g2_7
 (24 10)  (678 346)  (678 346)  routing T_13_21.sp4_v_b_47 <X> T_13_21.lc_trk_g2_7
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 347)  (679 347)  routing T_13_21.sp4_r_v_b_38 <X> T_13_21.lc_trk_g2_6
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (677 349)  (677 349)  routing T_13_21.sp12_v_t_9 <X> T_13_21.lc_trk_g3_2


IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0


LogicTile_1_20

 (3 0)  (21 320)  (21 320)  routing T_1_20.sp12_h_r_0 <X> T_1_20.sp12_v_b_0
 (9 0)  (27 320)  (27 320)  routing T_1_20.sp4_v_t_36 <X> T_1_20.sp4_h_r_1
 (17 0)  (35 320)  (35 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (3 1)  (21 321)  (21 321)  routing T_1_20.sp12_h_r_0 <X> T_1_20.sp12_v_b_0
 (18 1)  (36 321)  (36 321)  routing T_1_20.sp4_r_v_b_34 <X> T_1_20.lc_trk_g0_1
 (22 1)  (40 321)  (40 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (41 321)  (41 321)  routing T_1_20.sp12_h_l_17 <X> T_1_20.lc_trk_g0_2
 (25 1)  (43 321)  (43 321)  routing T_1_20.sp12_h_l_17 <X> T_1_20.lc_trk_g0_2
 (0 2)  (18 322)  (18 322)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (20 322)  (20 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (22 322)  (22 322)  routing T_1_20.sp4_v_b_0 <X> T_1_20.sp4_v_t_37
 (13 2)  (31 322)  (31 322)  routing T_1_20.sp4_v_b_2 <X> T_1_20.sp4_v_t_39
 (14 2)  (32 322)  (32 322)  routing T_1_20.sp12_h_l_3 <X> T_1_20.lc_trk_g0_4
 (26 2)  (44 322)  (44 322)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 322)  (45 322)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 322)  (46 322)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 322)  (47 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 322)  (49 322)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 322)  (50 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 322)  (52 322)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 322)  (53 322)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.input_2_1
 (38 2)  (56 322)  (56 322)  LC_1 Logic Functioning bit
 (39 2)  (57 322)  (57 322)  LC_1 Logic Functioning bit
 (42 2)  (60 322)  (60 322)  LC_1 Logic Functioning bit
 (43 2)  (61 322)  (61 322)  LC_1 Logic Functioning bit
 (0 3)  (18 323)  (18 323)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (8 3)  (26 323)  (26 323)  routing T_1_20.sp4_v_b_10 <X> T_1_20.sp4_v_t_36
 (10 3)  (28 323)  (28 323)  routing T_1_20.sp4_v_b_10 <X> T_1_20.sp4_v_t_36
 (14 3)  (32 323)  (32 323)  routing T_1_20.sp12_h_l_3 <X> T_1_20.lc_trk_g0_4
 (15 3)  (33 323)  (33 323)  routing T_1_20.sp12_h_l_3 <X> T_1_20.lc_trk_g0_4
 (17 3)  (35 323)  (35 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (28 3)  (46 323)  (46 323)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 323)  (47 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 323)  (49 323)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 323)  (50 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (51 323)  (51 323)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.input_2_1
 (34 3)  (52 323)  (52 323)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.input_2_1
 (36 3)  (54 323)  (54 323)  LC_1 Logic Functioning bit
 (37 3)  (55 323)  (55 323)  LC_1 Logic Functioning bit
 (40 3)  (58 323)  (58 323)  LC_1 Logic Functioning bit
 (41 3)  (59 323)  (59 323)  LC_1 Logic Functioning bit
 (46 3)  (64 323)  (64 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (23 324)  (23 324)  routing T_1_20.sp4_v_b_9 <X> T_1_20.sp4_h_r_3
 (15 4)  (33 324)  (33 324)  routing T_1_20.sp4_v_b_17 <X> T_1_20.lc_trk_g1_1
 (16 4)  (34 324)  (34 324)  routing T_1_20.sp4_v_b_17 <X> T_1_20.lc_trk_g1_1
 (17 4)  (35 324)  (35 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (43 324)  (43 324)  routing T_1_20.sp4_h_l_7 <X> T_1_20.lc_trk_g1_2
 (26 4)  (44 324)  (44 324)  routing T_1_20.lc_trk_g0_4 <X> T_1_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 324)  (47 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 324)  (50 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 324)  (52 324)  routing T_1_20.lc_trk_g1_2 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (56 324)  (56 324)  LC_2 Logic Functioning bit
 (39 4)  (57 324)  (57 324)  LC_2 Logic Functioning bit
 (42 4)  (60 324)  (60 324)  LC_2 Logic Functioning bit
 (43 4)  (61 324)  (61 324)  LC_2 Logic Functioning bit
 (46 4)  (64 324)  (64 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (68 324)  (68 324)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (71 324)  (71 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (22 325)  (22 325)  routing T_1_20.sp4_v_b_9 <X> T_1_20.sp4_h_r_3
 (6 5)  (24 325)  (24 325)  routing T_1_20.sp4_v_b_9 <X> T_1_20.sp4_h_r_3
 (8 5)  (26 325)  (26 325)  routing T_1_20.sp4_h_r_4 <X> T_1_20.sp4_v_b_4
 (22 5)  (40 325)  (40 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (41 325)  (41 325)  routing T_1_20.sp4_h_l_7 <X> T_1_20.lc_trk_g1_2
 (24 5)  (42 325)  (42 325)  routing T_1_20.sp4_h_l_7 <X> T_1_20.lc_trk_g1_2
 (25 5)  (43 325)  (43 325)  routing T_1_20.sp4_h_l_7 <X> T_1_20.lc_trk_g1_2
 (29 5)  (47 325)  (47 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 325)  (49 325)  routing T_1_20.lc_trk_g1_2 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 325)  (54 325)  LC_2 Logic Functioning bit
 (37 5)  (55 325)  (55 325)  LC_2 Logic Functioning bit
 (40 5)  (58 325)  (58 325)  LC_2 Logic Functioning bit
 (41 5)  (59 325)  (59 325)  LC_2 Logic Functioning bit
 (14 6)  (32 326)  (32 326)  routing T_1_20.sp4_v_t_1 <X> T_1_20.lc_trk_g1_4
 (15 6)  (33 326)  (33 326)  routing T_1_20.top_op_5 <X> T_1_20.lc_trk_g1_5
 (17 6)  (35 326)  (35 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (39 326)  (39 326)  routing T_1_20.sp4_h_l_10 <X> T_1_20.lc_trk_g1_7
 (22 6)  (40 326)  (40 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (41 326)  (41 326)  routing T_1_20.sp4_h_l_10 <X> T_1_20.lc_trk_g1_7
 (24 6)  (42 326)  (42 326)  routing T_1_20.sp4_h_l_10 <X> T_1_20.lc_trk_g1_7
 (26 6)  (44 326)  (44 326)  routing T_1_20.lc_trk_g1_4 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 326)  (45 326)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 326)  (46 326)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 326)  (47 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 326)  (49 326)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 326)  (50 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 326)  (52 326)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (56 326)  (56 326)  LC_3 Logic Functioning bit
 (39 6)  (57 326)  (57 326)  LC_3 Logic Functioning bit
 (42 6)  (60 326)  (60 326)  LC_3 Logic Functioning bit
 (43 6)  (61 326)  (61 326)  LC_3 Logic Functioning bit
 (50 6)  (68 326)  (68 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (32 327)  (32 327)  routing T_1_20.sp4_v_t_1 <X> T_1_20.lc_trk_g1_4
 (16 7)  (34 327)  (34 327)  routing T_1_20.sp4_v_t_1 <X> T_1_20.lc_trk_g1_4
 (17 7)  (35 327)  (35 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (36 327)  (36 327)  routing T_1_20.top_op_5 <X> T_1_20.lc_trk_g1_5
 (21 7)  (39 327)  (39 327)  routing T_1_20.sp4_h_l_10 <X> T_1_20.lc_trk_g1_7
 (22 7)  (40 327)  (40 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (41 327)  (41 327)  routing T_1_20.sp4_h_r_6 <X> T_1_20.lc_trk_g1_6
 (24 7)  (42 327)  (42 327)  routing T_1_20.sp4_h_r_6 <X> T_1_20.lc_trk_g1_6
 (25 7)  (43 327)  (43 327)  routing T_1_20.sp4_h_r_6 <X> T_1_20.lc_trk_g1_6
 (27 7)  (45 327)  (45 327)  routing T_1_20.lc_trk_g1_4 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 327)  (47 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 327)  (48 327)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (54 327)  (54 327)  LC_3 Logic Functioning bit
 (37 7)  (55 327)  (55 327)  LC_3 Logic Functioning bit
 (40 7)  (58 327)  (58 327)  LC_3 Logic Functioning bit
 (41 7)  (59 327)  (59 327)  LC_3 Logic Functioning bit
 (4 10)  (22 330)  (22 330)  routing T_1_20.sp4_h_r_6 <X> T_1_20.sp4_v_t_43
 (15 10)  (33 330)  (33 330)  routing T_1_20.tnr_op_5 <X> T_1_20.lc_trk_g2_5
 (17 10)  (35 330)  (35 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (32 10)  (50 330)  (50 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 330)  (51 330)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 330)  (52 330)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 330)  (55 330)  LC_5 Logic Functioning bit
 (39 10)  (57 330)  (57 330)  LC_5 Logic Functioning bit
 (41 10)  (59 330)  (59 330)  LC_5 Logic Functioning bit
 (43 10)  (61 330)  (61 330)  LC_5 Logic Functioning bit
 (46 10)  (64 330)  (64 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (23 331)  (23 331)  routing T_1_20.sp4_h_r_6 <X> T_1_20.sp4_v_t_43
 (29 11)  (47 331)  (47 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 331)  (54 331)  LC_5 Logic Functioning bit
 (38 11)  (56 331)  (56 331)  LC_5 Logic Functioning bit
 (40 11)  (58 331)  (58 331)  LC_5 Logic Functioning bit
 (42 11)  (60 331)  (60 331)  LC_5 Logic Functioning bit
 (51 11)  (69 331)  (69 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (71 331)  (71 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (33 332)  (33 332)  routing T_1_20.rgt_op_1 <X> T_1_20.lc_trk_g3_1
 (17 12)  (35 332)  (35 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 332)  (36 332)  routing T_1_20.rgt_op_1 <X> T_1_20.lc_trk_g3_1
 (22 12)  (40 332)  (40 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (41 332)  (41 332)  routing T_1_20.sp4_v_t_30 <X> T_1_20.lc_trk_g3_3
 (24 12)  (42 332)  (42 332)  routing T_1_20.sp4_v_t_30 <X> T_1_20.lc_trk_g3_3
 (27 12)  (45 332)  (45 332)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 332)  (46 332)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 332)  (47 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 332)  (48 332)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 332)  (49 332)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 332)  (50 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 332)  (52 332)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (56 332)  (56 332)  LC_6 Logic Functioning bit
 (41 12)  (59 332)  (59 332)  LC_6 Logic Functioning bit
 (43 12)  (61 332)  (61 332)  LC_6 Logic Functioning bit
 (45 12)  (63 332)  (63 332)  LC_6 Logic Functioning bit
 (52 12)  (70 332)  (70 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (45 333)  (45 333)  routing T_1_20.lc_trk_g1_1 <X> T_1_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 333)  (47 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 333)  (48 333)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 333)  (49 333)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 333)  (50 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (53 333)  (53 333)  routing T_1_20.lc_trk_g0_2 <X> T_1_20.input_2_6
 (38 13)  (56 333)  (56 333)  LC_6 Logic Functioning bit
 (40 13)  (58 333)  (58 333)  LC_6 Logic Functioning bit
 (41 13)  (59 333)  (59 333)  LC_6 Logic Functioning bit
 (42 13)  (60 333)  (60 333)  LC_6 Logic Functioning bit
 (21 14)  (39 334)  (39 334)  routing T_1_20.sp4_v_t_18 <X> T_1_20.lc_trk_g3_7
 (22 14)  (40 334)  (40 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (41 334)  (41 334)  routing T_1_20.sp4_v_t_18 <X> T_1_20.lc_trk_g3_7
 (25 14)  (43 334)  (43 334)  routing T_1_20.wire_logic_cluster/lc_6/out <X> T_1_20.lc_trk_g3_6
 (26 14)  (44 334)  (44 334)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 334)  (45 334)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 334)  (46 334)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 334)  (47 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 334)  (48 334)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 334)  (49 334)  routing T_1_20.lc_trk_g0_4 <X> T_1_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 334)  (50 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (56 334)  (56 334)  LC_7 Logic Functioning bit
 (39 14)  (57 334)  (57 334)  LC_7 Logic Functioning bit
 (42 14)  (60 334)  (60 334)  LC_7 Logic Functioning bit
 (43 14)  (61 334)  (61 334)  LC_7 Logic Functioning bit
 (46 14)  (64 334)  (64 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (33 335)  (33 335)  routing T_1_20.tnr_op_4 <X> T_1_20.lc_trk_g3_4
 (17 15)  (35 335)  (35 335)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (40 335)  (40 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (46 335)  (46 335)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 335)  (47 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 335)  (48 335)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 335)  (50 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (54 335)  (54 335)  LC_7 Logic Functioning bit
 (37 15)  (55 335)  (55 335)  LC_7 Logic Functioning bit
 (40 15)  (58 335)  (58 335)  LC_7 Logic Functioning bit
 (41 15)  (59 335)  (59 335)  LC_7 Logic Functioning bit
 (51 15)  (69 335)  (69 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_2_20

 (4 0)  (76 320)  (76 320)  routing T_2_20.sp4_v_t_41 <X> T_2_20.sp4_v_b_0
 (6 0)  (78 320)  (78 320)  routing T_2_20.sp4_v_t_41 <X> T_2_20.sp4_v_b_0
 (11 0)  (83 320)  (83 320)  routing T_2_20.sp4_h_r_9 <X> T_2_20.sp4_v_b_2
 (17 0)  (89 320)  (89 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (93 320)  (93 320)  routing T_2_20.sp4_v_b_11 <X> T_2_20.lc_trk_g0_3
 (22 0)  (94 320)  (94 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (95 320)  (95 320)  routing T_2_20.sp4_v_b_11 <X> T_2_20.lc_trk_g0_3
 (28 0)  (100 320)  (100 320)  routing T_2_20.lc_trk_g2_1 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 320)  (101 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 320)  (103 320)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 320)  (104 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 320)  (105 320)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 320)  (108 320)  LC_0 Logic Functioning bit
 (37 0)  (109 320)  (109 320)  LC_0 Logic Functioning bit
 (38 0)  (110 320)  (110 320)  LC_0 Logic Functioning bit
 (39 0)  (111 320)  (111 320)  LC_0 Logic Functioning bit
 (47 0)  (119 320)  (119 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (80 321)  (80 321)  routing T_2_20.sp4_v_t_47 <X> T_2_20.sp4_v_b_1
 (10 1)  (82 321)  (82 321)  routing T_2_20.sp4_v_t_47 <X> T_2_20.sp4_v_b_1
 (18 1)  (90 321)  (90 321)  routing T_2_20.sp4_r_v_b_34 <X> T_2_20.lc_trk_g0_1
 (21 1)  (93 321)  (93 321)  routing T_2_20.sp4_v_b_11 <X> T_2_20.lc_trk_g0_3
 (26 1)  (98 321)  (98 321)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 321)  (99 321)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 321)  (100 321)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 321)  (101 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (40 1)  (112 321)  (112 321)  LC_0 Logic Functioning bit
 (41 1)  (113 321)  (113 321)  LC_0 Logic Functioning bit
 (42 1)  (114 321)  (114 321)  LC_0 Logic Functioning bit
 (43 1)  (115 321)  (115 321)  LC_0 Logic Functioning bit
 (48 1)  (120 321)  (120 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (123 321)  (123 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (72 322)  (72 322)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (74 322)  (74 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (98 322)  (98 322)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 322)  (99 322)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 322)  (101 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 322)  (102 322)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 322)  (103 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 322)  (104 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 322)  (105 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 322)  (106 322)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (43 2)  (115 322)  (115 322)  LC_1 Logic Functioning bit
 (45 2)  (117 322)  (117 322)  LC_1 Logic Functioning bit
 (52 2)  (124 322)  (124 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (72 323)  (72 323)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (26 3)  (98 323)  (98 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 323)  (99 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 323)  (100 323)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 323)  (101 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 323)  (104 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (105 323)  (105 323)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.input_2_1
 (34 3)  (106 323)  (106 323)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.input_2_1
 (35 3)  (107 323)  (107 323)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.input_2_1
 (41 3)  (113 323)  (113 323)  LC_1 Logic Functioning bit
 (42 3)  (114 323)  (114 323)  LC_1 Logic Functioning bit
 (43 3)  (115 323)  (115 323)  LC_1 Logic Functioning bit
 (5 4)  (77 324)  (77 324)  routing T_2_20.sp4_v_b_3 <X> T_2_20.sp4_h_r_3
 (17 4)  (89 324)  (89 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (98 324)  (98 324)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (32 4)  (104 324)  (104 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 324)  (106 324)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 324)  (109 324)  LC_2 Logic Functioning bit
 (39 4)  (111 324)  (111 324)  LC_2 Logic Functioning bit
 (45 4)  (117 324)  (117 324)  LC_2 Logic Functioning bit
 (46 4)  (118 324)  (118 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (6 5)  (78 325)  (78 325)  routing T_2_20.sp4_v_b_3 <X> T_2_20.sp4_h_r_3
 (12 5)  (84 325)  (84 325)  routing T_2_20.sp4_h_r_5 <X> T_2_20.sp4_v_b_5
 (18 5)  (90 325)  (90 325)  routing T_2_20.sp4_r_v_b_25 <X> T_2_20.lc_trk_g1_1
 (22 5)  (94 325)  (94 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (95 325)  (95 325)  routing T_2_20.sp4_v_b_18 <X> T_2_20.lc_trk_g1_2
 (24 5)  (96 325)  (96 325)  routing T_2_20.sp4_v_b_18 <X> T_2_20.lc_trk_g1_2
 (27 5)  (99 325)  (99 325)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 325)  (100 325)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 325)  (101 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 325)  (103 325)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 325)  (108 325)  LC_2 Logic Functioning bit
 (38 5)  (110 325)  (110 325)  LC_2 Logic Functioning bit
 (48 5)  (120 325)  (120 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (75 326)  (75 326)  routing T_2_20.sp12_h_r_0 <X> T_2_20.sp12_v_t_23
 (4 6)  (76 326)  (76 326)  routing T_2_20.sp4_v_b_3 <X> T_2_20.sp4_v_t_38
 (15 6)  (87 326)  (87 326)  routing T_2_20.sp4_h_r_21 <X> T_2_20.lc_trk_g1_5
 (16 6)  (88 326)  (88 326)  routing T_2_20.sp4_h_r_21 <X> T_2_20.lc_trk_g1_5
 (17 6)  (89 326)  (89 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 326)  (90 326)  routing T_2_20.sp4_h_r_21 <X> T_2_20.lc_trk_g1_5
 (21 6)  (93 326)  (93 326)  routing T_2_20.wire_logic_cluster/lc_7/out <X> T_2_20.lc_trk_g1_7
 (22 6)  (94 326)  (94 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (97 326)  (97 326)  routing T_2_20.sp4_h_l_11 <X> T_2_20.lc_trk_g1_6
 (26 6)  (98 326)  (98 326)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 326)  (99 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 326)  (100 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 326)  (101 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 326)  (102 326)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 326)  (104 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 326)  (105 326)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 326)  (106 326)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 326)  (107 326)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_3
 (37 6)  (109 326)  (109 326)  LC_3 Logic Functioning bit
 (45 6)  (117 326)  (117 326)  LC_3 Logic Functioning bit
 (46 6)  (118 326)  (118 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (119 326)  (119 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (75 327)  (75 327)  routing T_2_20.sp12_h_r_0 <X> T_2_20.sp12_v_t_23
 (14 7)  (86 327)  (86 327)  routing T_2_20.sp4_h_r_4 <X> T_2_20.lc_trk_g1_4
 (15 7)  (87 327)  (87 327)  routing T_2_20.sp4_h_r_4 <X> T_2_20.lc_trk_g1_4
 (16 7)  (88 327)  (88 327)  routing T_2_20.sp4_h_r_4 <X> T_2_20.lc_trk_g1_4
 (17 7)  (89 327)  (89 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (90 327)  (90 327)  routing T_2_20.sp4_h_r_21 <X> T_2_20.lc_trk_g1_5
 (22 7)  (94 327)  (94 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (95 327)  (95 327)  routing T_2_20.sp4_h_l_11 <X> T_2_20.lc_trk_g1_6
 (24 7)  (96 327)  (96 327)  routing T_2_20.sp4_h_l_11 <X> T_2_20.lc_trk_g1_6
 (25 7)  (97 327)  (97 327)  routing T_2_20.sp4_h_l_11 <X> T_2_20.lc_trk_g1_6
 (26 7)  (98 327)  (98 327)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 327)  (99 327)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 327)  (101 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 327)  (104 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (105 327)  (105 327)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_3
 (35 7)  (107 327)  (107 327)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_3
 (37 7)  (109 327)  (109 327)  LC_3 Logic Functioning bit
 (40 7)  (112 327)  (112 327)  LC_3 Logic Functioning bit
 (42 7)  (114 327)  (114 327)  LC_3 Logic Functioning bit
 (4 8)  (76 328)  (76 328)  routing T_2_20.sp4_v_t_47 <X> T_2_20.sp4_v_b_6
 (6 8)  (78 328)  (78 328)  routing T_2_20.sp4_v_t_47 <X> T_2_20.sp4_v_b_6
 (9 8)  (81 328)  (81 328)  routing T_2_20.sp4_v_t_42 <X> T_2_20.sp4_h_r_7
 (15 8)  (87 328)  (87 328)  routing T_2_20.sp4_h_r_25 <X> T_2_20.lc_trk_g2_1
 (16 8)  (88 328)  (88 328)  routing T_2_20.sp4_h_r_25 <X> T_2_20.lc_trk_g2_1
 (17 8)  (89 328)  (89 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (97 328)  (97 328)  routing T_2_20.sp4_v_b_26 <X> T_2_20.lc_trk_g2_2
 (29 8)  (101 328)  (101 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 328)  (104 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 328)  (107 328)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.input_2_4
 (36 8)  (108 328)  (108 328)  LC_4 Logic Functioning bit
 (37 8)  (109 328)  (109 328)  LC_4 Logic Functioning bit
 (41 8)  (113 328)  (113 328)  LC_4 Logic Functioning bit
 (43 8)  (115 328)  (115 328)  LC_4 Logic Functioning bit
 (47 8)  (119 328)  (119 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (83 329)  (83 329)  routing T_2_20.sp4_h_l_45 <X> T_2_20.sp4_h_r_8
 (18 9)  (90 329)  (90 329)  routing T_2_20.sp4_h_r_25 <X> T_2_20.lc_trk_g2_1
 (22 9)  (94 329)  (94 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 329)  (95 329)  routing T_2_20.sp4_v_b_26 <X> T_2_20.lc_trk_g2_2
 (27 9)  (99 329)  (99 329)  routing T_2_20.lc_trk_g1_1 <X> T_2_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 329)  (101 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 329)  (103 329)  routing T_2_20.lc_trk_g0_3 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 329)  (104 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (105 329)  (105 329)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.input_2_4
 (34 9)  (106 329)  (106 329)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.input_2_4
 (35 9)  (107 329)  (107 329)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.input_2_4
 (36 9)  (108 329)  (108 329)  LC_4 Logic Functioning bit
 (37 9)  (109 329)  (109 329)  LC_4 Logic Functioning bit
 (4 10)  (76 330)  (76 330)  routing T_2_20.sp4_h_r_6 <X> T_2_20.sp4_v_t_43
 (11 10)  (83 330)  (83 330)  routing T_2_20.sp4_h_r_2 <X> T_2_20.sp4_v_t_45
 (12 10)  (84 330)  (84 330)  routing T_2_20.sp4_v_t_39 <X> T_2_20.sp4_h_l_45
 (13 10)  (85 330)  (85 330)  routing T_2_20.sp4_h_r_2 <X> T_2_20.sp4_v_t_45
 (15 10)  (87 330)  (87 330)  routing T_2_20.tnl_op_5 <X> T_2_20.lc_trk_g2_5
 (17 10)  (89 330)  (89 330)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (93 330)  (93 330)  routing T_2_20.sp4_v_t_18 <X> T_2_20.lc_trk_g2_7
 (22 10)  (94 330)  (94 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (95 330)  (95 330)  routing T_2_20.sp4_v_t_18 <X> T_2_20.lc_trk_g2_7
 (26 10)  (98 330)  (98 330)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 330)  (100 330)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 330)  (101 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 330)  (103 330)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 330)  (104 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 330)  (105 330)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 330)  (106 330)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 330)  (107 330)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.input_2_5
 (41 10)  (113 330)  (113 330)  LC_5 Logic Functioning bit
 (42 10)  (114 330)  (114 330)  LC_5 Logic Functioning bit
 (43 10)  (115 330)  (115 330)  LC_5 Logic Functioning bit
 (45 10)  (117 330)  (117 330)  LC_5 Logic Functioning bit
 (5 11)  (77 331)  (77 331)  routing T_2_20.sp4_h_r_6 <X> T_2_20.sp4_v_t_43
 (11 11)  (83 331)  (83 331)  routing T_2_20.sp4_v_t_39 <X> T_2_20.sp4_h_l_45
 (12 11)  (84 331)  (84 331)  routing T_2_20.sp4_h_r_2 <X> T_2_20.sp4_v_t_45
 (13 11)  (85 331)  (85 331)  routing T_2_20.sp4_v_t_39 <X> T_2_20.sp4_h_l_45
 (18 11)  (90 331)  (90 331)  routing T_2_20.tnl_op_5 <X> T_2_20.lc_trk_g2_5
 (26 11)  (98 331)  (98 331)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 331)  (99 331)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 331)  (100 331)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 331)  (101 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 331)  (102 331)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 331)  (104 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (105 331)  (105 331)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.input_2_5
 (34 11)  (106 331)  (106 331)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.input_2_5
 (43 11)  (115 331)  (115 331)  LC_5 Logic Functioning bit
 (48 11)  (120 331)  (120 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (123 331)  (123 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (81 332)  (81 332)  routing T_2_20.sp4_v_t_47 <X> T_2_20.sp4_h_r_10
 (13 12)  (85 332)  (85 332)  routing T_2_20.sp4_v_t_46 <X> T_2_20.sp4_v_b_11
 (15 12)  (87 332)  (87 332)  routing T_2_20.rgt_op_1 <X> T_2_20.lc_trk_g3_1
 (17 12)  (89 332)  (89 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (90 332)  (90 332)  routing T_2_20.rgt_op_1 <X> T_2_20.lc_trk_g3_1
 (21 12)  (93 332)  (93 332)  routing T_2_20.sp4_h_r_43 <X> T_2_20.lc_trk_g3_3
 (22 12)  (94 332)  (94 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (95 332)  (95 332)  routing T_2_20.sp4_h_r_43 <X> T_2_20.lc_trk_g3_3
 (24 12)  (96 332)  (96 332)  routing T_2_20.sp4_h_r_43 <X> T_2_20.lc_trk_g3_3
 (26 12)  (98 332)  (98 332)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_6/in_0
 (31 12)  (103 332)  (103 332)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 332)  (104 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 332)  (106 332)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 332)  (109 332)  LC_6 Logic Functioning bit
 (39 12)  (111 332)  (111 332)  LC_6 Logic Functioning bit
 (45 12)  (117 332)  (117 332)  LC_6 Logic Functioning bit
 (15 13)  (87 333)  (87 333)  routing T_2_20.sp4_v_t_29 <X> T_2_20.lc_trk_g3_0
 (16 13)  (88 333)  (88 333)  routing T_2_20.sp4_v_t_29 <X> T_2_20.lc_trk_g3_0
 (17 13)  (89 333)  (89 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (93 333)  (93 333)  routing T_2_20.sp4_h_r_43 <X> T_2_20.lc_trk_g3_3
 (22 13)  (94 333)  (94 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (95 333)  (95 333)  routing T_2_20.sp12_v_b_18 <X> T_2_20.lc_trk_g3_2
 (25 13)  (97 333)  (97 333)  routing T_2_20.sp12_v_b_18 <X> T_2_20.lc_trk_g3_2
 (27 13)  (99 333)  (99 333)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 333)  (100 333)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 333)  (101 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (108 333)  (108 333)  LC_6 Logic Functioning bit
 (38 13)  (110 333)  (110 333)  LC_6 Logic Functioning bit
 (47 13)  (119 333)  (119 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (15 14)  (87 334)  (87 334)  routing T_2_20.tnr_op_5 <X> T_2_20.lc_trk_g3_5
 (17 14)  (89 334)  (89 334)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (94 334)  (94 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (97 334)  (97 334)  routing T_2_20.sp4_v_b_38 <X> T_2_20.lc_trk_g3_6
 (26 14)  (98 334)  (98 334)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 334)  (99 334)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 334)  (101 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 334)  (102 334)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 334)  (103 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 334)  (104 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 334)  (105 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 334)  (106 334)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (41 14)  (113 334)  (113 334)  LC_7 Logic Functioning bit
 (42 14)  (114 334)  (114 334)  LC_7 Logic Functioning bit
 (43 14)  (115 334)  (115 334)  LC_7 Logic Functioning bit
 (45 14)  (117 334)  (117 334)  LC_7 Logic Functioning bit
 (53 14)  (125 334)  (125 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (86 335)  (86 335)  routing T_2_20.sp4_h_l_17 <X> T_2_20.lc_trk_g3_4
 (15 15)  (87 335)  (87 335)  routing T_2_20.sp4_h_l_17 <X> T_2_20.lc_trk_g3_4
 (16 15)  (88 335)  (88 335)  routing T_2_20.sp4_h_l_17 <X> T_2_20.lc_trk_g3_4
 (17 15)  (89 335)  (89 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (94 335)  (94 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (95 335)  (95 335)  routing T_2_20.sp4_v_b_38 <X> T_2_20.lc_trk_g3_6
 (25 15)  (97 335)  (97 335)  routing T_2_20.sp4_v_b_38 <X> T_2_20.lc_trk_g3_6
 (26 15)  (98 335)  (98 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 335)  (99 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 335)  (100 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 335)  (101 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 335)  (102 335)  routing T_2_20.lc_trk_g1_7 <X> T_2_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 335)  (104 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (105 335)  (105 335)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.input_2_7
 (34 15)  (106 335)  (106 335)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.input_2_7
 (43 15)  (115 335)  (115 335)  LC_7 Logic Functioning bit


LogicTile_3_20

 (5 0)  (131 320)  (131 320)  routing T_3_20.sp4_h_l_44 <X> T_3_20.sp4_h_r_0
 (22 0)  (148 320)  (148 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (149 320)  (149 320)  routing T_3_20.sp4_h_r_3 <X> T_3_20.lc_trk_g0_3
 (24 0)  (150 320)  (150 320)  routing T_3_20.sp4_h_r_3 <X> T_3_20.lc_trk_g0_3
 (28 0)  (154 320)  (154 320)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 320)  (155 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 320)  (156 320)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 320)  (158 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 320)  (161 320)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.input_2_0
 (38 0)  (164 320)  (164 320)  LC_0 Logic Functioning bit
 (41 0)  (167 320)  (167 320)  LC_0 Logic Functioning bit
 (45 0)  (171 320)  (171 320)  LC_0 Logic Functioning bit
 (47 0)  (173 320)  (173 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (130 321)  (130 321)  routing T_3_20.sp4_h_l_44 <X> T_3_20.sp4_h_r_0
 (11 1)  (137 321)  (137 321)  routing T_3_20.sp4_h_l_39 <X> T_3_20.sp4_h_r_2
 (15 1)  (141 321)  (141 321)  routing T_3_20.bot_op_0 <X> T_3_20.lc_trk_g0_0
 (17 1)  (143 321)  (143 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (147 321)  (147 321)  routing T_3_20.sp4_h_r_3 <X> T_3_20.lc_trk_g0_3
 (28 1)  (154 321)  (154 321)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 321)  (155 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 321)  (156 321)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 321)  (157 321)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 321)  (158 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (160 321)  (160 321)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.input_2_0
 (39 1)  (165 321)  (165 321)  LC_0 Logic Functioning bit
 (41 1)  (167 321)  (167 321)  LC_0 Logic Functioning bit
 (0 2)  (126 322)  (126 322)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (128 322)  (128 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 322)  (130 322)  routing T_3_20.sp4_v_b_4 <X> T_3_20.sp4_v_t_37
 (6 2)  (132 322)  (132 322)  routing T_3_20.sp4_v_b_4 <X> T_3_20.sp4_v_t_37
 (14 2)  (140 322)  (140 322)  routing T_3_20.wire_logic_cluster/lc_4/out <X> T_3_20.lc_trk_g0_4
 (15 2)  (141 322)  (141 322)  routing T_3_20.sp4_h_r_13 <X> T_3_20.lc_trk_g0_5
 (16 2)  (142 322)  (142 322)  routing T_3_20.sp4_h_r_13 <X> T_3_20.lc_trk_g0_5
 (17 2)  (143 322)  (143 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (144 322)  (144 322)  routing T_3_20.sp4_h_r_13 <X> T_3_20.lc_trk_g0_5
 (25 2)  (151 322)  (151 322)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (28 2)  (154 322)  (154 322)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 322)  (155 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 322)  (157 322)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 322)  (158 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 322)  (160 322)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 322)  (162 322)  LC_1 Logic Functioning bit
 (37 2)  (163 322)  (163 322)  LC_1 Logic Functioning bit
 (38 2)  (164 322)  (164 322)  LC_1 Logic Functioning bit
 (39 2)  (165 322)  (165 322)  LC_1 Logic Functioning bit
 (0 3)  (126 323)  (126 323)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (9 3)  (135 323)  (135 323)  routing T_3_20.sp4_v_b_1 <X> T_3_20.sp4_v_t_36
 (17 3)  (143 323)  (143 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (148 323)  (148 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 323)  (149 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (24 3)  (150 323)  (150 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (25 3)  (151 323)  (151 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (27 3)  (153 323)  (153 323)  routing T_3_20.lc_trk_g1_0 <X> T_3_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 323)  (155 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 323)  (156 323)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (162 323)  (162 323)  LC_1 Logic Functioning bit
 (37 3)  (163 323)  (163 323)  LC_1 Logic Functioning bit
 (38 3)  (164 323)  (164 323)  LC_1 Logic Functioning bit
 (39 3)  (165 323)  (165 323)  LC_1 Logic Functioning bit
 (40 3)  (166 323)  (166 323)  LC_1 Logic Functioning bit
 (42 3)  (168 323)  (168 323)  LC_1 Logic Functioning bit
 (14 4)  (140 324)  (140 324)  routing T_3_20.sp4_h_r_8 <X> T_3_20.lc_trk_g1_0
 (15 4)  (141 324)  (141 324)  routing T_3_20.sp4_h_r_9 <X> T_3_20.lc_trk_g1_1
 (16 4)  (142 324)  (142 324)  routing T_3_20.sp4_h_r_9 <X> T_3_20.lc_trk_g1_1
 (17 4)  (143 324)  (143 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (144 324)  (144 324)  routing T_3_20.sp4_h_r_9 <X> T_3_20.lc_trk_g1_1
 (26 4)  (152 324)  (152 324)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 324)  (155 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 324)  (156 324)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 324)  (158 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 324)  (159 324)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 324)  (160 324)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (39 4)  (165 324)  (165 324)  LC_2 Logic Functioning bit
 (45 4)  (171 324)  (171 324)  LC_2 Logic Functioning bit
 (50 4)  (176 324)  (176 324)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (131 325)  (131 325)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_v_b_3
 (15 5)  (141 325)  (141 325)  routing T_3_20.sp4_h_r_8 <X> T_3_20.lc_trk_g1_0
 (16 5)  (142 325)  (142 325)  routing T_3_20.sp4_h_r_8 <X> T_3_20.lc_trk_g1_0
 (17 5)  (143 325)  (143 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (27 5)  (153 325)  (153 325)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 325)  (155 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 325)  (157 325)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 325)  (162 325)  LC_2 Logic Functioning bit
 (38 5)  (164 325)  (164 325)  LC_2 Logic Functioning bit
 (43 5)  (169 325)  (169 325)  LC_2 Logic Functioning bit
 (51 5)  (177 325)  (177 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (130 326)  (130 326)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_v_t_38
 (14 6)  (140 326)  (140 326)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g1_4
 (15 6)  (141 326)  (141 326)  routing T_3_20.top_op_5 <X> T_3_20.lc_trk_g1_5
 (17 6)  (143 326)  (143 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (151 326)  (151 326)  routing T_3_20.wire_logic_cluster/lc_6/out <X> T_3_20.lc_trk_g1_6
 (28 6)  (154 326)  (154 326)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 326)  (155 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 326)  (156 326)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 326)  (157 326)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 326)  (158 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 326)  (160 326)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 326)  (161 326)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.input_2_3
 (43 6)  (169 326)  (169 326)  LC_3 Logic Functioning bit
 (45 6)  (171 326)  (171 326)  LC_3 Logic Functioning bit
 (47 6)  (173 326)  (173 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (131 327)  (131 327)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_v_t_38
 (14 7)  (140 327)  (140 327)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g1_4
 (15 7)  (141 327)  (141 327)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g1_4
 (17 7)  (143 327)  (143 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (144 327)  (144 327)  routing T_3_20.top_op_5 <X> T_3_20.lc_trk_g1_5
 (22 7)  (148 327)  (148 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (152 327)  (152 327)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 327)  (155 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 327)  (158 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (159 327)  (159 327)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.input_2_3
 (34 7)  (160 327)  (160 327)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.input_2_3
 (35 7)  (161 327)  (161 327)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.input_2_3
 (41 7)  (167 327)  (167 327)  LC_3 Logic Functioning bit
 (42 7)  (168 327)  (168 327)  LC_3 Logic Functioning bit
 (43 7)  (169 327)  (169 327)  LC_3 Logic Functioning bit
 (46 7)  (172 327)  (172 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (177 327)  (177 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (132 328)  (132 328)  routing T_3_20.sp4_h_r_1 <X> T_3_20.sp4_v_b_6
 (10 8)  (136 328)  (136 328)  routing T_3_20.sp4_v_t_39 <X> T_3_20.sp4_h_r_7
 (14 8)  (140 328)  (140 328)  routing T_3_20.wire_logic_cluster/lc_0/out <X> T_3_20.lc_trk_g2_0
 (15 8)  (141 328)  (141 328)  routing T_3_20.sp4_h_r_25 <X> T_3_20.lc_trk_g2_1
 (16 8)  (142 328)  (142 328)  routing T_3_20.sp4_h_r_25 <X> T_3_20.lc_trk_g2_1
 (17 8)  (143 328)  (143 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (148 328)  (148 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 328)  (149 328)  routing T_3_20.sp4_h_r_27 <X> T_3_20.lc_trk_g2_3
 (24 8)  (150 328)  (150 328)  routing T_3_20.sp4_h_r_27 <X> T_3_20.lc_trk_g2_3
 (25 8)  (151 328)  (151 328)  routing T_3_20.sp4_h_r_34 <X> T_3_20.lc_trk_g2_2
 (26 8)  (152 328)  (152 328)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 328)  (153 328)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 328)  (155 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 328)  (156 328)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 328)  (158 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (161 328)  (161 328)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.input_2_4
 (38 8)  (164 328)  (164 328)  LC_4 Logic Functioning bit
 (41 8)  (167 328)  (167 328)  LC_4 Logic Functioning bit
 (45 8)  (171 328)  (171 328)  LC_4 Logic Functioning bit
 (46 8)  (172 328)  (172 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (143 329)  (143 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (144 329)  (144 329)  routing T_3_20.sp4_h_r_25 <X> T_3_20.lc_trk_g2_1
 (21 9)  (147 329)  (147 329)  routing T_3_20.sp4_h_r_27 <X> T_3_20.lc_trk_g2_3
 (22 9)  (148 329)  (148 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 329)  (149 329)  routing T_3_20.sp4_h_r_34 <X> T_3_20.lc_trk_g2_2
 (24 9)  (150 329)  (150 329)  routing T_3_20.sp4_h_r_34 <X> T_3_20.lc_trk_g2_2
 (29 9)  (155 329)  (155 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 329)  (157 329)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 329)  (158 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (160 329)  (160 329)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.input_2_4
 (39 9)  (165 329)  (165 329)  LC_4 Logic Functioning bit
 (41 9)  (167 329)  (167 329)  LC_4 Logic Functioning bit
 (51 9)  (177 329)  (177 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (13 10)  (139 330)  (139 330)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_v_t_45
 (15 10)  (141 330)  (141 330)  routing T_3_20.sp4_h_l_16 <X> T_3_20.lc_trk_g2_5
 (16 10)  (142 330)  (142 330)  routing T_3_20.sp4_h_l_16 <X> T_3_20.lc_trk_g2_5
 (17 10)  (143 330)  (143 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (148 330)  (148 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (149 330)  (149 330)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (24 10)  (150 330)  (150 330)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (29 10)  (155 330)  (155 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 330)  (157 330)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 330)  (158 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 330)  (159 330)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 330)  (160 330)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (164 330)  (164 330)  LC_5 Logic Functioning bit
 (39 10)  (165 330)  (165 330)  LC_5 Logic Functioning bit
 (42 10)  (168 330)  (168 330)  LC_5 Logic Functioning bit
 (43 10)  (169 330)  (169 330)  LC_5 Logic Functioning bit
 (12 11)  (138 331)  (138 331)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_v_t_45
 (17 11)  (143 331)  (143 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (144 331)  (144 331)  routing T_3_20.sp4_h_l_16 <X> T_3_20.lc_trk_g2_5
 (21 11)  (147 331)  (147 331)  routing T_3_20.sp4_h_r_31 <X> T_3_20.lc_trk_g2_7
 (28 11)  (154 331)  (154 331)  routing T_3_20.lc_trk_g2_1 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 331)  (155 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 331)  (157 331)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 331)  (158 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (159 331)  (159 331)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.input_2_5
 (35 11)  (161 331)  (161 331)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.input_2_5
 (36 11)  (162 331)  (162 331)  LC_5 Logic Functioning bit
 (37 11)  (163 331)  (163 331)  LC_5 Logic Functioning bit
 (40 11)  (166 331)  (166 331)  LC_5 Logic Functioning bit
 (41 11)  (167 331)  (167 331)  LC_5 Logic Functioning bit
 (53 11)  (179 331)  (179 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (136 332)  (136 332)  routing T_3_20.sp4_v_t_40 <X> T_3_20.sp4_h_r_10
 (12 12)  (138 332)  (138 332)  routing T_3_20.sp4_v_b_5 <X> T_3_20.sp4_h_r_11
 (22 12)  (148 332)  (148 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (150 332)  (150 332)  routing T_3_20.tnr_op_3 <X> T_3_20.lc_trk_g3_3
 (25 12)  (151 332)  (151 332)  routing T_3_20.wire_logic_cluster/lc_2/out <X> T_3_20.lc_trk_g3_2
 (27 12)  (153 332)  (153 332)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 332)  (155 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 332)  (156 332)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 332)  (158 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 332)  (161 332)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.input_2_6
 (38 12)  (164 332)  (164 332)  LC_6 Logic Functioning bit
 (41 12)  (167 332)  (167 332)  LC_6 Logic Functioning bit
 (45 12)  (171 332)  (171 332)  LC_6 Logic Functioning bit
 (11 13)  (137 333)  (137 333)  routing T_3_20.sp4_v_b_5 <X> T_3_20.sp4_h_r_11
 (13 13)  (139 333)  (139 333)  routing T_3_20.sp4_v_b_5 <X> T_3_20.sp4_h_r_11
 (22 13)  (148 333)  (148 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (153 333)  (153 333)  routing T_3_20.lc_trk_g1_1 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 333)  (155 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 333)  (156 333)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 333)  (157 333)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 333)  (158 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (160 333)  (160 333)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.input_2_6
 (38 13)  (164 333)  (164 333)  LC_6 Logic Functioning bit
 (40 13)  (166 333)  (166 333)  LC_6 Logic Functioning bit
 (51 13)  (177 333)  (177 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (178 333)  (178 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (130 334)  (130 334)  routing T_3_20.sp4_v_b_9 <X> T_3_20.sp4_v_t_44
 (21 14)  (147 334)  (147 334)  routing T_3_20.bnl_op_7 <X> T_3_20.lc_trk_g3_7
 (22 14)  (148 334)  (148 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (151 334)  (151 334)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g3_6
 (26 14)  (152 334)  (152 334)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 334)  (155 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 334)  (156 334)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 334)  (158 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 334)  (159 334)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 334)  (160 334)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 334)  (162 334)  LC_7 Logic Functioning bit
 (37 14)  (163 334)  (163 334)  LC_7 Logic Functioning bit
 (38 14)  (164 334)  (164 334)  LC_7 Logic Functioning bit
 (39 14)  (165 334)  (165 334)  LC_7 Logic Functioning bit
 (41 14)  (167 334)  (167 334)  LC_7 Logic Functioning bit
 (43 14)  (169 334)  (169 334)  LC_7 Logic Functioning bit
 (46 14)  (172 334)  (172 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (178 334)  (178 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (134 335)  (134 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47
 (9 15)  (135 335)  (135 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47
 (10 15)  (136 335)  (136 335)  routing T_3_20.sp4_h_r_4 <X> T_3_20.sp4_v_t_47
 (21 15)  (147 335)  (147 335)  routing T_3_20.bnl_op_7 <X> T_3_20.lc_trk_g3_7
 (22 15)  (148 335)  (148 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (149 335)  (149 335)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g3_6
 (25 15)  (151 335)  (151 335)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g3_6
 (28 15)  (154 335)  (154 335)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 335)  (155 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 335)  (156 335)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 335)  (157 335)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 335)  (162 335)  LC_7 Logic Functioning bit
 (38 15)  (164 335)  (164 335)  LC_7 Logic Functioning bit
 (51 15)  (177 335)  (177 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_20

 (15 0)  (195 320)  (195 320)  routing T_4_20.sp12_h_r_1 <X> T_4_20.lc_trk_g0_1
 (17 0)  (197 320)  (197 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (198 320)  (198 320)  routing T_4_20.sp12_h_r_1 <X> T_4_20.lc_trk_g0_1
 (21 0)  (201 320)  (201 320)  routing T_4_20.wire_logic_cluster/lc_3/out <X> T_4_20.lc_trk_g0_3
 (22 0)  (202 320)  (202 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (205 320)  (205 320)  routing T_4_20.bnr_op_2 <X> T_4_20.lc_trk_g0_2
 (29 0)  (209 320)  (209 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 320)  (210 320)  routing T_4_20.lc_trk_g0_5 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 320)  (214 320)  routing T_4_20.lc_trk_g1_0 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 320)  (216 320)  LC_0 Logic Functioning bit
 (38 0)  (218 320)  (218 320)  LC_0 Logic Functioning bit
 (43 0)  (223 320)  (223 320)  LC_0 Logic Functioning bit
 (18 1)  (198 321)  (198 321)  routing T_4_20.sp12_h_r_1 <X> T_4_20.lc_trk_g0_1
 (22 1)  (202 321)  (202 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (205 321)  (205 321)  routing T_4_20.bnr_op_2 <X> T_4_20.lc_trk_g0_2
 (26 1)  (206 321)  (206 321)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 321)  (208 321)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 321)  (209 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 321)  (212 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (213 321)  (213 321)  routing T_4_20.lc_trk_g2_0 <X> T_4_20.input_2_0
 (37 1)  (217 321)  (217 321)  LC_0 Logic Functioning bit
 (39 1)  (219 321)  (219 321)  LC_0 Logic Functioning bit
 (40 1)  (220 321)  (220 321)  LC_0 Logic Functioning bit
 (42 1)  (222 321)  (222 321)  LC_0 Logic Functioning bit
 (43 1)  (223 321)  (223 321)  LC_0 Logic Functioning bit
 (51 1)  (231 321)  (231 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (180 322)  (180 322)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (182 322)  (182 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (184 322)  (184 322)  routing T_4_20.sp4_h_r_6 <X> T_4_20.sp4_v_t_37
 (6 2)  (186 322)  (186 322)  routing T_4_20.sp4_h_r_6 <X> T_4_20.sp4_v_t_37
 (8 2)  (188 322)  (188 322)  routing T_4_20.sp4_v_t_36 <X> T_4_20.sp4_h_l_36
 (9 2)  (189 322)  (189 322)  routing T_4_20.sp4_v_t_36 <X> T_4_20.sp4_h_l_36
 (11 2)  (191 322)  (191 322)  routing T_4_20.sp4_h_l_44 <X> T_4_20.sp4_v_t_39
 (15 2)  (195 322)  (195 322)  routing T_4_20.sp4_h_r_21 <X> T_4_20.lc_trk_g0_5
 (16 2)  (196 322)  (196 322)  routing T_4_20.sp4_h_r_21 <X> T_4_20.lc_trk_g0_5
 (17 2)  (197 322)  (197 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (198 322)  (198 322)  routing T_4_20.sp4_h_r_21 <X> T_4_20.lc_trk_g0_5
 (22 2)  (202 322)  (202 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (203 322)  (203 322)  routing T_4_20.sp4_h_r_7 <X> T_4_20.lc_trk_g0_7
 (24 2)  (204 322)  (204 322)  routing T_4_20.sp4_h_r_7 <X> T_4_20.lc_trk_g0_7
 (26 2)  (206 322)  (206 322)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (209 322)  (209 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 322)  (212 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 322)  (213 322)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 322)  (214 322)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 322)  (216 322)  LC_1 Logic Functioning bit
 (37 2)  (217 322)  (217 322)  LC_1 Logic Functioning bit
 (39 2)  (219 322)  (219 322)  LC_1 Logic Functioning bit
 (40 2)  (220 322)  (220 322)  LC_1 Logic Functioning bit
 (41 2)  (221 322)  (221 322)  LC_1 Logic Functioning bit
 (43 2)  (223 322)  (223 322)  LC_1 Logic Functioning bit
 (50 2)  (230 322)  (230 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 323)  (180 323)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (5 3)  (185 323)  (185 323)  routing T_4_20.sp4_h_r_6 <X> T_4_20.sp4_v_t_37
 (9 3)  (189 323)  (189 323)  routing T_4_20.sp4_v_b_1 <X> T_4_20.sp4_v_t_36
 (18 3)  (198 323)  (198 323)  routing T_4_20.sp4_h_r_21 <X> T_4_20.lc_trk_g0_5
 (21 3)  (201 323)  (201 323)  routing T_4_20.sp4_h_r_7 <X> T_4_20.lc_trk_g0_7
 (26 3)  (206 323)  (206 323)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 323)  (208 323)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 323)  (209 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 323)  (210 323)  routing T_4_20.lc_trk_g0_2 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 323)  (211 323)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 323)  (216 323)  LC_1 Logic Functioning bit
 (38 3)  (218 323)  (218 323)  LC_1 Logic Functioning bit
 (39 3)  (219 323)  (219 323)  LC_1 Logic Functioning bit
 (40 3)  (220 323)  (220 323)  LC_1 Logic Functioning bit
 (42 3)  (222 323)  (222 323)  LC_1 Logic Functioning bit
 (43 3)  (223 323)  (223 323)  LC_1 Logic Functioning bit
 (5 4)  (185 324)  (185 324)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_h_r_3
 (12 4)  (192 324)  (192 324)  routing T_4_20.sp4_v_t_40 <X> T_4_20.sp4_h_r_5
 (15 4)  (195 324)  (195 324)  routing T_4_20.lft_op_1 <X> T_4_20.lc_trk_g1_1
 (17 4)  (197 324)  (197 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (198 324)  (198 324)  routing T_4_20.lft_op_1 <X> T_4_20.lc_trk_g1_1
 (6 5)  (186 325)  (186 325)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_h_r_3
 (14 5)  (194 325)  (194 325)  routing T_4_20.sp4_h_r_0 <X> T_4_20.lc_trk_g1_0
 (15 5)  (195 325)  (195 325)  routing T_4_20.sp4_h_r_0 <X> T_4_20.lc_trk_g1_0
 (16 5)  (196 325)  (196 325)  routing T_4_20.sp4_h_r_0 <X> T_4_20.lc_trk_g1_0
 (17 5)  (197 325)  (197 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (9 6)  (189 326)  (189 326)  routing T_4_20.sp4_v_b_4 <X> T_4_20.sp4_h_l_41
 (14 6)  (194 326)  (194 326)  routing T_4_20.wire_logic_cluster/lc_4/out <X> T_4_20.lc_trk_g1_4
 (25 6)  (205 326)  (205 326)  routing T_4_20.sp4_h_r_14 <X> T_4_20.lc_trk_g1_6
 (27 6)  (207 326)  (207 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 326)  (208 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 326)  (209 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 326)  (210 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 326)  (212 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 326)  (214 326)  routing T_4_20.lc_trk_g1_1 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (217 326)  (217 326)  LC_3 Logic Functioning bit
 (45 6)  (225 326)  (225 326)  LC_3 Logic Functioning bit
 (53 6)  (233 326)  (233 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (197 327)  (197 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (202 327)  (202 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (203 327)  (203 327)  routing T_4_20.sp4_h_r_14 <X> T_4_20.lc_trk_g1_6
 (24 7)  (204 327)  (204 327)  routing T_4_20.sp4_h_r_14 <X> T_4_20.lc_trk_g1_6
 (26 7)  (206 327)  (206 327)  routing T_4_20.lc_trk_g0_3 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 327)  (209 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 327)  (212 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (213 327)  (213 327)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.input_2_3
 (37 7)  (217 327)  (217 327)  LC_3 Logic Functioning bit
 (40 7)  (220 327)  (220 327)  LC_3 Logic Functioning bit
 (42 7)  (222 327)  (222 327)  LC_3 Logic Functioning bit
 (46 7)  (226 327)  (226 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (194 328)  (194 328)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g2_0
 (15 8)  (195 328)  (195 328)  routing T_4_20.sp4_v_t_28 <X> T_4_20.lc_trk_g2_1
 (16 8)  (196 328)  (196 328)  routing T_4_20.sp4_v_t_28 <X> T_4_20.lc_trk_g2_1
 (17 8)  (197 328)  (197 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (205 328)  (205 328)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g2_2
 (26 8)  (206 328)  (206 328)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 328)  (209 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 328)  (211 328)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 328)  (212 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 328)  (214 328)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (219 328)  (219 328)  LC_4 Logic Functioning bit
 (45 8)  (225 328)  (225 328)  LC_4 Logic Functioning bit
 (15 9)  (195 329)  (195 329)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g2_0
 (16 9)  (196 329)  (196 329)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g2_0
 (17 9)  (197 329)  (197 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (202 329)  (202 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 329)  (203 329)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g2_2
 (24 9)  (204 329)  (204 329)  routing T_4_20.sp4_h_r_34 <X> T_4_20.lc_trk_g2_2
 (27 9)  (207 329)  (207 329)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 329)  (208 329)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 329)  (209 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 329)  (212 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (214 329)  (214 329)  routing T_4_20.lc_trk_g1_1 <X> T_4_20.input_2_4
 (36 9)  (216 329)  (216 329)  LC_4 Logic Functioning bit
 (38 9)  (218 329)  (218 329)  LC_4 Logic Functioning bit
 (43 9)  (223 329)  (223 329)  LC_4 Logic Functioning bit
 (53 9)  (233 329)  (233 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (3 10)  (183 330)  (183 330)  routing T_4_20.sp12_v_t_22 <X> T_4_20.sp12_h_l_22
 (4 10)  (184 330)  (184 330)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_v_t_43
 (6 10)  (186 330)  (186 330)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_v_t_43
 (10 10)  (190 330)  (190 330)  routing T_4_20.sp4_v_b_2 <X> T_4_20.sp4_h_l_42
 (11 10)  (191 330)  (191 330)  routing T_4_20.sp4_h_r_2 <X> T_4_20.sp4_v_t_45
 (13 10)  (193 330)  (193 330)  routing T_4_20.sp4_h_r_2 <X> T_4_20.sp4_v_t_45
 (14 10)  (194 330)  (194 330)  routing T_4_20.rgt_op_4 <X> T_4_20.lc_trk_g2_4
 (22 10)  (202 330)  (202 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 330)  (203 330)  routing T_4_20.sp4_h_r_31 <X> T_4_20.lc_trk_g2_7
 (24 10)  (204 330)  (204 330)  routing T_4_20.sp4_h_r_31 <X> T_4_20.lc_trk_g2_7
 (25 10)  (205 330)  (205 330)  routing T_4_20.wire_logic_cluster/lc_6/out <X> T_4_20.lc_trk_g2_6
 (27 10)  (207 330)  (207 330)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 330)  (208 330)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 330)  (209 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 330)  (210 330)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 330)  (212 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 330)  (214 330)  routing T_4_20.lc_trk_g1_1 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 330)  (215 330)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.input_2_5
 (37 10)  (217 330)  (217 330)  LC_5 Logic Functioning bit
 (45 10)  (225 330)  (225 330)  LC_5 Logic Functioning bit
 (46 10)  (226 330)  (226 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (232 330)  (232 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (185 331)  (185 331)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_v_t_43
 (8 11)  (188 331)  (188 331)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_v_t_42
 (9 11)  (189 331)  (189 331)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_v_t_42
 (10 11)  (190 331)  (190 331)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_v_t_42
 (12 11)  (192 331)  (192 331)  routing T_4_20.sp4_h_r_2 <X> T_4_20.sp4_v_t_45
 (15 11)  (195 331)  (195 331)  routing T_4_20.rgt_op_4 <X> T_4_20.lc_trk_g2_4
 (17 11)  (197 331)  (197 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (201 331)  (201 331)  routing T_4_20.sp4_h_r_31 <X> T_4_20.lc_trk_g2_7
 (22 11)  (202 331)  (202 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (206 331)  (206 331)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 331)  (207 331)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 331)  (208 331)  routing T_4_20.lc_trk_g3_2 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 331)  (209 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 331)  (212 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (213 331)  (213 331)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.input_2_5
 (34 11)  (214 331)  (214 331)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.input_2_5
 (37 11)  (217 331)  (217 331)  LC_5 Logic Functioning bit
 (40 11)  (220 331)  (220 331)  LC_5 Logic Functioning bit
 (42 11)  (222 331)  (222 331)  LC_5 Logic Functioning bit
 (5 12)  (185 332)  (185 332)  routing T_4_20.sp4_v_b_9 <X> T_4_20.sp4_h_r_9
 (8 12)  (188 332)  (188 332)  routing T_4_20.sp4_v_b_10 <X> T_4_20.sp4_h_r_10
 (9 12)  (189 332)  (189 332)  routing T_4_20.sp4_v_b_10 <X> T_4_20.sp4_h_r_10
 (22 12)  (202 332)  (202 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (204 332)  (204 332)  routing T_4_20.tnr_op_3 <X> T_4_20.lc_trk_g3_3
 (26 12)  (206 332)  (206 332)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 332)  (209 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 332)  (210 332)  routing T_4_20.lc_trk_g0_7 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 332)  (211 332)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 332)  (212 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 332)  (214 332)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 332)  (215 332)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.input_2_6
 (38 12)  (218 332)  (218 332)  LC_6 Logic Functioning bit
 (41 12)  (221 332)  (221 332)  LC_6 Logic Functioning bit
 (45 12)  (225 332)  (225 332)  LC_6 Logic Functioning bit
 (52 12)  (232 332)  (232 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (186 333)  (186 333)  routing T_4_20.sp4_v_b_9 <X> T_4_20.sp4_h_r_9
 (22 13)  (202 333)  (202 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 333)  (203 333)  routing T_4_20.sp4_h_l_15 <X> T_4_20.lc_trk_g3_2
 (24 13)  (204 333)  (204 333)  routing T_4_20.sp4_h_l_15 <X> T_4_20.lc_trk_g3_2
 (25 13)  (205 333)  (205 333)  routing T_4_20.sp4_h_l_15 <X> T_4_20.lc_trk_g3_2
 (26 13)  (206 333)  (206 333)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 333)  (208 333)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 333)  (209 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 333)  (210 333)  routing T_4_20.lc_trk_g0_7 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 333)  (211 333)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 333)  (212 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (213 333)  (213 333)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.input_2_6
 (34 13)  (214 333)  (214 333)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.input_2_6
 (39 13)  (219 333)  (219 333)  LC_6 Logic Functioning bit
 (41 13)  (221 333)  (221 333)  LC_6 Logic Functioning bit
 (46 13)  (226 333)  (226 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (10 14)  (190 334)  (190 334)  routing T_4_20.sp4_v_b_5 <X> T_4_20.sp4_h_l_47
 (11 14)  (191 334)  (191 334)  routing T_4_20.sp4_v_b_8 <X> T_4_20.sp4_v_t_46
 (15 14)  (195 334)  (195 334)  routing T_4_20.tnl_op_5 <X> T_4_20.lc_trk_g3_5
 (17 14)  (197 334)  (197 334)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (28 14)  (208 334)  (208 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 334)  (209 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 334)  (210 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 334)  (211 334)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 334)  (212 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 334)  (213 334)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 334)  (214 334)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (41 14)  (221 334)  (221 334)  LC_7 Logic Functioning bit
 (43 14)  (223 334)  (223 334)  LC_7 Logic Functioning bit
 (45 14)  (225 334)  (225 334)  LC_7 Logic Functioning bit
 (46 14)  (226 334)  (226 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (12 15)  (192 335)  (192 335)  routing T_4_20.sp4_v_b_8 <X> T_4_20.sp4_v_t_46
 (14 15)  (194 335)  (194 335)  routing T_4_20.sp4_r_v_b_44 <X> T_4_20.lc_trk_g3_4
 (17 15)  (197 335)  (197 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (198 335)  (198 335)  routing T_4_20.tnl_op_5 <X> T_4_20.lc_trk_g3_5
 (41 15)  (221 335)  (221 335)  LC_7 Logic Functioning bit
 (43 15)  (223 335)  (223 335)  LC_7 Logic Functioning bit


LogicTile_5_20

 (11 0)  (245 320)  (245 320)  routing T_5_20.sp4_h_r_9 <X> T_5_20.sp4_v_b_2
 (15 0)  (249 320)  (249 320)  routing T_5_20.sp4_h_r_1 <X> T_5_20.lc_trk_g0_1
 (16 0)  (250 320)  (250 320)  routing T_5_20.sp4_h_r_1 <X> T_5_20.lc_trk_g0_1
 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (259 320)  (259 320)  routing T_5_20.wire_logic_cluster/lc_2/out <X> T_5_20.lc_trk_g0_2
 (28 0)  (262 320)  (262 320)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 320)  (263 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 320)  (265 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 320)  (267 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 320)  (268 320)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 320)  (270 320)  LC_0 Logic Functioning bit
 (38 0)  (272 320)  (272 320)  LC_0 Logic Functioning bit
 (43 0)  (277 320)  (277 320)  LC_0 Logic Functioning bit
 (6 1)  (240 321)  (240 321)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_h_r_0
 (18 1)  (252 321)  (252 321)  routing T_5_20.sp4_h_r_1 <X> T_5_20.lc_trk_g0_1
 (22 1)  (256 321)  (256 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (262 321)  (262 321)  routing T_5_20.lc_trk_g2_0 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 321)  (264 321)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 321)  (266 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (267 321)  (267 321)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.input_2_0
 (34 1)  (268 321)  (268 321)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.input_2_0
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (39 1)  (273 321)  (273 321)  LC_0 Logic Functioning bit
 (40 1)  (274 321)  (274 321)  LC_0 Logic Functioning bit
 (42 1)  (276 321)  (276 321)  LC_0 Logic Functioning bit
 (43 1)  (277 321)  (277 321)  LC_0 Logic Functioning bit
 (51 1)  (285 321)  (285 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (256 322)  (256 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 322)  (257 322)  routing T_5_20.sp12_h_l_12 <X> T_5_20.lc_trk_g0_7
 (27 2)  (261 322)  (261 322)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 322)  (268 322)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 322)  (270 322)  LC_1 Logic Functioning bit
 (37 2)  (271 322)  (271 322)  LC_1 Logic Functioning bit
 (38 2)  (272 322)  (272 322)  LC_1 Logic Functioning bit
 (39 2)  (273 322)  (273 322)  LC_1 Logic Functioning bit
 (41 2)  (275 322)  (275 322)  LC_1 Logic Functioning bit
 (43 2)  (277 322)  (277 322)  LC_1 Logic Functioning bit
 (45 2)  (279 322)  (279 322)  LC_1 Logic Functioning bit
 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (22 3)  (256 323)  (256 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (259 323)  (259 323)  routing T_5_20.sp4_r_v_b_30 <X> T_5_20.lc_trk_g0_6
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 323)  (270 323)  LC_1 Logic Functioning bit
 (38 3)  (272 323)  (272 323)  LC_1 Logic Functioning bit
 (10 4)  (244 324)  (244 324)  routing T_5_20.sp4_v_t_46 <X> T_5_20.sp4_h_r_4
 (11 4)  (245 324)  (245 324)  routing T_5_20.sp4_h_l_46 <X> T_5_20.sp4_v_b_5
 (13 4)  (247 324)  (247 324)  routing T_5_20.sp4_h_l_46 <X> T_5_20.sp4_v_b_5
 (15 4)  (249 324)  (249 324)  routing T_5_20.sp4_h_l_4 <X> T_5_20.lc_trk_g1_1
 (16 4)  (250 324)  (250 324)  routing T_5_20.sp4_h_l_4 <X> T_5_20.lc_trk_g1_1
 (17 4)  (251 324)  (251 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (252 324)  (252 324)  routing T_5_20.sp4_h_l_4 <X> T_5_20.lc_trk_g1_1
 (21 4)  (255 324)  (255 324)  routing T_5_20.wire_logic_cluster/lc_3/out <X> T_5_20.lc_trk_g1_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (263 324)  (263 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (270 324)  (270 324)  LC_2 Logic Functioning bit
 (43 4)  (277 324)  (277 324)  LC_2 Logic Functioning bit
 (45 4)  (279 324)  (279 324)  LC_2 Logic Functioning bit
 (10 5)  (244 325)  (244 325)  routing T_5_20.sp4_h_r_11 <X> T_5_20.sp4_v_b_4
 (12 5)  (246 325)  (246 325)  routing T_5_20.sp4_h_l_46 <X> T_5_20.sp4_v_b_5
 (13 5)  (247 325)  (247 325)  routing T_5_20.sp4_v_t_37 <X> T_5_20.sp4_h_r_5
 (18 5)  (252 325)  (252 325)  routing T_5_20.sp4_h_l_4 <X> T_5_20.lc_trk_g1_1
 (22 5)  (256 325)  (256 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (259 325)  (259 325)  routing T_5_20.sp4_r_v_b_26 <X> T_5_20.lc_trk_g1_2
 (26 5)  (260 325)  (260 325)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 325)  (263 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 325)  (266 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (267 325)  (267 325)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.input_2_2
 (34 5)  (268 325)  (268 325)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.input_2_2
 (36 5)  (270 325)  (270 325)  LC_2 Logic Functioning bit
 (37 5)  (271 325)  (271 325)  LC_2 Logic Functioning bit
 (39 5)  (273 325)  (273 325)  LC_2 Logic Functioning bit
 (40 5)  (274 325)  (274 325)  LC_2 Logic Functioning bit
 (42 5)  (276 325)  (276 325)  LC_2 Logic Functioning bit
 (43 5)  (277 325)  (277 325)  LC_2 Logic Functioning bit
 (48 5)  (282 325)  (282 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (242 326)  (242 326)  routing T_5_20.sp4_v_t_41 <X> T_5_20.sp4_h_l_41
 (9 6)  (243 326)  (243 326)  routing T_5_20.sp4_v_t_41 <X> T_5_20.sp4_h_l_41
 (11 6)  (245 326)  (245 326)  routing T_5_20.sp4_h_r_11 <X> T_5_20.sp4_v_t_40
 (12 6)  (246 326)  (246 326)  routing T_5_20.sp4_h_r_2 <X> T_5_20.sp4_h_l_40
 (13 6)  (247 326)  (247 326)  routing T_5_20.sp4_h_r_11 <X> T_5_20.sp4_v_t_40
 (17 6)  (251 326)  (251 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (255 326)  (255 326)  routing T_5_20.lft_op_7 <X> T_5_20.lc_trk_g1_7
 (22 6)  (256 326)  (256 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (258 326)  (258 326)  routing T_5_20.lft_op_7 <X> T_5_20.lc_trk_g1_7
 (29 6)  (263 326)  (263 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 326)  (264 326)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 326)  (268 326)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 326)  (270 326)  LC_3 Logic Functioning bit
 (37 6)  (271 326)  (271 326)  LC_3 Logic Functioning bit
 (38 6)  (272 326)  (272 326)  LC_3 Logic Functioning bit
 (39 6)  (273 326)  (273 326)  LC_3 Logic Functioning bit
 (41 6)  (275 326)  (275 326)  LC_3 Logic Functioning bit
 (43 6)  (277 326)  (277 326)  LC_3 Logic Functioning bit
 (45 6)  (279 326)  (279 326)  LC_3 Logic Functioning bit
 (52 6)  (286 326)  (286 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (12 7)  (246 327)  (246 327)  routing T_5_20.sp4_h_r_11 <X> T_5_20.sp4_v_t_40
 (13 7)  (247 327)  (247 327)  routing T_5_20.sp4_h_r_2 <X> T_5_20.sp4_h_l_40
 (18 7)  (252 327)  (252 327)  routing T_5_20.sp4_r_v_b_29 <X> T_5_20.lc_trk_g1_5
 (29 7)  (263 327)  (263 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 327)  (264 327)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 327)  (265 327)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 327)  (270 327)  LC_3 Logic Functioning bit
 (38 7)  (272 327)  (272 327)  LC_3 Logic Functioning bit
 (6 8)  (240 328)  (240 328)  routing T_5_20.sp4_h_r_1 <X> T_5_20.sp4_v_b_6
 (11 8)  (245 328)  (245 328)  routing T_5_20.sp4_h_l_39 <X> T_5_20.sp4_v_b_8
 (13 8)  (247 328)  (247 328)  routing T_5_20.sp4_h_l_39 <X> T_5_20.sp4_v_b_8
 (22 8)  (256 328)  (256 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (258 328)  (258 328)  routing T_5_20.tnr_op_3 <X> T_5_20.lc_trk_g2_3
 (26 8)  (260 328)  (260 328)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 328)  (262 328)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 328)  (268 328)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 328)  (270 328)  LC_4 Logic Functioning bit
 (37 8)  (271 328)  (271 328)  LC_4 Logic Functioning bit
 (38 8)  (272 328)  (272 328)  LC_4 Logic Functioning bit
 (42 8)  (276 328)  (276 328)  LC_4 Logic Functioning bit
 (43 8)  (277 328)  (277 328)  LC_4 Logic Functioning bit
 (51 8)  (285 328)  (285 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (246 329)  (246 329)  routing T_5_20.sp4_h_l_39 <X> T_5_20.sp4_v_b_8
 (17 9)  (251 329)  (251 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (259 329)  (259 329)  routing T_5_20.sp4_r_v_b_34 <X> T_5_20.lc_trk_g2_2
 (26 9)  (260 329)  (260 329)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 329)  (261 329)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 329)  (264 329)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (269 329)  (269 329)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.input_2_4
 (37 9)  (271 329)  (271 329)  LC_4 Logic Functioning bit
 (42 9)  (276 329)  (276 329)  LC_4 Logic Functioning bit
 (43 9)  (277 329)  (277 329)  LC_4 Logic Functioning bit
 (4 10)  (238 330)  (238 330)  routing T_5_20.sp4_h_r_0 <X> T_5_20.sp4_v_t_43
 (6 10)  (240 330)  (240 330)  routing T_5_20.sp4_h_r_0 <X> T_5_20.sp4_v_t_43
 (9 10)  (243 330)  (243 330)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_h_l_42
 (26 10)  (260 330)  (260 330)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 330)  (262 330)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 330)  (263 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 330)  (264 330)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 330)  (265 330)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 330)  (267 330)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 330)  (271 330)  LC_5 Logic Functioning bit
 (38 10)  (272 330)  (272 330)  LC_5 Logic Functioning bit
 (39 10)  (273 330)  (273 330)  LC_5 Logic Functioning bit
 (41 10)  (275 330)  (275 330)  LC_5 Logic Functioning bit
 (42 10)  (276 330)  (276 330)  LC_5 Logic Functioning bit
 (43 10)  (277 330)  (277 330)  LC_5 Logic Functioning bit
 (50 10)  (284 330)  (284 330)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (239 331)  (239 331)  routing T_5_20.sp4_h_r_0 <X> T_5_20.sp4_v_t_43
 (8 11)  (242 331)  (242 331)  routing T_5_20.sp4_h_r_7 <X> T_5_20.sp4_v_t_42
 (9 11)  (243 331)  (243 331)  routing T_5_20.sp4_h_r_7 <X> T_5_20.sp4_v_t_42
 (13 11)  (247 331)  (247 331)  routing T_5_20.sp4_v_b_3 <X> T_5_20.sp4_h_l_45
 (15 11)  (249 331)  (249 331)  routing T_5_20.tnr_op_4 <X> T_5_20.lc_trk_g2_4
 (17 11)  (251 331)  (251 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (256 331)  (256 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (260 331)  (260 331)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 331)  (263 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 331)  (264 331)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (270 331)  (270 331)  LC_5 Logic Functioning bit
 (37 11)  (271 331)  (271 331)  LC_5 Logic Functioning bit
 (39 11)  (273 331)  (273 331)  LC_5 Logic Functioning bit
 (40 11)  (274 331)  (274 331)  LC_5 Logic Functioning bit
 (41 11)  (275 331)  (275 331)  LC_5 Logic Functioning bit
 (43 11)  (277 331)  (277 331)  LC_5 Logic Functioning bit
 (4 12)  (238 332)  (238 332)  routing T_5_20.sp4_v_t_36 <X> T_5_20.sp4_v_b_9
 (6 12)  (240 332)  (240 332)  routing T_5_20.sp4_v_t_36 <X> T_5_20.sp4_v_b_9
 (17 12)  (251 332)  (251 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 332)  (252 332)  routing T_5_20.wire_logic_cluster/lc_1/out <X> T_5_20.lc_trk_g3_1
 (22 12)  (256 332)  (256 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 332)  (257 332)  routing T_5_20.sp4_v_t_30 <X> T_5_20.lc_trk_g3_3
 (24 12)  (258 332)  (258 332)  routing T_5_20.sp4_v_t_30 <X> T_5_20.lc_trk_g3_3
 (26 12)  (260 332)  (260 332)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 332)  (262 332)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 332)  (265 332)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 332)  (267 332)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 332)  (269 332)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.input_2_6
 (36 12)  (270 332)  (270 332)  LC_6 Logic Functioning bit
 (38 12)  (272 332)  (272 332)  LC_6 Logic Functioning bit
 (43 12)  (277 332)  (277 332)  LC_6 Logic Functioning bit
 (6 13)  (240 333)  (240 333)  routing T_5_20.sp4_h_l_44 <X> T_5_20.sp4_h_r_9
 (8 13)  (242 333)  (242 333)  routing T_5_20.sp4_h_r_10 <X> T_5_20.sp4_v_b_10
 (22 13)  (256 333)  (256 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (260 333)  (260 333)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 333)  (261 333)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 333)  (262 333)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 333)  (264 333)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 333)  (266 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (268 333)  (268 333)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.input_2_6
 (37 13)  (271 333)  (271 333)  LC_6 Logic Functioning bit
 (39 13)  (273 333)  (273 333)  LC_6 Logic Functioning bit
 (40 13)  (274 333)  (274 333)  LC_6 Logic Functioning bit
 (42 13)  (276 333)  (276 333)  LC_6 Logic Functioning bit
 (43 13)  (277 333)  (277 333)  LC_6 Logic Functioning bit
 (51 13)  (285 333)  (285 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (9 14)  (243 334)  (243 334)  routing T_5_20.sp4_h_r_7 <X> T_5_20.sp4_h_l_47
 (10 14)  (244 334)  (244 334)  routing T_5_20.sp4_h_r_7 <X> T_5_20.sp4_h_l_47
 (14 14)  (248 334)  (248 334)  routing T_5_20.rgt_op_4 <X> T_5_20.lc_trk_g3_4
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (257 334)  (257 334)  routing T_5_20.sp4_h_r_31 <X> T_5_20.lc_trk_g3_7
 (24 14)  (258 334)  (258 334)  routing T_5_20.sp4_h_r_31 <X> T_5_20.lc_trk_g3_7
 (27 14)  (261 334)  (261 334)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 334)  (262 334)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 334)  (263 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 334)  (267 334)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (38 14)  (272 334)  (272 334)  LC_7 Logic Functioning bit
 (39 14)  (273 334)  (273 334)  LC_7 Logic Functioning bit
 (42 14)  (276 334)  (276 334)  LC_7 Logic Functioning bit
 (43 14)  (277 334)  (277 334)  LC_7 Logic Functioning bit
 (15 15)  (249 335)  (249 335)  routing T_5_20.rgt_op_4 <X> T_5_20.lc_trk_g3_4
 (17 15)  (251 335)  (251 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (255 335)  (255 335)  routing T_5_20.sp4_h_r_31 <X> T_5_20.lc_trk_g3_7
 (26 15)  (260 335)  (260 335)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 335)  (261 335)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 335)  (262 335)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 335)  (264 335)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 335)  (265 335)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 335)  (266 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (268 335)  (268 335)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.input_2_7
 (35 15)  (269 335)  (269 335)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.input_2_7
 (36 15)  (270 335)  (270 335)  LC_7 Logic Functioning bit
 (37 15)  (271 335)  (271 335)  LC_7 Logic Functioning bit
 (40 15)  (274 335)  (274 335)  LC_7 Logic Functioning bit
 (41 15)  (275 335)  (275 335)  LC_7 Logic Functioning bit
 (51 15)  (285 335)  (285 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_20

 (6 0)  (294 320)  (294 320)  routing T_6_20.sp4_v_t_44 <X> T_6_20.sp4_v_b_0
 (14 0)  (302 320)  (302 320)  routing T_6_20.sp4_h_l_5 <X> T_6_20.lc_trk_g0_0
 (15 0)  (303 320)  (303 320)  routing T_6_20.sp4_h_l_4 <X> T_6_20.lc_trk_g0_1
 (16 0)  (304 320)  (304 320)  routing T_6_20.sp4_h_l_4 <X> T_6_20.lc_trk_g0_1
 (17 0)  (305 320)  (305 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (306 320)  (306 320)  routing T_6_20.sp4_h_l_4 <X> T_6_20.lc_trk_g0_1
 (21 0)  (309 320)  (309 320)  routing T_6_20.lft_op_3 <X> T_6_20.lc_trk_g0_3
 (22 0)  (310 320)  (310 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (312 320)  (312 320)  routing T_6_20.lft_op_3 <X> T_6_20.lc_trk_g0_3
 (26 0)  (314 320)  (314 320)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 320)  (316 320)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 320)  (319 320)  routing T_6_20.lc_trk_g0_5 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (323 320)  (323 320)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.input_2_0
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (37 0)  (325 320)  (325 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (39 0)  (327 320)  (327 320)  LC_0 Logic Functioning bit
 (41 0)  (329 320)  (329 320)  LC_0 Logic Functioning bit
 (42 0)  (330 320)  (330 320)  LC_0 Logic Functioning bit
 (43 0)  (331 320)  (331 320)  LC_0 Logic Functioning bit
 (5 1)  (293 321)  (293 321)  routing T_6_20.sp4_v_t_44 <X> T_6_20.sp4_v_b_0
 (9 1)  (297 321)  (297 321)  routing T_6_20.sp4_v_t_40 <X> T_6_20.sp4_v_b_1
 (10 1)  (298 321)  (298 321)  routing T_6_20.sp4_v_t_40 <X> T_6_20.sp4_v_b_1
 (14 1)  (302 321)  (302 321)  routing T_6_20.sp4_h_l_5 <X> T_6_20.lc_trk_g0_0
 (15 1)  (303 321)  (303 321)  routing T_6_20.sp4_h_l_5 <X> T_6_20.lc_trk_g0_0
 (16 1)  (304 321)  (304 321)  routing T_6_20.sp4_h_l_5 <X> T_6_20.lc_trk_g0_0
 (17 1)  (305 321)  (305 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (306 321)  (306 321)  routing T_6_20.sp4_h_l_4 <X> T_6_20.lc_trk_g0_1
 (26 1)  (314 321)  (314 321)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 321)  (315 321)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 321)  (318 321)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 321)  (320 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (321 321)  (321 321)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.input_2_0
 (34 1)  (322 321)  (322 321)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.input_2_0
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (38 1)  (326 321)  (326 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (40 1)  (328 321)  (328 321)  LC_0 Logic Functioning bit
 (41 1)  (329 321)  (329 321)  LC_0 Logic Functioning bit
 (42 1)  (330 321)  (330 321)  LC_0 Logic Functioning bit
 (43 1)  (331 321)  (331 321)  LC_0 Logic Functioning bit
 (6 2)  (294 322)  (294 322)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_v_t_37
 (14 2)  (302 322)  (302 322)  routing T_6_20.wire_logic_cluster/lc_4/out <X> T_6_20.lc_trk_g0_4
 (15 2)  (303 322)  (303 322)  routing T_6_20.bot_op_5 <X> T_6_20.lc_trk_g0_5
 (17 2)  (305 322)  (305 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (309 322)  (309 322)  routing T_6_20.sp4_v_b_15 <X> T_6_20.lc_trk_g0_7
 (22 2)  (310 322)  (310 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (311 322)  (311 322)  routing T_6_20.sp4_v_b_15 <X> T_6_20.lc_trk_g0_7
 (27 2)  (315 322)  (315 322)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 322)  (316 322)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 322)  (319 322)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 322)  (321 322)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (37 2)  (325 322)  (325 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (40 2)  (328 322)  (328 322)  LC_1 Logic Functioning bit
 (41 2)  (329 322)  (329 322)  LC_1 Logic Functioning bit
 (42 2)  (330 322)  (330 322)  LC_1 Logic Functioning bit
 (43 2)  (331 322)  (331 322)  LC_1 Logic Functioning bit
 (46 2)  (334 322)  (334 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (338 322)  (338 322)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (340 322)  (340 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (292 323)  (292 323)  routing T_6_20.sp4_h_r_4 <X> T_6_20.sp4_h_l_37
 (5 3)  (293 323)  (293 323)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_v_t_37
 (6 3)  (294 323)  (294 323)  routing T_6_20.sp4_h_r_4 <X> T_6_20.sp4_h_l_37
 (9 3)  (297 323)  (297 323)  routing T_6_20.sp4_v_b_5 <X> T_6_20.sp4_v_t_36
 (10 3)  (298 323)  (298 323)  routing T_6_20.sp4_v_b_5 <X> T_6_20.sp4_v_t_36
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (309 323)  (309 323)  routing T_6_20.sp4_v_b_15 <X> T_6_20.lc_trk_g0_7
 (26 3)  (314 323)  (314 323)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 323)  (315 323)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 323)  (318 323)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 323)  (324 323)  LC_1 Logic Functioning bit
 (37 3)  (325 323)  (325 323)  LC_1 Logic Functioning bit
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (40 3)  (328 323)  (328 323)  LC_1 Logic Functioning bit
 (42 3)  (330 323)  (330 323)  LC_1 Logic Functioning bit
 (43 3)  (331 323)  (331 323)  LC_1 Logic Functioning bit
 (53 3)  (341 323)  (341 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (293 324)  (293 324)  routing T_6_20.sp4_v_t_38 <X> T_6_20.sp4_h_r_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (312 324)  (312 324)  routing T_6_20.top_op_3 <X> T_6_20.lc_trk_g1_3
 (28 4)  (316 324)  (316 324)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 324)  (318 324)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 324)  (321 324)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (38 4)  (326 324)  (326 324)  LC_2 Logic Functioning bit
 (43 4)  (331 324)  (331 324)  LC_2 Logic Functioning bit
 (50 4)  (338 324)  (338 324)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (309 325)  (309 325)  routing T_6_20.top_op_3 <X> T_6_20.lc_trk_g1_3
 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (314 325)  (314 325)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 325)  (315 325)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (38 5)  (326 325)  (326 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (41 5)  (329 325)  (329 325)  LC_2 Logic Functioning bit
 (43 5)  (331 325)  (331 325)  LC_2 Logic Functioning bit
 (48 5)  (336 325)  (336 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (341 325)  (341 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (297 326)  (297 326)  routing T_6_20.sp4_v_b_4 <X> T_6_20.sp4_h_l_41
 (21 6)  (309 326)  (309 326)  routing T_6_20.sp4_v_b_7 <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (311 326)  (311 326)  routing T_6_20.sp4_v_b_7 <X> T_6_20.lc_trk_g1_7
 (26 6)  (314 326)  (314 326)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 326)  (322 326)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (46 6)  (334 326)  (334 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (299 327)  (299 327)  routing T_6_20.sp4_h_r_9 <X> T_6_20.sp4_h_l_40
 (13 7)  (301 327)  (301 327)  routing T_6_20.sp4_h_r_9 <X> T_6_20.sp4_h_l_40
 (15 7)  (303 327)  (303 327)  routing T_6_20.bot_op_4 <X> T_6_20.lc_trk_g1_4
 (17 7)  (305 327)  (305 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (310 327)  (310 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (311 327)  (311 327)  routing T_6_20.sp4_h_r_6 <X> T_6_20.lc_trk_g1_6
 (24 7)  (312 327)  (312 327)  routing T_6_20.sp4_h_r_6 <X> T_6_20.lc_trk_g1_6
 (25 7)  (313 327)  (313 327)  routing T_6_20.sp4_h_r_6 <X> T_6_20.lc_trk_g1_6
 (27 7)  (315 327)  (315 327)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 327)  (319 327)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 327)  (320 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (321 327)  (321 327)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.input_2_3
 (37 7)  (325 327)  (325 327)  LC_3 Logic Functioning bit
 (47 7)  (335 327)  (335 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (336 327)  (336 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (339 327)  (339 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (305 328)  (305 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 328)  (306 328)  routing T_6_20.wire_logic_cluster/lc_1/out <X> T_6_20.lc_trk_g2_1
 (22 8)  (310 328)  (310 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (311 328)  (311 328)  routing T_6_20.sp4_h_r_27 <X> T_6_20.lc_trk_g2_3
 (24 8)  (312 328)  (312 328)  routing T_6_20.sp4_h_r_27 <X> T_6_20.lc_trk_g2_3
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 328)  (318 328)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 328)  (321 328)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 328)  (324 328)  LC_4 Logic Functioning bit
 (38 8)  (326 328)  (326 328)  LC_4 Logic Functioning bit
 (46 8)  (334 328)  (334 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (339 328)  (339 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (299 329)  (299 329)  routing T_6_20.sp4_h_l_45 <X> T_6_20.sp4_h_r_8
 (21 9)  (309 329)  (309 329)  routing T_6_20.sp4_h_r_27 <X> T_6_20.lc_trk_g2_3
 (36 9)  (324 329)  (324 329)  LC_4 Logic Functioning bit
 (38 9)  (326 329)  (326 329)  LC_4 Logic Functioning bit
 (11 10)  (299 330)  (299 330)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_v_t_45
 (15 10)  (303 330)  (303 330)  routing T_6_20.sp4_h_l_16 <X> T_6_20.lc_trk_g2_5
 (16 10)  (304 330)  (304 330)  routing T_6_20.sp4_h_l_16 <X> T_6_20.lc_trk_g2_5
 (17 10)  (305 330)  (305 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (315 330)  (315 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 330)  (316 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 330)  (318 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 330)  (324 330)  LC_5 Logic Functioning bit
 (38 10)  (326 330)  (326 330)  LC_5 Logic Functioning bit
 (41 10)  (329 330)  (329 330)  LC_5 Logic Functioning bit
 (43 10)  (331 330)  (331 330)  LC_5 Logic Functioning bit
 (46 10)  (334 330)  (334 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (338 330)  (338 330)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (293 331)  (293 331)  routing T_6_20.sp4_h_l_43 <X> T_6_20.sp4_v_t_43
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (306 331)  (306 331)  routing T_6_20.sp4_h_l_16 <X> T_6_20.lc_trk_g2_5
 (26 11)  (314 331)  (314 331)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 331)  (318 331)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 331)  (319 331)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 331)  (324 331)  LC_5 Logic Functioning bit
 (39 11)  (327 331)  (327 331)  LC_5 Logic Functioning bit
 (41 11)  (329 331)  (329 331)  LC_5 Logic Functioning bit
 (43 11)  (331 331)  (331 331)  LC_5 Logic Functioning bit
 (14 12)  (302 332)  (302 332)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g3_0
 (22 12)  (310 332)  (310 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (311 332)  (311 332)  routing T_6_20.sp12_v_b_11 <X> T_6_20.lc_trk_g3_3
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 332)  (321 332)  routing T_6_20.lc_trk_g2_3 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (326 332)  (326 332)  LC_6 Logic Functioning bit
 (39 12)  (327 332)  (327 332)  LC_6 Logic Functioning bit
 (42 12)  (330 332)  (330 332)  LC_6 Logic Functioning bit
 (43 12)  (331 332)  (331 332)  LC_6 Logic Functioning bit
 (50 12)  (338 332)  (338 332)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (292 333)  (292 333)  routing T_6_20.sp4_v_t_41 <X> T_6_20.sp4_h_r_9
 (15 13)  (303 333)  (303 333)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g3_0
 (16 13)  (304 333)  (304 333)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (310 333)  (310 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (311 333)  (311 333)  routing T_6_20.sp12_v_t_9 <X> T_6_20.lc_trk_g3_2
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 333)  (319 333)  routing T_6_20.lc_trk_g2_3 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 333)  (324 333)  LC_6 Logic Functioning bit
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (40 13)  (328 333)  (328 333)  LC_6 Logic Functioning bit
 (41 13)  (329 333)  (329 333)  LC_6 Logic Functioning bit
 (12 14)  (300 334)  (300 334)  routing T_6_20.sp4_v_t_46 <X> T_6_20.sp4_h_l_46
 (15 14)  (303 334)  (303 334)  routing T_6_20.tnr_op_5 <X> T_6_20.lc_trk_g3_5
 (17 14)  (305 334)  (305 334)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (309 334)  (309 334)  routing T_6_20.sp4_h_l_34 <X> T_6_20.lc_trk_g3_7
 (22 14)  (310 334)  (310 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 334)  (311 334)  routing T_6_20.sp4_h_l_34 <X> T_6_20.lc_trk_g3_7
 (24 14)  (312 334)  (312 334)  routing T_6_20.sp4_h_l_34 <X> T_6_20.lc_trk_g3_7
 (26 14)  (314 334)  (314 334)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 334)  (315 334)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 334)  (319 334)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (323 334)  (323 334)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_7
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (37 14)  (325 334)  (325 334)  LC_7 Logic Functioning bit
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (42 14)  (330 334)  (330 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (4 15)  (292 335)  (292 335)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_h_l_44
 (6 15)  (294 335)  (294 335)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_h_l_44
 (8 15)  (296 335)  (296 335)  routing T_6_20.sp4_h_r_10 <X> T_6_20.sp4_v_t_47
 (9 15)  (297 335)  (297 335)  routing T_6_20.sp4_h_r_10 <X> T_6_20.sp4_v_t_47
 (11 15)  (299 335)  (299 335)  routing T_6_20.sp4_v_t_46 <X> T_6_20.sp4_h_l_46
 (21 15)  (309 335)  (309 335)  routing T_6_20.sp4_h_l_34 <X> T_6_20.lc_trk_g3_7
 (26 15)  (314 335)  (314 335)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 335)  (318 335)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 335)  (320 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (322 335)  (322 335)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_7
 (35 15)  (323 335)  (323 335)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_7
 (37 15)  (325 335)  (325 335)  LC_7 Logic Functioning bit
 (42 15)  (330 335)  (330 335)  LC_7 Logic Functioning bit
 (43 15)  (331 335)  (331 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (3 0)  (345 320)  (345 320)  routing T_7_20.sp12_h_r_0 <X> T_7_20.sp12_v_b_0
 (14 0)  (356 320)  (356 320)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g0_0
 (15 0)  (357 320)  (357 320)  routing T_7_20.top_op_1 <X> T_7_20.lc_trk_g0_1
 (17 0)  (359 320)  (359 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (364 320)  (364 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (365 320)  (365 320)  routing T_7_20.sp4_v_b_19 <X> T_7_20.lc_trk_g0_3
 (24 0)  (366 320)  (366 320)  routing T_7_20.sp4_v_b_19 <X> T_7_20.lc_trk_g0_3
 (25 0)  (367 320)  (367 320)  routing T_7_20.sp4_h_r_10 <X> T_7_20.lc_trk_g0_2
 (28 0)  (370 320)  (370 320)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 320)  (372 320)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 320)  (375 320)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 320)  (378 320)  LC_0 Logic Functioning bit
 (38 0)  (380 320)  (380 320)  LC_0 Logic Functioning bit
 (41 0)  (383 320)  (383 320)  LC_0 Logic Functioning bit
 (43 0)  (385 320)  (385 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (48 0)  (390 320)  (390 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (345 321)  (345 321)  routing T_7_20.sp12_h_r_0 <X> T_7_20.sp12_v_b_0
 (17 1)  (359 321)  (359 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (360 321)  (360 321)  routing T_7_20.top_op_1 <X> T_7_20.lc_trk_g0_1
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 321)  (365 321)  routing T_7_20.sp4_h_r_10 <X> T_7_20.lc_trk_g0_2
 (24 1)  (366 321)  (366 321)  routing T_7_20.sp4_h_r_10 <X> T_7_20.lc_trk_g0_2
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 321)  (378 321)  LC_0 Logic Functioning bit
 (38 1)  (380 321)  (380 321)  LC_0 Logic Functioning bit
 (40 1)  (382 321)  (382 321)  LC_0 Logic Functioning bit
 (42 1)  (384 321)  (384 321)  LC_0 Logic Functioning bit
 (53 1)  (395 321)  (395 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_3 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (368 322)  (368 322)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 322)  (375 322)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 322)  (376 322)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (38 2)  (380 322)  (380 322)  LC_1 Logic Functioning bit
 (39 2)  (381 322)  (381 322)  LC_1 Logic Functioning bit
 (43 2)  (385 322)  (385 322)  LC_1 Logic Functioning bit
 (45 2)  (387 322)  (387 322)  LC_1 Logic Functioning bit
 (0 3)  (342 323)  (342 323)  routing T_7_20.glb_netwk_3 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (8 3)  (350 323)  (350 323)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_v_t_36
 (27 3)  (369 323)  (369 323)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 323)  (370 323)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 323)  (374 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (375 323)  (375 323)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.input_2_1
 (37 3)  (379 323)  (379 323)  LC_1 Logic Functioning bit
 (38 3)  (380 323)  (380 323)  LC_1 Logic Functioning bit
 (39 3)  (381 323)  (381 323)  LC_1 Logic Functioning bit
 (42 3)  (384 323)  (384 323)  LC_1 Logic Functioning bit
 (47 3)  (389 323)  (389 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 4)  (367 324)  (367 324)  routing T_7_20.sp12_h_r_2 <X> T_7_20.lc_trk_g1_2
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 324)  (375 324)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 324)  (378 324)  LC_2 Logic Functioning bit
 (38 4)  (380 324)  (380 324)  LC_2 Logic Functioning bit
 (41 4)  (383 324)  (383 324)  LC_2 Logic Functioning bit
 (43 4)  (385 324)  (385 324)  LC_2 Logic Functioning bit
 (45 4)  (387 324)  (387 324)  LC_2 Logic Functioning bit
 (47 4)  (389 324)  (389 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (366 325)  (366 325)  routing T_7_20.sp12_h_r_2 <X> T_7_20.lc_trk_g1_2
 (25 5)  (367 325)  (367 325)  routing T_7_20.sp12_h_r_2 <X> T_7_20.lc_trk_g1_2
 (26 5)  (368 325)  (368 325)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 325)  (370 325)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 325)  (378 325)  LC_2 Logic Functioning bit
 (38 5)  (380 325)  (380 325)  LC_2 Logic Functioning bit
 (40 5)  (382 325)  (382 325)  LC_2 Logic Functioning bit
 (42 5)  (384 325)  (384 325)  LC_2 Logic Functioning bit
 (4 6)  (346 326)  (346 326)  routing T_7_20.sp4_v_b_3 <X> T_7_20.sp4_v_t_38
 (10 6)  (352 326)  (352 326)  routing T_7_20.sp4_v_b_11 <X> T_7_20.sp4_h_l_41
 (14 6)  (356 326)  (356 326)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g1_4
 (17 6)  (359 326)  (359 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 326)  (360 326)  routing T_7_20.wire_logic_cluster/lc_5/out <X> T_7_20.lc_trk_g1_5
 (21 6)  (363 326)  (363 326)  routing T_7_20.wire_logic_cluster/lc_7/out <X> T_7_20.lc_trk_g1_7
 (22 6)  (364 326)  (364 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (369 326)  (369 326)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 326)  (370 326)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 326)  (373 326)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 326)  (375 326)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 326)  (376 326)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (41 6)  (383 326)  (383 326)  LC_3 Logic Functioning bit
 (42 6)  (384 326)  (384 326)  LC_3 Logic Functioning bit
 (43 6)  (385 326)  (385 326)  LC_3 Logic Functioning bit
 (53 6)  (395 326)  (395 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (10 7)  (352 327)  (352 327)  routing T_7_20.sp4_h_l_46 <X> T_7_20.sp4_v_t_41
 (17 7)  (359 327)  (359 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (368 327)  (368 327)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 327)  (369 327)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 327)  (372 327)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 327)  (373 327)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 327)  (374 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (377 327)  (377 327)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.input_2_3
 (36 7)  (378 327)  (378 327)  LC_3 Logic Functioning bit
 (37 7)  (379 327)  (379 327)  LC_3 Logic Functioning bit
 (42 7)  (384 327)  (384 327)  LC_3 Logic Functioning bit
 (51 7)  (393 327)  (393 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (346 328)  (346 328)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_6
 (6 8)  (348 328)  (348 328)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_6
 (15 8)  (357 328)  (357 328)  routing T_7_20.sp4_h_r_25 <X> T_7_20.lc_trk_g2_1
 (16 8)  (358 328)  (358 328)  routing T_7_20.sp4_h_r_25 <X> T_7_20.lc_trk_g2_1
 (17 8)  (359 328)  (359 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (367 328)  (367 328)  routing T_7_20.wire_logic_cluster/lc_2/out <X> T_7_20.lc_trk_g2_2
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 328)  (372 328)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 328)  (375 328)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 328)  (378 328)  LC_4 Logic Functioning bit
 (38 8)  (380 328)  (380 328)  LC_4 Logic Functioning bit
 (41 8)  (383 328)  (383 328)  LC_4 Logic Functioning bit
 (43 8)  (385 328)  (385 328)  LC_4 Logic Functioning bit
 (45 8)  (387 328)  (387 328)  LC_4 Logic Functioning bit
 (5 9)  (347 329)  (347 329)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_6
 (18 9)  (360 329)  (360 329)  routing T_7_20.sp4_h_r_25 <X> T_7_20.lc_trk_g2_1
 (22 9)  (364 329)  (364 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (379 329)  (379 329)  LC_4 Logic Functioning bit
 (39 9)  (381 329)  (381 329)  LC_4 Logic Functioning bit
 (41 9)  (383 329)  (383 329)  LC_4 Logic Functioning bit
 (43 9)  (385 329)  (385 329)  LC_4 Logic Functioning bit
 (48 9)  (390 329)  (390 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (395 329)  (395 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (354 330)  (354 330)  routing T_7_20.sp4_v_t_39 <X> T_7_20.sp4_h_l_45
 (13 10)  (355 330)  (355 330)  routing T_7_20.sp4_h_r_8 <X> T_7_20.sp4_v_t_45
 (17 10)  (359 330)  (359 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (29 10)  (371 330)  (371 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 330)  (373 330)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 330)  (376 330)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 330)  (378 330)  LC_5 Logic Functioning bit
 (37 10)  (379 330)  (379 330)  LC_5 Logic Functioning bit
 (38 10)  (380 330)  (380 330)  LC_5 Logic Functioning bit
 (39 10)  (381 330)  (381 330)  LC_5 Logic Functioning bit
 (41 10)  (383 330)  (383 330)  LC_5 Logic Functioning bit
 (43 10)  (385 330)  (385 330)  LC_5 Logic Functioning bit
 (45 10)  (387 330)  (387 330)  LC_5 Logic Functioning bit
 (51 10)  (393 330)  (393 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (347 331)  (347 331)  routing T_7_20.sp4_h_l_43 <X> T_7_20.sp4_v_t_43
 (10 11)  (352 331)  (352 331)  routing T_7_20.sp4_h_l_39 <X> T_7_20.sp4_v_t_42
 (11 11)  (353 331)  (353 331)  routing T_7_20.sp4_v_t_39 <X> T_7_20.sp4_h_l_45
 (12 11)  (354 331)  (354 331)  routing T_7_20.sp4_h_r_8 <X> T_7_20.sp4_v_t_45
 (13 11)  (355 331)  (355 331)  routing T_7_20.sp4_v_t_39 <X> T_7_20.sp4_h_l_45
 (15 11)  (357 331)  (357 331)  routing T_7_20.sp4_v_t_33 <X> T_7_20.lc_trk_g2_4
 (16 11)  (358 331)  (358 331)  routing T_7_20.sp4_v_t_33 <X> T_7_20.lc_trk_g2_4
 (17 11)  (359 331)  (359 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (364 331)  (364 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (365 331)  (365 331)  routing T_7_20.sp4_v_b_46 <X> T_7_20.lc_trk_g2_6
 (24 11)  (366 331)  (366 331)  routing T_7_20.sp4_v_b_46 <X> T_7_20.lc_trk_g2_6
 (28 11)  (370 331)  (370 331)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 331)  (371 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 331)  (372 331)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (378 331)  (378 331)  LC_5 Logic Functioning bit
 (38 11)  (380 331)  (380 331)  LC_5 Logic Functioning bit
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 332)  (360 332)  routing T_7_20.wire_logic_cluster/lc_1/out <X> T_7_20.lc_trk_g3_1
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (366 332)  (366 332)  routing T_7_20.tnl_op_3 <X> T_7_20.lc_trk_g3_3
 (26 12)  (368 332)  (368 332)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 332)  (370 332)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 332)  (371 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 332)  (373 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 332)  (375 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 332)  (376 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 332)  (378 332)  LC_6 Logic Functioning bit
 (37 12)  (379 332)  (379 332)  LC_6 Logic Functioning bit
 (38 12)  (380 332)  (380 332)  LC_6 Logic Functioning bit
 (39 12)  (381 332)  (381 332)  LC_6 Logic Functioning bit
 (41 12)  (383 332)  (383 332)  LC_6 Logic Functioning bit
 (43 12)  (385 332)  (385 332)  LC_6 Logic Functioning bit
 (45 12)  (387 332)  (387 332)  LC_6 Logic Functioning bit
 (21 13)  (363 333)  (363 333)  routing T_7_20.tnl_op_3 <X> T_7_20.lc_trk_g3_3
 (27 13)  (369 333)  (369 333)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 333)  (371 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 333)  (373 333)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 333)  (379 333)  LC_6 Logic Functioning bit
 (39 13)  (381 333)  (381 333)  LC_6 Logic Functioning bit
 (46 13)  (388 333)  (388 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (2 14)  (344 334)  (344 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 14)  (347 334)  (347 334)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_l_44
 (22 14)  (364 334)  (364 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 334)  (365 334)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7
 (24 14)  (366 334)  (366 334)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7
 (25 14)  (367 334)  (367 334)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g3_6
 (27 14)  (369 334)  (369 334)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 334)  (371 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 334)  (372 334)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 334)  (373 334)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 334)  (374 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 334)  (375 334)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 334)  (378 334)  LC_7 Logic Functioning bit
 (38 14)  (380 334)  (380 334)  LC_7 Logic Functioning bit
 (45 14)  (387 334)  (387 334)  LC_7 Logic Functioning bit
 (47 14)  (389 334)  (389 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (3 15)  (345 335)  (345 335)  routing T_7_20.sp12_h_l_22 <X> T_7_20.sp12_v_t_22
 (6 15)  (348 335)  (348 335)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_l_44
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (363 335)  (363 335)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7
 (22 15)  (364 335)  (364 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (370 335)  (370 335)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 335)  (371 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 335)  (372 335)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 335)  (373 335)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 335)  (378 335)  LC_7 Logic Functioning bit
 (37 15)  (379 335)  (379 335)  LC_7 Logic Functioning bit
 (38 15)  (380 335)  (380 335)  LC_7 Logic Functioning bit
 (39 15)  (381 335)  (381 335)  LC_7 Logic Functioning bit
 (41 15)  (383 335)  (383 335)  LC_7 Logic Functioning bit
 (43 15)  (385 335)  (385 335)  LC_7 Logic Functioning bit
 (52 15)  (394 335)  (394 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_8_20

 (8 2)  (404 322)  (404 322)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_h_l_36
 (8 4)  (404 324)  (404 324)  routing T_8_20.sp4_v_b_4 <X> T_8_20.sp4_h_r_4
 (9 4)  (405 324)  (405 324)  routing T_8_20.sp4_v_b_4 <X> T_8_20.sp4_h_r_4
 (6 6)  (402 326)  (402 326)  routing T_8_20.sp4_h_l_47 <X> T_8_20.sp4_v_t_38
 (9 6)  (405 326)  (405 326)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_h_l_41
 (10 6)  (406 326)  (406 326)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_h_l_41
 (9 10)  (405 330)  (405 330)  routing T_8_20.sp4_h_r_4 <X> T_8_20.sp4_h_l_42
 (10 10)  (406 330)  (406 330)  routing T_8_20.sp4_h_r_4 <X> T_8_20.sp4_h_l_42
 (11 11)  (407 331)  (407 331)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_h_l_45
 (9 12)  (405 332)  (405 332)  routing T_8_20.sp4_v_t_47 <X> T_8_20.sp4_h_r_10
 (5 15)  (401 335)  (401 335)  routing T_8_20.sp4_h_l_44 <X> T_8_20.sp4_v_t_44


LogicTile_9_20

 (14 0)  (452 320)  (452 320)  routing T_9_20.sp4_v_b_8 <X> T_9_20.lc_trk_g0_0
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 320)  (456 320)  routing T_9_20.wire_logic_cluster/lc_1/out <X> T_9_20.lc_trk_g0_1
 (25 0)  (463 320)  (463 320)  routing T_9_20.sp4_h_r_10 <X> T_9_20.lc_trk_g0_2
 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 320)  (473 320)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.input_2_0
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (41 0)  (479 320)  (479 320)  LC_0 Logic Functioning bit
 (42 0)  (480 320)  (480 320)  LC_0 Logic Functioning bit
 (43 0)  (481 320)  (481 320)  LC_0 Logic Functioning bit
 (8 1)  (446 321)  (446 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (9 1)  (447 321)  (447 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (10 1)  (448 321)  (448 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (14 1)  (452 321)  (452 321)  routing T_9_20.sp4_v_b_8 <X> T_9_20.lc_trk_g0_0
 (16 1)  (454 321)  (454 321)  routing T_9_20.sp4_v_b_8 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 321)  (461 321)  routing T_9_20.sp4_h_r_10 <X> T_9_20.lc_trk_g0_2
 (24 1)  (462 321)  (462 321)  routing T_9_20.sp4_h_r_10 <X> T_9_20.lc_trk_g0_2
 (26 1)  (464 321)  (464 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 321)  (469 321)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 321)  (472 321)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.input_2_0
 (35 1)  (473 321)  (473 321)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.input_2_0
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (37 1)  (475 321)  (475 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (47 1)  (485 321)  (485 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_3 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (447 322)  (447 322)  routing T_9_20.sp4_h_r_10 <X> T_9_20.sp4_h_l_36
 (10 2)  (448 322)  (448 322)  routing T_9_20.sp4_h_r_10 <X> T_9_20.sp4_h_l_36
 (12 2)  (450 322)  (450 322)  routing T_9_20.sp4_v_t_39 <X> T_9_20.sp4_h_l_39
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (461 322)  (461 322)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g0_7
 (24 2)  (462 322)  (462 322)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g0_7
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (38 2)  (476 322)  (476 322)  LC_1 Logic Functioning bit
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (43 2)  (481 322)  (481 322)  LC_1 Logic Functioning bit
 (45 2)  (483 322)  (483 322)  LC_1 Logic Functioning bit
 (0 3)  (438 323)  (438 323)  routing T_9_20.glb_netwk_3 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (11 3)  (449 323)  (449 323)  routing T_9_20.sp4_v_t_39 <X> T_9_20.sp4_h_l_39
 (21 3)  (459 323)  (459 323)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g0_7
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 323)  (474 323)  LC_1 Logic Functioning bit
 (38 3)  (476 323)  (476 323)  LC_1 Logic Functioning bit
 (40 3)  (478 323)  (478 323)  LC_1 Logic Functioning bit
 (42 3)  (480 323)  (480 323)  LC_1 Logic Functioning bit
 (6 4)  (444 324)  (444 324)  routing T_9_20.sp4_h_r_10 <X> T_9_20.sp4_v_b_3
 (21 4)  (459 324)  (459 324)  routing T_9_20.wire_logic_cluster/lc_3/out <X> T_9_20.lc_trk_g1_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 324)  (463 324)  routing T_9_20.sp4_h_r_10 <X> T_9_20.lc_trk_g1_2
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 325)  (461 325)  routing T_9_20.sp4_h_r_10 <X> T_9_20.lc_trk_g1_2
 (24 5)  (462 325)  (462 325)  routing T_9_20.sp4_h_r_10 <X> T_9_20.lc_trk_g1_2
 (14 6)  (452 326)  (452 326)  routing T_9_20.wire_logic_cluster/lc_4/out <X> T_9_20.lc_trk_g1_4
 (21 6)  (459 326)  (459 326)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g1_7
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 326)  (461 326)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g1_7
 (24 6)  (462 326)  (462 326)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g1_7
 (25 6)  (463 326)  (463 326)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g1_6
 (26 6)  (464 326)  (464 326)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (45 6)  (483 326)  (483 326)  LC_3 Logic Functioning bit
 (17 7)  (455 327)  (455 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (459 327)  (459 327)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g1_7
 (22 7)  (460 327)  (460 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (465 327)  (465 327)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 327)  (466 327)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 327)  (469 327)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (39 7)  (477 327)  (477 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (48 7)  (486 327)  (486 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (489 327)  (489 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (446 328)  (446 328)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_h_r_7
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 328)  (468 328)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 328)  (469 328)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (37 8)  (475 328)  (475 328)  LC_4 Logic Functioning bit
 (38 8)  (476 328)  (476 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (43 8)  (481 328)  (481 328)  LC_4 Logic Functioning bit
 (45 8)  (483 328)  (483 328)  LC_4 Logic Functioning bit
 (51 8)  (489 328)  (489 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.tnr_op_2 <X> T_9_20.lc_trk_g2_2
 (26 9)  (464 329)  (464 329)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 329)  (468 329)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (21 10)  (459 330)  (459 330)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g2_7
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 330)  (461 330)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g2_7
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 330)  (466 330)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (43 10)  (481 330)  (481 330)  LC_5 Logic Functioning bit
 (45 10)  (483 330)  (483 330)  LC_5 Logic Functioning bit
 (8 11)  (446 331)  (446 331)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_t_42
 (21 11)  (459 331)  (459 331)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g2_7
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 331)  (475 331)  LC_5 Logic Functioning bit
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (9 12)  (447 332)  (447 332)  routing T_9_20.sp4_v_t_47 <X> T_9_20.sp4_h_r_10
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 332)  (465 332)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (41 12)  (479 332)  (479 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (45 12)  (483 332)  (483 332)  LC_6 Logic Functioning bit
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 333)  (475 333)  LC_6 Logic Functioning bit
 (39 13)  (477 333)  (477 333)  LC_6 Logic Functioning bit
 (51 13)  (489 333)  (489 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (452 334)  (452 334)  routing T_9_20.sp4_h_r_36 <X> T_9_20.lc_trk_g3_4
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 334)  (456 334)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g3_5
 (25 14)  (463 334)  (463 334)  routing T_9_20.sp4_h_r_38 <X> T_9_20.lc_trk_g3_6
 (15 15)  (453 335)  (453 335)  routing T_9_20.sp4_h_r_36 <X> T_9_20.lc_trk_g3_4
 (16 15)  (454 335)  (454 335)  routing T_9_20.sp4_h_r_36 <X> T_9_20.lc_trk_g3_4
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 335)  (461 335)  routing T_9_20.sp4_h_r_38 <X> T_9_20.lc_trk_g3_6
 (24 15)  (462 335)  (462 335)  routing T_9_20.sp4_h_r_38 <X> T_9_20.lc_trk_g3_6


LogicTile_10_20

 (14 0)  (506 320)  (506 320)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g0_0
 (15 0)  (507 320)  (507 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (16 0)  (508 320)  (508 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (17 0)  (509 320)  (509 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 320)  (510 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (52 0)  (544 320)  (544 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (510 321)  (510 321)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (21 1)  (513 321)  (513 321)  routing T_10_20.sp4_r_v_b_32 <X> T_10_20.lc_trk_g0_3
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (40 1)  (532 321)  (532 321)  LC_0 Logic Functioning bit
 (42 1)  (534 321)  (534 321)  LC_0 Logic Functioning bit
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (53 4)  (545 324)  (545 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (518 325)  (518 325)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 325)  (523 325)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (40 5)  (532 325)  (532 325)  LC_2 Logic Functioning bit
 (42 5)  (534 325)  (534 325)  LC_2 Logic Functioning bit
 (53 5)  (545 325)  (545 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (500 326)  (500 326)  routing T_10_20.sp4_v_t_47 <X> T_10_20.sp4_h_l_41
 (9 6)  (501 326)  (501 326)  routing T_10_20.sp4_v_t_47 <X> T_10_20.sp4_h_l_41
 (10 6)  (502 326)  (502 326)  routing T_10_20.sp4_v_t_47 <X> T_10_20.sp4_h_l_41
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (5 7)  (497 327)  (497 327)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_t_38
 (19 7)  (511 327)  (511 327)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (25 8)  (517 328)  (517 328)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g2_2
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 330)  (520 330)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (41 10)  (533 330)  (533 330)  LC_5 Logic Functioning bit
 (43 10)  (535 330)  (535 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (4 11)  (496 331)  (496 331)  routing T_10_20.sp4_h_r_10 <X> T_10_20.sp4_h_l_43
 (6 11)  (498 331)  (498 331)  routing T_10_20.sp4_h_r_10 <X> T_10_20.sp4_h_l_43
 (12 11)  (504 331)  (504 331)  routing T_10_20.sp4_h_l_45 <X> T_10_20.sp4_v_t_45
 (21 11)  (513 331)  (513 331)  routing T_10_20.sp4_r_v_b_39 <X> T_10_20.lc_trk_g2_7
 (26 11)  (518 331)  (518 331)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 331)  (520 331)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (53 11)  (545 331)  (545 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (496 332)  (496 332)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (6 12)  (498 332)  (498 332)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (10 12)  (502 332)  (502 332)  routing T_10_20.sp4_v_t_40 <X> T_10_20.sp4_h_r_10
 (14 12)  (506 332)  (506 332)  routing T_10_20.sp4_v_t_21 <X> T_10_20.lc_trk_g3_0
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (51 12)  (543 332)  (543 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (497 333)  (497 333)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (14 13)  (506 333)  (506 333)  routing T_10_20.sp4_v_t_21 <X> T_10_20.lc_trk_g3_0
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp4_v_t_21 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (48 13)  (540 333)  (540 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (507 334)  (507 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (16 14)  (508 334)  (508 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (513 334)  (513 334)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 334)  (515 334)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7
 (25 14)  (517 334)  (517 334)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g3_6
 (21 15)  (513 335)  (513 335)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_20

 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (37 0)  (583 320)  (583 320)  LC_0 Logic Functioning bit
 (38 0)  (584 320)  (584 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (45 0)  (591 320)  (591 320)  LC_0 Logic Functioning bit
 (47 0)  (593 320)  (593 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (573 321)  (573 321)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (39 1)  (585 321)  (585 321)  LC_0 Logic Functioning bit
 (48 1)  (594 321)  (594 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 322)  (581 322)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_1
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (47 2)  (593 322)  (593 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (546 323)  (546 323)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (14 3)  (560 323)  (560 323)  routing T_11_20.top_op_4 <X> T_11_20.lc_trk_g0_4
 (15 3)  (561 323)  (561 323)  routing T_11_20.top_op_4 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 323)  (574 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_1
 (35 3)  (581 323)  (581 323)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_1
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (39 3)  (585 323)  (585 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (14 4)  (560 324)  (560 324)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g1_0
 (21 4)  (567 324)  (567 324)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (45 4)  (591 324)  (591 324)  LC_2 Logic Functioning bit
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 325)  (576 325)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (51 5)  (597 325)  (597 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (560 326)  (560 326)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g1_4
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 326)  (564 326)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g1_5
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 326)  (581 326)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (579 327)  (579 327)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_3
 (35 7)  (581 327)  (581 327)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_3
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (27 9)  (573 329)  (573 329)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 329)  (576 329)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 330)  (569 330)  routing T_11_20.sp4_v_b_47 <X> T_11_20.lc_trk_g2_7
 (24 10)  (570 330)  (570 330)  routing T_11_20.sp4_v_b_47 <X> T_11_20.lc_trk_g2_7
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_5
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (19 11)  (565 331)  (565 331)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 331)  (579 331)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_5
 (35 11)  (581 331)  (581 331)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_5
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 332)  (564 332)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g3_1
 (25 12)  (571 332)  (571 332)  routing T_11_20.wire_logic_cluster/lc_2/out <X> T_11_20.lc_trk_g3_2
 (26 12)  (572 332)  (572 332)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (41 12)  (587 332)  (587 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (8 14)  (554 334)  (554 334)  routing T_11_20.sp4_v_t_47 <X> T_11_20.sp4_h_l_47
 (9 14)  (555 334)  (555 334)  routing T_11_20.sp4_v_t_47 <X> T_11_20.sp4_h_l_47
 (25 14)  (571 334)  (571 334)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g3_6
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_20

 (8 2)  (608 322)  (608 322)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_h_l_36
 (9 2)  (609 322)  (609 322)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_h_l_36
 (10 2)  (610 322)  (610 322)  routing T_12_20.sp4_v_t_42 <X> T_12_20.sp4_h_l_36
 (12 10)  (612 330)  (612 330)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_h_l_45
 (11 11)  (611 331)  (611 331)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_h_l_45


LogicTile_13_20

 (9 0)  (663 320)  (663 320)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_h_r_1
 (10 0)  (664 320)  (664 320)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_h_r_1
 (8 6)  (662 326)  (662 326)  routing T_13_20.sp4_v_t_41 <X> T_13_20.sp4_h_l_41
 (9 6)  (663 326)  (663 326)  routing T_13_20.sp4_v_t_41 <X> T_13_20.sp4_h_l_41
 (8 11)  (662 331)  (662 331)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_t_42
 (9 11)  (663 331)  (663 331)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_t_42
 (10 11)  (664 331)  (664 331)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_t_42


LogicTile_1_19

 (16 0)  (34 304)  (34 304)  routing T_1_19.sp12_h_l_14 <X> T_1_19.lc_trk_g0_1
 (17 0)  (35 304)  (35 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (39 304)  (39 304)  routing T_1_19.wire_logic_cluster/lc_3/out <X> T_1_19.lc_trk_g0_3
 (22 0)  (40 304)  (40 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (44 304)  (44 304)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (32 0)  (50 304)  (50 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 304)  (51 304)  routing T_1_19.lc_trk_g2_1 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 304)  (55 304)  LC_0 Logic Functioning bit
 (39 0)  (57 304)  (57 304)  LC_0 Logic Functioning bit
 (41 0)  (59 304)  (59 304)  LC_0 Logic Functioning bit
 (43 0)  (61 304)  (61 304)  LC_0 Logic Functioning bit
 (10 1)  (28 305)  (28 305)  routing T_1_19.sp4_h_r_8 <X> T_1_19.sp4_v_b_1
 (18 1)  (36 305)  (36 305)  routing T_1_19.sp12_h_l_14 <X> T_1_19.lc_trk_g0_1
 (22 1)  (40 305)  (40 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 305)  (43 305)  routing T_1_19.sp4_r_v_b_33 <X> T_1_19.lc_trk_g0_2
 (26 1)  (44 305)  (44 305)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 305)  (46 305)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 305)  (47 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 305)  (54 305)  LC_0 Logic Functioning bit
 (38 1)  (56 305)  (56 305)  LC_0 Logic Functioning bit
 (40 1)  (58 305)  (58 305)  LC_0 Logic Functioning bit
 (42 1)  (60 305)  (60 305)  LC_0 Logic Functioning bit
 (0 2)  (18 306)  (18 306)  routing T_1_19.glb_netwk_3 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (20 306)  (20 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 306)  (32 306)  routing T_1_19.wire_logic_cluster/lc_4/out <X> T_1_19.lc_trk_g0_4
 (15 2)  (33 306)  (33 306)  routing T_1_19.sp4_h_r_13 <X> T_1_19.lc_trk_g0_5
 (16 2)  (34 306)  (34 306)  routing T_1_19.sp4_h_r_13 <X> T_1_19.lc_trk_g0_5
 (17 2)  (35 306)  (35 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (36 306)  (36 306)  routing T_1_19.sp4_h_r_13 <X> T_1_19.lc_trk_g0_5
 (26 2)  (44 306)  (44 306)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 306)  (45 306)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 306)  (47 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 306)  (48 306)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 306)  (50 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 306)  (52 306)  routing T_1_19.lc_trk_g1_3 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 306)  (56 306)  LC_1 Logic Functioning bit
 (39 2)  (57 306)  (57 306)  LC_1 Logic Functioning bit
 (42 2)  (60 306)  (60 306)  LC_1 Logic Functioning bit
 (43 2)  (61 306)  (61 306)  LC_1 Logic Functioning bit
 (50 2)  (68 306)  (68 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 307)  (18 307)  routing T_1_19.glb_netwk_3 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (17 3)  (35 307)  (35 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (44 307)  (44 307)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 307)  (46 307)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 307)  (47 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 307)  (48 307)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 307)  (49 307)  routing T_1_19.lc_trk_g1_3 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 307)  (54 307)  LC_1 Logic Functioning bit
 (37 3)  (55 307)  (55 307)  LC_1 Logic Functioning bit
 (40 3)  (58 307)  (58 307)  LC_1 Logic Functioning bit
 (41 3)  (59 307)  (59 307)  LC_1 Logic Functioning bit
 (15 4)  (33 308)  (33 308)  routing T_1_19.sp4_v_b_17 <X> T_1_19.lc_trk_g1_1
 (16 4)  (34 308)  (34 308)  routing T_1_19.sp4_v_b_17 <X> T_1_19.lc_trk_g1_1
 (17 4)  (35 308)  (35 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (40 308)  (40 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 308)  (42 308)  routing T_1_19.top_op_3 <X> T_1_19.lc_trk_g1_3
 (26 4)  (44 308)  (44 308)  routing T_1_19.lc_trk_g0_4 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 308)  (47 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 308)  (48 308)  routing T_1_19.lc_trk_g0_5 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 308)  (49 308)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 308)  (50 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 308)  (51 308)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 308)  (52 308)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (56 308)  (56 308)  LC_2 Logic Functioning bit
 (39 4)  (57 308)  (57 308)  LC_2 Logic Functioning bit
 (42 4)  (60 308)  (60 308)  LC_2 Logic Functioning bit
 (43 4)  (61 308)  (61 308)  LC_2 Logic Functioning bit
 (46 4)  (64 308)  (64 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (68 308)  (68 308)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (70 308)  (70 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (32 309)  (32 309)  routing T_1_19.sp4_r_v_b_24 <X> T_1_19.lc_trk_g1_0
 (17 5)  (35 309)  (35 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (39 309)  (39 309)  routing T_1_19.top_op_3 <X> T_1_19.lc_trk_g1_3
 (29 5)  (47 309)  (47 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (54 309)  (54 309)  LC_2 Logic Functioning bit
 (37 5)  (55 309)  (55 309)  LC_2 Logic Functioning bit
 (40 5)  (58 309)  (58 309)  LC_2 Logic Functioning bit
 (41 5)  (59 309)  (59 309)  LC_2 Logic Functioning bit
 (22 6)  (40 310)  (40 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (41 310)  (41 310)  routing T_1_19.sp4_h_r_7 <X> T_1_19.lc_trk_g1_7
 (24 6)  (42 310)  (42 310)  routing T_1_19.sp4_h_r_7 <X> T_1_19.lc_trk_g1_7
 (32 6)  (50 310)  (50 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 310)  (51 310)  routing T_1_19.lc_trk_g2_2 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 310)  (54 310)  LC_3 Logic Functioning bit
 (37 6)  (55 310)  (55 310)  LC_3 Logic Functioning bit
 (41 6)  (59 310)  (59 310)  LC_3 Logic Functioning bit
 (43 6)  (61 310)  (61 310)  LC_3 Logic Functioning bit
 (45 6)  (63 310)  (63 310)  LC_3 Logic Functioning bit
 (47 6)  (65 310)  (65 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (70 310)  (70 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (39 311)  (39 311)  routing T_1_19.sp4_h_r_7 <X> T_1_19.lc_trk_g1_7
 (26 7)  (44 311)  (44 311)  routing T_1_19.lc_trk_g0_3 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 311)  (47 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 311)  (49 311)  routing T_1_19.lc_trk_g2_2 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 311)  (50 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (54 311)  (54 311)  LC_3 Logic Functioning bit
 (37 7)  (55 311)  (55 311)  LC_3 Logic Functioning bit
 (40 7)  (58 311)  (58 311)  LC_3 Logic Functioning bit
 (42 7)  (60 311)  (60 311)  LC_3 Logic Functioning bit
 (14 8)  (32 312)  (32 312)  routing T_1_19.wire_logic_cluster/lc_0/out <X> T_1_19.lc_trk_g2_0
 (15 8)  (33 312)  (33 312)  routing T_1_19.sp4_h_r_33 <X> T_1_19.lc_trk_g2_1
 (16 8)  (34 312)  (34 312)  routing T_1_19.sp4_h_r_33 <X> T_1_19.lc_trk_g2_1
 (17 8)  (35 312)  (35 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (36 312)  (36 312)  routing T_1_19.sp4_h_r_33 <X> T_1_19.lc_trk_g2_1
 (22 8)  (40 312)  (40 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (42 312)  (42 312)  routing T_1_19.tnr_op_3 <X> T_1_19.lc_trk_g2_3
 (25 8)  (43 312)  (43 312)  routing T_1_19.sp4_h_r_34 <X> T_1_19.lc_trk_g2_2
 (28 8)  (46 312)  (46 312)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 312)  (47 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 312)  (50 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 312)  (51 312)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 312)  (52 312)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 312)  (54 312)  LC_4 Logic Functioning bit
 (37 8)  (55 312)  (55 312)  LC_4 Logic Functioning bit
 (38 8)  (56 312)  (56 312)  LC_4 Logic Functioning bit
 (39 8)  (57 312)  (57 312)  LC_4 Logic Functioning bit
 (17 9)  (35 313)  (35 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (40 313)  (40 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (41 313)  (41 313)  routing T_1_19.sp4_h_r_34 <X> T_1_19.lc_trk_g2_2
 (24 9)  (42 313)  (42 313)  routing T_1_19.sp4_h_r_34 <X> T_1_19.lc_trk_g2_2
 (26 9)  (44 313)  (44 313)  routing T_1_19.lc_trk_g0_2 <X> T_1_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 313)  (47 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 313)  (48 313)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 313)  (49 313)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (58 313)  (58 313)  LC_4 Logic Functioning bit
 (41 9)  (59 313)  (59 313)  LC_4 Logic Functioning bit
 (42 9)  (60 313)  (60 313)  LC_4 Logic Functioning bit
 (43 9)  (61 313)  (61 313)  LC_4 Logic Functioning bit
 (51 9)  (69 313)  (69 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (39 314)  (39 314)  routing T_1_19.wire_logic_cluster/lc_7/out <X> T_1_19.lc_trk_g2_7
 (22 10)  (40 314)  (40 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (45 314)  (45 314)  routing T_1_19.lc_trk_g1_1 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 314)  (47 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 314)  (50 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 314)  (51 314)  routing T_1_19.lc_trk_g2_0 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (56 314)  (56 314)  LC_5 Logic Functioning bit
 (39 10)  (57 314)  (57 314)  LC_5 Logic Functioning bit
 (42 10)  (60 314)  (60 314)  LC_5 Logic Functioning bit
 (43 10)  (61 314)  (61 314)  LC_5 Logic Functioning bit
 (46 10)  (64 314)  (64 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (66 314)  (66 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (35 315)  (35 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (40 315)  (40 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (44 315)  (44 315)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 315)  (46 315)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 315)  (47 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 315)  (50 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (52 315)  (52 315)  routing T_1_19.lc_trk_g1_0 <X> T_1_19.input_2_5
 (36 11)  (54 315)  (54 315)  LC_5 Logic Functioning bit
 (37 11)  (55 315)  (55 315)  LC_5 Logic Functioning bit
 (40 11)  (58 315)  (58 315)  LC_5 Logic Functioning bit
 (41 11)  (59 315)  (59 315)  LC_5 Logic Functioning bit
 (21 12)  (39 316)  (39 316)  routing T_1_19.sp4_v_t_14 <X> T_1_19.lc_trk_g3_3
 (22 12)  (40 316)  (40 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (41 316)  (41 316)  routing T_1_19.sp4_v_t_14 <X> T_1_19.lc_trk_g3_3
 (25 12)  (43 316)  (43 316)  routing T_1_19.rgt_op_2 <X> T_1_19.lc_trk_g3_2
 (22 13)  (40 317)  (40 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 317)  (42 317)  routing T_1_19.rgt_op_2 <X> T_1_19.lc_trk_g3_2
 (14 14)  (32 318)  (32 318)  routing T_1_19.rgt_op_4 <X> T_1_19.lc_trk_g3_4
 (27 14)  (45 318)  (45 318)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 318)  (46 318)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 318)  (47 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 318)  (49 318)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 318)  (50 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 318)  (51 318)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 318)  (55 318)  LC_7 Logic Functioning bit
 (39 14)  (57 318)  (57 318)  LC_7 Logic Functioning bit
 (41 14)  (59 318)  (59 318)  LC_7 Logic Functioning bit
 (43 14)  (61 318)  (61 318)  LC_7 Logic Functioning bit
 (9 15)  (27 319)  (27 319)  routing T_1_19.sp4_v_b_10 <X> T_1_19.sp4_v_t_47
 (15 15)  (33 319)  (33 319)  routing T_1_19.rgt_op_4 <X> T_1_19.lc_trk_g3_4
 (17 15)  (35 319)  (35 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (48 319)  (48 319)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (55 319)  (55 319)  LC_7 Logic Functioning bit
 (39 15)  (57 319)  (57 319)  LC_7 Logic Functioning bit
 (41 15)  (59 319)  (59 319)  LC_7 Logic Functioning bit
 (43 15)  (61 319)  (61 319)  LC_7 Logic Functioning bit


LogicTile_2_19

 (8 0)  (80 304)  (80 304)  routing T_2_19.sp4_v_b_7 <X> T_2_19.sp4_h_r_1
 (9 0)  (81 304)  (81 304)  routing T_2_19.sp4_v_b_7 <X> T_2_19.sp4_h_r_1
 (10 0)  (82 304)  (82 304)  routing T_2_19.sp4_v_b_7 <X> T_2_19.sp4_h_r_1
 (12 0)  (84 304)  (84 304)  routing T_2_19.sp4_v_b_2 <X> T_2_19.sp4_h_r_2
 (14 0)  (86 304)  (86 304)  routing T_2_19.wire_logic_cluster/lc_0/out <X> T_2_19.lc_trk_g0_0
 (15 0)  (87 304)  (87 304)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g0_1
 (16 0)  (88 304)  (88 304)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g0_1
 (17 0)  (89 304)  (89 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (90 304)  (90 304)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g0_1
 (29 0)  (101 304)  (101 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 304)  (104 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 304)  (105 304)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (43 0)  (115 304)  (115 304)  LC_0 Logic Functioning bit
 (45 0)  (117 304)  (117 304)  LC_0 Logic Functioning bit
 (11 1)  (83 305)  (83 305)  routing T_2_19.sp4_v_b_2 <X> T_2_19.sp4_h_r_2
 (17 1)  (89 305)  (89 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (94 305)  (94 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (97 305)  (97 305)  routing T_2_19.sp4_r_v_b_33 <X> T_2_19.lc_trk_g0_2
 (28 1)  (100 305)  (100 305)  routing T_2_19.lc_trk_g2_0 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 305)  (101 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 305)  (103 305)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 305)  (104 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (112 305)  (112 305)  LC_0 Logic Functioning bit
 (42 1)  (114 305)  (114 305)  LC_0 Logic Functioning bit
 (43 1)  (115 305)  (115 305)  LC_0 Logic Functioning bit
 (0 2)  (72 306)  (72 306)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 306)  (86 306)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (27 2)  (99 306)  (99 306)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 306)  (100 306)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 306)  (101 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 306)  (103 306)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 306)  (104 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (110 306)  (110 306)  LC_1 Logic Functioning bit
 (39 2)  (111 306)  (111 306)  LC_1 Logic Functioning bit
 (41 2)  (113 306)  (113 306)  LC_1 Logic Functioning bit
 (45 2)  (117 306)  (117 306)  LC_1 Logic Functioning bit
 (0 3)  (72 307)  (72 307)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (4 3)  (76 307)  (76 307)  routing T_2_19.sp4_h_r_4 <X> T_2_19.sp4_h_l_37
 (6 3)  (78 307)  (78 307)  routing T_2_19.sp4_h_r_4 <X> T_2_19.sp4_h_l_37
 (15 3)  (87 307)  (87 307)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (16 3)  (88 307)  (88 307)  routing T_2_19.sp4_h_l_1 <X> T_2_19.lc_trk_g0_4
 (17 3)  (89 307)  (89 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (94 307)  (94 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 307)  (95 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (24 3)  (96 307)  (96 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (25 3)  (97 307)  (97 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (29 3)  (101 307)  (101 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 307)  (104 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (105 307)  (105 307)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_1
 (35 3)  (107 307)  (107 307)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_1
 (38 3)  (110 307)  (110 307)  LC_1 Logic Functioning bit
 (15 4)  (87 308)  (87 308)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g1_1
 (16 4)  (88 308)  (88 308)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g1_1
 (17 4)  (89 308)  (89 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (90 308)  (90 308)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g1_1
 (22 4)  (94 308)  (94 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (98 308)  (98 308)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 308)  (99 308)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 308)  (100 308)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 308)  (101 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 308)  (104 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 308)  (105 308)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (113 308)  (113 308)  LC_2 Logic Functioning bit
 (43 4)  (115 308)  (115 308)  LC_2 Logic Functioning bit
 (45 4)  (117 308)  (117 308)  LC_2 Logic Functioning bit
 (12 5)  (84 309)  (84 309)  routing T_2_19.sp4_h_r_5 <X> T_2_19.sp4_v_b_5
 (22 5)  (94 309)  (94 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 309)  (96 309)  routing T_2_19.bot_op_2 <X> T_2_19.lc_trk_g1_2
 (27 5)  (99 309)  (99 309)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 309)  (100 309)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 309)  (101 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 309)  (102 309)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 309)  (103 309)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 309)  (104 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (106 309)  (106 309)  routing T_2_19.lc_trk_g1_1 <X> T_2_19.input_2_2
 (40 5)  (112 309)  (112 309)  LC_2 Logic Functioning bit
 (43 5)  (115 309)  (115 309)  LC_2 Logic Functioning bit
 (48 5)  (120 309)  (120 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (76 310)  (76 310)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_t_38
 (6 6)  (78 310)  (78 310)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_t_38
 (11 6)  (83 310)  (83 310)  routing T_2_19.sp4_h_l_37 <X> T_2_19.sp4_v_t_40
 (26 6)  (98 310)  (98 310)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 310)  (100 310)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 310)  (101 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 310)  (104 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 310)  (105 310)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 310)  (106 310)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 310)  (110 310)  LC_3 Logic Functioning bit
 (39 6)  (111 310)  (111 310)  LC_3 Logic Functioning bit
 (42 6)  (114 310)  (114 310)  LC_3 Logic Functioning bit
 (43 6)  (115 310)  (115 310)  LC_3 Logic Functioning bit
 (52 6)  (124 310)  (124 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (77 311)  (77 311)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_t_38
 (22 7)  (94 311)  (94 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 311)  (96 311)  routing T_2_19.top_op_6 <X> T_2_19.lc_trk_g1_6
 (25 7)  (97 311)  (97 311)  routing T_2_19.top_op_6 <X> T_2_19.lc_trk_g1_6
 (26 7)  (98 311)  (98 311)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 311)  (99 311)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 311)  (101 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 311)  (102 311)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 311)  (103 311)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 311)  (104 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (105 311)  (105 311)  routing T_2_19.lc_trk_g2_1 <X> T_2_19.input_2_3
 (36 7)  (108 311)  (108 311)  LC_3 Logic Functioning bit
 (37 7)  (109 311)  (109 311)  LC_3 Logic Functioning bit
 (40 7)  (112 311)  (112 311)  LC_3 Logic Functioning bit
 (41 7)  (113 311)  (113 311)  LC_3 Logic Functioning bit
 (15 8)  (87 312)  (87 312)  routing T_2_19.sp4_h_r_25 <X> T_2_19.lc_trk_g2_1
 (16 8)  (88 312)  (88 312)  routing T_2_19.sp4_h_r_25 <X> T_2_19.lc_trk_g2_1
 (17 8)  (89 312)  (89 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (94 312)  (94 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (95 312)  (95 312)  routing T_2_19.sp4_h_r_27 <X> T_2_19.lc_trk_g2_3
 (24 8)  (96 312)  (96 312)  routing T_2_19.sp4_h_r_27 <X> T_2_19.lc_trk_g2_3
 (31 8)  (103 312)  (103 312)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 312)  (104 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 312)  (105 312)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 312)  (106 312)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (110 312)  (110 312)  LC_4 Logic Functioning bit
 (39 8)  (111 312)  (111 312)  LC_4 Logic Functioning bit
 (42 8)  (114 312)  (114 312)  LC_4 Logic Functioning bit
 (43 8)  (115 312)  (115 312)  LC_4 Logic Functioning bit
 (50 8)  (122 312)  (122 312)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (80 313)  (80 313)  routing T_2_19.sp4_v_t_41 <X> T_2_19.sp4_v_b_7
 (10 9)  (82 313)  (82 313)  routing T_2_19.sp4_v_t_41 <X> T_2_19.sp4_v_b_7
 (17 9)  (89 313)  (89 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (90 313)  (90 313)  routing T_2_19.sp4_h_r_25 <X> T_2_19.lc_trk_g2_1
 (21 9)  (93 313)  (93 313)  routing T_2_19.sp4_h_r_27 <X> T_2_19.lc_trk_g2_3
 (22 9)  (94 313)  (94 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (96 313)  (96 313)  routing T_2_19.tnr_op_2 <X> T_2_19.lc_trk_g2_2
 (38 9)  (110 313)  (110 313)  LC_4 Logic Functioning bit
 (39 9)  (111 313)  (111 313)  LC_4 Logic Functioning bit
 (42 9)  (114 313)  (114 313)  LC_4 Logic Functioning bit
 (43 9)  (115 313)  (115 313)  LC_4 Logic Functioning bit
 (11 10)  (83 314)  (83 314)  routing T_2_19.sp4_v_b_5 <X> T_2_19.sp4_v_t_45
 (15 10)  (87 314)  (87 314)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (16 10)  (88 314)  (88 314)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (17 10)  (89 314)  (89 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (98 314)  (98 314)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 314)  (100 314)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 314)  (101 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 314)  (102 314)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 314)  (103 314)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 314)  (104 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 314)  (108 314)  LC_5 Logic Functioning bit
 (37 10)  (109 314)  (109 314)  LC_5 Logic Functioning bit
 (38 10)  (110 314)  (110 314)  LC_5 Logic Functioning bit
 (39 10)  (111 314)  (111 314)  LC_5 Logic Functioning bit
 (12 11)  (84 315)  (84 315)  routing T_2_19.sp4_v_b_5 <X> T_2_19.sp4_v_t_45
 (18 11)  (90 315)  (90 315)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (22 11)  (94 315)  (94 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (96 315)  (96 315)  routing T_2_19.tnr_op_6 <X> T_2_19.lc_trk_g2_6
 (28 11)  (100 315)  (100 315)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 315)  (101 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 315)  (102 315)  routing T_2_19.lc_trk_g2_6 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 315)  (103 315)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (112 315)  (112 315)  LC_5 Logic Functioning bit
 (41 11)  (113 315)  (113 315)  LC_5 Logic Functioning bit
 (42 11)  (114 315)  (114 315)  LC_5 Logic Functioning bit
 (43 11)  (115 315)  (115 315)  LC_5 Logic Functioning bit
 (17 12)  (89 316)  (89 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 316)  (90 316)  routing T_2_19.wire_logic_cluster/lc_1/out <X> T_2_19.lc_trk_g3_1
 (22 12)  (94 316)  (94 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (95 316)  (95 316)  routing T_2_19.sp12_v_b_19 <X> T_2_19.lc_trk_g3_3
 (25 12)  (97 316)  (97 316)  routing T_2_19.wire_logic_cluster/lc_2/out <X> T_2_19.lc_trk_g3_2
 (27 12)  (99 316)  (99 316)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 316)  (101 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 316)  (104 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 316)  (105 316)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 316)  (106 316)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (110 316)  (110 316)  LC_6 Logic Functioning bit
 (39 12)  (111 316)  (111 316)  LC_6 Logic Functioning bit
 (42 12)  (114 316)  (114 316)  LC_6 Logic Functioning bit
 (43 12)  (115 316)  (115 316)  LC_6 Logic Functioning bit
 (47 12)  (119 316)  (119 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (122 316)  (122 316)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (125 316)  (125 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (77 317)  (77 317)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_b_9
 (21 13)  (93 317)  (93 317)  routing T_2_19.sp12_v_b_19 <X> T_2_19.lc_trk_g3_3
 (22 13)  (94 317)  (94 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 317)  (98 317)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 317)  (99 317)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 317)  (101 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 317)  (102 317)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 317)  (103 317)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 317)  (108 317)  LC_6 Logic Functioning bit
 (37 13)  (109 317)  (109 317)  LC_6 Logic Functioning bit
 (40 13)  (112 317)  (112 317)  LC_6 Logic Functioning bit
 (41 13)  (113 317)  (113 317)  LC_6 Logic Functioning bit
 (4 14)  (76 318)  (76 318)  routing T_2_19.sp4_h_r_3 <X> T_2_19.sp4_v_t_44
 (6 14)  (78 318)  (78 318)  routing T_2_19.sp4_h_r_3 <X> T_2_19.sp4_v_t_44
 (13 14)  (85 318)  (85 318)  routing T_2_19.sp4_h_r_11 <X> T_2_19.sp4_v_t_46
 (17 14)  (89 318)  (89 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (93 318)  (93 318)  routing T_2_19.wire_logic_cluster/lc_7/out <X> T_2_19.lc_trk_g3_7
 (22 14)  (94 318)  (94 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 318)  (99 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 318)  (100 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 318)  (101 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 318)  (102 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 318)  (104 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (110 318)  (110 318)  LC_7 Logic Functioning bit
 (39 14)  (111 318)  (111 318)  LC_7 Logic Functioning bit
 (41 14)  (113 318)  (113 318)  LC_7 Logic Functioning bit
 (45 14)  (117 318)  (117 318)  LC_7 Logic Functioning bit
 (47 14)  (119 318)  (119 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (77 319)  (77 319)  routing T_2_19.sp4_h_r_3 <X> T_2_19.sp4_v_t_44
 (12 15)  (84 319)  (84 319)  routing T_2_19.sp4_h_r_11 <X> T_2_19.sp4_v_t_46
 (15 15)  (87 319)  (87 319)  routing T_2_19.sp4_v_t_33 <X> T_2_19.lc_trk_g3_4
 (16 15)  (88 319)  (88 319)  routing T_2_19.sp4_v_t_33 <X> T_2_19.lc_trk_g3_4
 (17 15)  (89 319)  (89 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (29 15)  (101 319)  (101 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 319)  (102 319)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 319)  (103 319)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 319)  (104 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (105 319)  (105 319)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_7
 (35 15)  (107 319)  (107 319)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_7
 (38 15)  (110 319)  (110 319)  LC_7 Logic Functioning bit
 (51 15)  (123 319)  (123 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_19

 (25 0)  (151 304)  (151 304)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g0_2
 (27 0)  (153 304)  (153 304)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 304)  (154 304)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 304)  (155 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 304)  (156 304)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 304)  (157 304)  routing T_3_19.lc_trk_g0_5 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 304)  (158 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 304)  (161 304)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.input_2_0
 (38 0)  (164 304)  (164 304)  LC_0 Logic Functioning bit
 (39 0)  (165 304)  (165 304)  LC_0 Logic Functioning bit
 (42 0)  (168 304)  (168 304)  LC_0 Logic Functioning bit
 (43 0)  (169 304)  (169 304)  LC_0 Logic Functioning bit
 (22 1)  (148 305)  (148 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (149 305)  (149 305)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g0_2
 (24 1)  (150 305)  (150 305)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g0_2
 (25 1)  (151 305)  (151 305)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g0_2
 (27 1)  (153 305)  (153 305)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 305)  (154 305)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 305)  (155 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 305)  (156 305)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 305)  (158 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (160 305)  (160 305)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.input_2_0
 (35 1)  (161 305)  (161 305)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.input_2_0
 (36 1)  (162 305)  (162 305)  LC_0 Logic Functioning bit
 (37 1)  (163 305)  (163 305)  LC_0 Logic Functioning bit
 (40 1)  (166 305)  (166 305)  LC_0 Logic Functioning bit
 (41 1)  (167 305)  (167 305)  LC_0 Logic Functioning bit
 (47 1)  (173 305)  (173 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (126 306)  (126 306)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 306)  (130 306)  routing T_3_19.sp4_h_r_6 <X> T_3_19.sp4_v_t_37
 (6 2)  (132 306)  (132 306)  routing T_3_19.sp4_h_r_6 <X> T_3_19.sp4_v_t_37
 (15 2)  (141 306)  (141 306)  routing T_3_19.bot_op_5 <X> T_3_19.lc_trk_g0_5
 (17 2)  (143 306)  (143 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (153 306)  (153 306)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 306)  (154 306)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 306)  (155 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 306)  (156 306)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 306)  (158 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 306)  (159 306)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 306)  (163 306)  LC_1 Logic Functioning bit
 (39 2)  (165 306)  (165 306)  LC_1 Logic Functioning bit
 (41 2)  (167 306)  (167 306)  LC_1 Logic Functioning bit
 (43 2)  (169 306)  (169 306)  LC_1 Logic Functioning bit
 (47 2)  (173 306)  (173 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (126 307)  (126 307)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (5 3)  (131 307)  (131 307)  routing T_3_19.sp4_h_r_6 <X> T_3_19.sp4_v_t_37
 (15 3)  (141 307)  (141 307)  routing T_3_19.sp4_v_t_9 <X> T_3_19.lc_trk_g0_4
 (16 3)  (142 307)  (142 307)  routing T_3_19.sp4_v_t_9 <X> T_3_19.lc_trk_g0_4
 (17 3)  (143 307)  (143 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (37 3)  (163 307)  (163 307)  LC_1 Logic Functioning bit
 (39 3)  (165 307)  (165 307)  LC_1 Logic Functioning bit
 (41 3)  (167 307)  (167 307)  LC_1 Logic Functioning bit
 (43 3)  (169 307)  (169 307)  LC_1 Logic Functioning bit
 (2 4)  (128 308)  (128 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (138 308)  (138 308)  routing T_3_19.sp4_h_l_39 <X> T_3_19.sp4_h_r_5
 (15 4)  (141 308)  (141 308)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (16 4)  (142 308)  (142 308)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (17 4)  (143 308)  (143 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (152 308)  (152 308)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 308)  (153 308)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 308)  (154 308)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 308)  (155 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 308)  (157 308)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 308)  (158 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 308)  (159 308)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 308)  (164 308)  LC_2 Logic Functioning bit
 (39 4)  (165 308)  (165 308)  LC_2 Logic Functioning bit
 (42 4)  (168 308)  (168 308)  LC_2 Logic Functioning bit
 (43 4)  (169 308)  (169 308)  LC_2 Logic Functioning bit
 (50 4)  (176 308)  (176 308)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (139 309)  (139 309)  routing T_3_19.sp4_h_l_39 <X> T_3_19.sp4_h_r_5
 (18 5)  (144 309)  (144 309)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (29 5)  (155 309)  (155 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 309)  (162 309)  LC_2 Logic Functioning bit
 (37 5)  (163 309)  (163 309)  LC_2 Logic Functioning bit
 (40 5)  (166 309)  (166 309)  LC_2 Logic Functioning bit
 (41 5)  (167 309)  (167 309)  LC_2 Logic Functioning bit
 (53 5)  (179 309)  (179 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (140 310)  (140 310)  routing T_3_19.sp4_h_l_9 <X> T_3_19.lc_trk_g1_4
 (15 6)  (141 310)  (141 310)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g1_5
 (16 6)  (142 310)  (142 310)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g1_5
 (17 6)  (143 310)  (143 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (144 310)  (144 310)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g1_5
 (21 6)  (147 310)  (147 310)  routing T_3_19.wire_logic_cluster/lc_7/out <X> T_3_19.lc_trk_g1_7
 (22 6)  (148 310)  (148 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (152 310)  (152 310)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 310)  (153 310)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 310)  (154 310)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 310)  (155 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 310)  (158 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 310)  (159 310)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (164 310)  (164 310)  LC_3 Logic Functioning bit
 (39 6)  (165 310)  (165 310)  LC_3 Logic Functioning bit
 (41 6)  (167 310)  (167 310)  LC_3 Logic Functioning bit
 (45 6)  (171 310)  (171 310)  LC_3 Logic Functioning bit
 (14 7)  (140 311)  (140 311)  routing T_3_19.sp4_h_l_9 <X> T_3_19.lc_trk_g1_4
 (15 7)  (141 311)  (141 311)  routing T_3_19.sp4_h_l_9 <X> T_3_19.lc_trk_g1_4
 (16 7)  (142 311)  (142 311)  routing T_3_19.sp4_h_l_9 <X> T_3_19.lc_trk_g1_4
 (17 7)  (143 311)  (143 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (153 311)  (153 311)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 311)  (155 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 311)  (156 311)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 311)  (157 311)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 311)  (158 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (159 311)  (159 311)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.input_2_3
 (35 7)  (161 311)  (161 311)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.input_2_3
 (38 7)  (164 311)  (164 311)  LC_3 Logic Functioning bit
 (53 7)  (179 311)  (179 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (137 312)  (137 312)  routing T_3_19.sp4_h_r_3 <X> T_3_19.sp4_v_b_8
 (12 8)  (138 312)  (138 312)  routing T_3_19.sp4_v_t_45 <X> T_3_19.sp4_h_r_8
 (14 8)  (140 312)  (140 312)  routing T_3_19.sp4_h_r_40 <X> T_3_19.lc_trk_g2_0
 (22 8)  (148 312)  (148 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (151 312)  (151 312)  routing T_3_19.sp4_h_r_42 <X> T_3_19.lc_trk_g2_2
 (27 8)  (153 312)  (153 312)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 312)  (155 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 312)  (156 312)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 312)  (158 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 312)  (159 312)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 312)  (161 312)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.input_2_4
 (43 8)  (169 312)  (169 312)  LC_4 Logic Functioning bit
 (45 8)  (171 312)  (171 312)  LC_4 Logic Functioning bit
 (52 8)  (178 312)  (178 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (140 313)  (140 313)  routing T_3_19.sp4_h_r_40 <X> T_3_19.lc_trk_g2_0
 (15 9)  (141 313)  (141 313)  routing T_3_19.sp4_h_r_40 <X> T_3_19.lc_trk_g2_0
 (16 9)  (142 313)  (142 313)  routing T_3_19.sp4_h_r_40 <X> T_3_19.lc_trk_g2_0
 (17 9)  (143 313)  (143 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (147 313)  (147 313)  routing T_3_19.sp4_r_v_b_35 <X> T_3_19.lc_trk_g2_3
 (22 9)  (148 313)  (148 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (149 313)  (149 313)  routing T_3_19.sp4_h_r_42 <X> T_3_19.lc_trk_g2_2
 (24 9)  (150 313)  (150 313)  routing T_3_19.sp4_h_r_42 <X> T_3_19.lc_trk_g2_2
 (25 9)  (151 313)  (151 313)  routing T_3_19.sp4_h_r_42 <X> T_3_19.lc_trk_g2_2
 (27 9)  (153 313)  (153 313)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 313)  (155 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 313)  (157 313)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 313)  (158 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (159 313)  (159 313)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.input_2_4
 (40 9)  (166 313)  (166 313)  LC_4 Logic Functioning bit
 (42 9)  (168 313)  (168 313)  LC_4 Logic Functioning bit
 (43 9)  (169 313)  (169 313)  LC_4 Logic Functioning bit
 (6 10)  (132 314)  (132 314)  routing T_3_19.sp4_v_b_3 <X> T_3_19.sp4_v_t_43
 (14 10)  (140 314)  (140 314)  routing T_3_19.wire_logic_cluster/lc_4/out <X> T_3_19.lc_trk_g2_4
 (15 10)  (141 314)  (141 314)  routing T_3_19.sp4_v_t_32 <X> T_3_19.lc_trk_g2_5
 (16 10)  (142 314)  (142 314)  routing T_3_19.sp4_v_t_32 <X> T_3_19.lc_trk_g2_5
 (17 10)  (143 314)  (143 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (151 314)  (151 314)  routing T_3_19.wire_logic_cluster/lc_6/out <X> T_3_19.lc_trk_g2_6
 (28 10)  (154 314)  (154 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 314)  (155 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 314)  (156 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 314)  (157 314)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 314)  (158 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 314)  (159 314)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 314)  (160 314)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 314)  (163 314)  LC_5 Logic Functioning bit
 (39 10)  (165 314)  (165 314)  LC_5 Logic Functioning bit
 (41 10)  (167 314)  (167 314)  LC_5 Logic Functioning bit
 (43 10)  (169 314)  (169 314)  LC_5 Logic Functioning bit
 (5 11)  (131 315)  (131 315)  routing T_3_19.sp4_v_b_3 <X> T_3_19.sp4_v_t_43
 (9 11)  (135 315)  (135 315)  routing T_3_19.sp4_v_b_7 <X> T_3_19.sp4_v_t_42
 (17 11)  (143 315)  (143 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (148 315)  (148 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (157 315)  (157 315)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (163 315)  (163 315)  LC_5 Logic Functioning bit
 (39 11)  (165 315)  (165 315)  LC_5 Logic Functioning bit
 (41 11)  (167 315)  (167 315)  LC_5 Logic Functioning bit
 (43 11)  (169 315)  (169 315)  LC_5 Logic Functioning bit
 (51 11)  (177 315)  (177 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (131 316)  (131 316)  routing T_3_19.sp4_v_b_9 <X> T_3_19.sp4_h_r_9
 (17 12)  (143 316)  (143 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (147 316)  (147 316)  routing T_3_19.wire_logic_cluster/lc_3/out <X> T_3_19.lc_trk_g3_3
 (22 12)  (148 316)  (148 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (153 316)  (153 316)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 316)  (155 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 316)  (156 316)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 316)  (159 316)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 316)  (161 316)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_6
 (43 12)  (169 316)  (169 316)  LC_6 Logic Functioning bit
 (45 12)  (171 316)  (171 316)  LC_6 Logic Functioning bit
 (6 13)  (132 317)  (132 317)  routing T_3_19.sp4_v_b_9 <X> T_3_19.sp4_h_r_9
 (8 13)  (134 317)  (134 317)  routing T_3_19.sp4_h_r_10 <X> T_3_19.sp4_v_b_10
 (15 13)  (141 317)  (141 317)  routing T_3_19.sp4_v_t_29 <X> T_3_19.lc_trk_g3_0
 (16 13)  (142 317)  (142 317)  routing T_3_19.sp4_v_t_29 <X> T_3_19.lc_trk_g3_0
 (17 13)  (143 317)  (143 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (144 317)  (144 317)  routing T_3_19.sp4_r_v_b_41 <X> T_3_19.lc_trk_g3_1
 (26 13)  (152 317)  (152 317)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 317)  (155 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 317)  (157 317)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 317)  (158 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (159 317)  (159 317)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_6
 (35 13)  (161 317)  (161 317)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.input_2_6
 (40 13)  (166 317)  (166 317)  LC_6 Logic Functioning bit
 (42 13)  (168 317)  (168 317)  LC_6 Logic Functioning bit
 (43 13)  (169 317)  (169 317)  LC_6 Logic Functioning bit
 (48 13)  (174 317)  (174 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (131 318)  (131 318)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_l_44
 (8 14)  (134 318)  (134 318)  routing T_3_19.sp4_h_r_10 <X> T_3_19.sp4_h_l_47
 (16 14)  (142 318)  (142 318)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g3_5
 (17 14)  (143 318)  (143 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (144 318)  (144 318)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g3_5
 (21 14)  (147 318)  (147 318)  routing T_3_19.sp4_v_t_26 <X> T_3_19.lc_trk_g3_7
 (22 14)  (148 318)  (148 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (149 318)  (149 318)  routing T_3_19.sp4_v_t_26 <X> T_3_19.lc_trk_g3_7
 (26 14)  (152 318)  (152 318)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 318)  (153 318)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 318)  (155 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 318)  (156 318)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 318)  (157 318)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 318)  (158 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 318)  (160 318)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (164 318)  (164 318)  LC_7 Logic Functioning bit
 (45 14)  (171 318)  (171 318)  LC_7 Logic Functioning bit
 (47 14)  (173 318)  (173 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (53 14)  (179 318)  (179 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (130 319)  (130 319)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_l_44
 (6 15)  (132 319)  (132 319)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_l_44
 (18 15)  (144 319)  (144 319)  routing T_3_19.sp4_v_b_37 <X> T_3_19.lc_trk_g3_5
 (21 15)  (147 319)  (147 319)  routing T_3_19.sp4_v_t_26 <X> T_3_19.lc_trk_g3_7
 (22 15)  (148 319)  (148 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (153 319)  (153 319)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 319)  (155 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 319)  (157 319)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 319)  (158 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (159 319)  (159 319)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.input_2_7
 (35 15)  (161 319)  (161 319)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.input_2_7
 (38 15)  (164 319)  (164 319)  LC_7 Logic Functioning bit
 (39 15)  (165 319)  (165 319)  LC_7 Logic Functioning bit
 (41 15)  (167 319)  (167 319)  LC_7 Logic Functioning bit
 (51 15)  (177 319)  (177 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_19

 (15 0)  (195 304)  (195 304)  routing T_4_19.sp4_h_l_4 <X> T_4_19.lc_trk_g0_1
 (16 0)  (196 304)  (196 304)  routing T_4_19.sp4_h_l_4 <X> T_4_19.lc_trk_g0_1
 (17 0)  (197 304)  (197 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (198 304)  (198 304)  routing T_4_19.sp4_h_l_4 <X> T_4_19.lc_trk_g0_1
 (21 0)  (201 304)  (201 304)  routing T_4_19.sp4_v_b_11 <X> T_4_19.lc_trk_g0_3
 (22 0)  (202 304)  (202 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (203 304)  (203 304)  routing T_4_19.sp4_v_b_11 <X> T_4_19.lc_trk_g0_3
 (27 0)  (207 304)  (207 304)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 304)  (209 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 304)  (211 304)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 304)  (212 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 304)  (214 304)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (43 0)  (223 304)  (223 304)  LC_0 Logic Functioning bit
 (45 0)  (225 304)  (225 304)  LC_0 Logic Functioning bit
 (8 1)  (188 305)  (188 305)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_v_b_1
 (10 1)  (190 305)  (190 305)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_v_b_1
 (16 1)  (196 305)  (196 305)  routing T_4_19.sp12_h_r_8 <X> T_4_19.lc_trk_g0_0
 (17 1)  (197 305)  (197 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (198 305)  (198 305)  routing T_4_19.sp4_h_l_4 <X> T_4_19.lc_trk_g0_1
 (21 1)  (201 305)  (201 305)  routing T_4_19.sp4_v_b_11 <X> T_4_19.lc_trk_g0_3
 (22 1)  (202 305)  (202 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (203 305)  (203 305)  routing T_4_19.sp4_v_b_18 <X> T_4_19.lc_trk_g0_2
 (24 1)  (204 305)  (204 305)  routing T_4_19.sp4_v_b_18 <X> T_4_19.lc_trk_g0_2
 (27 1)  (207 305)  (207 305)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 305)  (208 305)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 305)  (209 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 305)  (210 305)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 305)  (211 305)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 305)  (212 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (213 305)  (213 305)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.input_2_0
 (41 1)  (221 305)  (221 305)  LC_0 Logic Functioning bit
 (42 1)  (222 305)  (222 305)  LC_0 Logic Functioning bit
 (43 1)  (223 305)  (223 305)  LC_0 Logic Functioning bit
 (48 1)  (228 305)  (228 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 306)  (180 306)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (182 306)  (182 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (185 306)  (185 306)  routing T_4_19.sp4_v_t_37 <X> T_4_19.sp4_h_l_37
 (8 2)  (188 306)  (188 306)  routing T_4_19.sp4_v_t_42 <X> T_4_19.sp4_h_l_36
 (9 2)  (189 306)  (189 306)  routing T_4_19.sp4_v_t_42 <X> T_4_19.sp4_h_l_36
 (10 2)  (190 306)  (190 306)  routing T_4_19.sp4_v_t_42 <X> T_4_19.sp4_h_l_36
 (13 2)  (193 306)  (193 306)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_v_t_39
 (16 2)  (196 306)  (196 306)  routing T_4_19.sp12_h_r_13 <X> T_4_19.lc_trk_g0_5
 (17 2)  (197 306)  (197 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (206 306)  (206 306)  routing T_4_19.lc_trk_g0_5 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 306)  (207 306)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 306)  (209 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 306)  (212 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 306)  (213 306)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 306)  (214 306)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 306)  (218 306)  LC_1 Logic Functioning bit
 (39 2)  (219 306)  (219 306)  LC_1 Logic Functioning bit
 (42 2)  (222 306)  (222 306)  LC_1 Logic Functioning bit
 (43 2)  (223 306)  (223 306)  LC_1 Logic Functioning bit
 (0 3)  (180 307)  (180 307)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (6 3)  (186 307)  (186 307)  routing T_4_19.sp4_v_t_37 <X> T_4_19.sp4_h_l_37
 (10 3)  (190 307)  (190 307)  routing T_4_19.sp4_h_l_45 <X> T_4_19.sp4_v_t_36
 (29 3)  (209 307)  (209 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 307)  (210 307)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 307)  (211 307)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 307)  (212 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (214 307)  (214 307)  routing T_4_19.lc_trk_g1_0 <X> T_4_19.input_2_1
 (36 3)  (216 307)  (216 307)  LC_1 Logic Functioning bit
 (37 3)  (217 307)  (217 307)  LC_1 Logic Functioning bit
 (40 3)  (220 307)  (220 307)  LC_1 Logic Functioning bit
 (41 3)  (221 307)  (221 307)  LC_1 Logic Functioning bit
 (15 4)  (195 308)  (195 308)  routing T_4_19.top_op_1 <X> T_4_19.lc_trk_g1_1
 (17 4)  (197 308)  (197 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (202 308)  (202 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (204 308)  (204 308)  routing T_4_19.bot_op_3 <X> T_4_19.lc_trk_g1_3
 (25 4)  (205 308)  (205 308)  routing T_4_19.sp4_h_l_7 <X> T_4_19.lc_trk_g1_2
 (28 4)  (208 308)  (208 308)  routing T_4_19.lc_trk_g2_1 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 308)  (209 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 308)  (212 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (217 308)  (217 308)  LC_2 Logic Functioning bit
 (38 4)  (218 308)  (218 308)  LC_2 Logic Functioning bit
 (39 4)  (219 308)  (219 308)  LC_2 Logic Functioning bit
 (41 4)  (221 308)  (221 308)  LC_2 Logic Functioning bit
 (42 4)  (222 308)  (222 308)  LC_2 Logic Functioning bit
 (43 4)  (223 308)  (223 308)  LC_2 Logic Functioning bit
 (50 4)  (230 308)  (230 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (194 309)  (194 309)  routing T_4_19.sp4_r_v_b_24 <X> T_4_19.lc_trk_g1_0
 (17 5)  (197 309)  (197 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (198 309)  (198 309)  routing T_4_19.top_op_1 <X> T_4_19.lc_trk_g1_1
 (22 5)  (202 309)  (202 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (203 309)  (203 309)  routing T_4_19.sp4_h_l_7 <X> T_4_19.lc_trk_g1_2
 (24 5)  (204 309)  (204 309)  routing T_4_19.sp4_h_l_7 <X> T_4_19.lc_trk_g1_2
 (25 5)  (205 309)  (205 309)  routing T_4_19.sp4_h_l_7 <X> T_4_19.lc_trk_g1_2
 (29 5)  (209 309)  (209 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 309)  (211 309)  routing T_4_19.lc_trk_g0_3 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 309)  (216 309)  LC_2 Logic Functioning bit
 (37 5)  (217 309)  (217 309)  LC_2 Logic Functioning bit
 (38 5)  (218 309)  (218 309)  LC_2 Logic Functioning bit
 (40 5)  (220 309)  (220 309)  LC_2 Logic Functioning bit
 (41 5)  (221 309)  (221 309)  LC_2 Logic Functioning bit
 (42 5)  (222 309)  (222 309)  LC_2 Logic Functioning bit
 (5 6)  (185 310)  (185 310)  routing T_4_19.sp4_v_t_38 <X> T_4_19.sp4_h_l_38
 (12 6)  (192 310)  (192 310)  routing T_4_19.sp4_v_t_40 <X> T_4_19.sp4_h_l_40
 (26 6)  (206 310)  (206 310)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 310)  (207 310)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 310)  (208 310)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 310)  (209 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 310)  (210 310)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 310)  (212 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 310)  (214 310)  routing T_4_19.lc_trk_g1_1 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 310)  (216 310)  LC_3 Logic Functioning bit
 (37 6)  (217 310)  (217 310)  LC_3 Logic Functioning bit
 (38 6)  (218 310)  (218 310)  LC_3 Logic Functioning bit
 (39 6)  (219 310)  (219 310)  LC_3 Logic Functioning bit
 (41 6)  (221 310)  (221 310)  LC_3 Logic Functioning bit
 (42 6)  (222 310)  (222 310)  LC_3 Logic Functioning bit
 (43 6)  (223 310)  (223 310)  LC_3 Logic Functioning bit
 (50 6)  (230 310)  (230 310)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (231 310)  (231 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (6 7)  (186 311)  (186 311)  routing T_4_19.sp4_v_t_38 <X> T_4_19.sp4_h_l_38
 (11 7)  (191 311)  (191 311)  routing T_4_19.sp4_v_t_40 <X> T_4_19.sp4_h_l_40
 (22 7)  (202 311)  (202 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (203 311)  (203 311)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g1_6
 (24 7)  (204 311)  (204 311)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g1_6
 (25 7)  (205 311)  (205 311)  routing T_4_19.sp4_h_r_6 <X> T_4_19.lc_trk_g1_6
 (28 7)  (208 311)  (208 311)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 311)  (209 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 311)  (210 311)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 311)  (216 311)  LC_3 Logic Functioning bit
 (37 7)  (217 311)  (217 311)  LC_3 Logic Functioning bit
 (38 7)  (218 311)  (218 311)  LC_3 Logic Functioning bit
 (39 7)  (219 311)  (219 311)  LC_3 Logic Functioning bit
 (40 7)  (220 311)  (220 311)  LC_3 Logic Functioning bit
 (41 7)  (221 311)  (221 311)  LC_3 Logic Functioning bit
 (42 7)  (222 311)  (222 311)  LC_3 Logic Functioning bit
 (43 7)  (223 311)  (223 311)  LC_3 Logic Functioning bit
 (5 8)  (185 312)  (185 312)  routing T_4_19.sp4_h_l_38 <X> T_4_19.sp4_h_r_6
 (6 8)  (186 312)  (186 312)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_v_b_6
 (14 8)  (194 312)  (194 312)  routing T_4_19.wire_logic_cluster/lc_0/out <X> T_4_19.lc_trk_g2_0
 (15 8)  (195 312)  (195 312)  routing T_4_19.sp4_h_r_41 <X> T_4_19.lc_trk_g2_1
 (16 8)  (196 312)  (196 312)  routing T_4_19.sp4_h_r_41 <X> T_4_19.lc_trk_g2_1
 (17 8)  (197 312)  (197 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (198 312)  (198 312)  routing T_4_19.sp4_h_r_41 <X> T_4_19.lc_trk_g2_1
 (29 8)  (209 312)  (209 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 312)  (211 312)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 312)  (212 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 312)  (214 312)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (221 312)  (221 312)  LC_4 Logic Functioning bit
 (43 8)  (223 312)  (223 312)  LC_4 Logic Functioning bit
 (45 8)  (225 312)  (225 312)  LC_4 Logic Functioning bit
 (52 8)  (232 312)  (232 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (184 313)  (184 313)  routing T_4_19.sp4_h_l_38 <X> T_4_19.sp4_h_r_6
 (10 9)  (190 313)  (190 313)  routing T_4_19.sp4_h_r_2 <X> T_4_19.sp4_v_b_7
 (17 9)  (197 313)  (197 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (198 313)  (198 313)  routing T_4_19.sp4_h_r_41 <X> T_4_19.lc_trk_g2_1
 (31 9)  (211 313)  (211 313)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (41 9)  (221 313)  (221 313)  LC_4 Logic Functioning bit
 (43 9)  (223 313)  (223 313)  LC_4 Logic Functioning bit
 (9 10)  (189 314)  (189 314)  routing T_4_19.sp4_h_r_4 <X> T_4_19.sp4_h_l_42
 (10 10)  (190 314)  (190 314)  routing T_4_19.sp4_h_r_4 <X> T_4_19.sp4_h_l_42
 (11 10)  (191 314)  (191 314)  routing T_4_19.sp4_v_b_5 <X> T_4_19.sp4_v_t_45
 (12 10)  (192 314)  (192 314)  routing T_4_19.sp4_h_r_5 <X> T_4_19.sp4_h_l_45
 (15 10)  (195 314)  (195 314)  routing T_4_19.tnr_op_5 <X> T_4_19.lc_trk_g2_5
 (17 10)  (197 314)  (197 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (201 314)  (201 314)  routing T_4_19.wire_logic_cluster/lc_7/out <X> T_4_19.lc_trk_g2_7
 (22 10)  (202 314)  (202 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (12 11)  (192 315)  (192 315)  routing T_4_19.sp4_v_b_5 <X> T_4_19.sp4_v_t_45
 (13 11)  (193 315)  (193 315)  routing T_4_19.sp4_h_r_5 <X> T_4_19.sp4_h_l_45
 (17 11)  (197 315)  (197 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (195 316)  (195 316)  routing T_4_19.sp4_h_r_33 <X> T_4_19.lc_trk_g3_1
 (16 12)  (196 316)  (196 316)  routing T_4_19.sp4_h_r_33 <X> T_4_19.lc_trk_g3_1
 (17 12)  (197 316)  (197 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 316)  (198 316)  routing T_4_19.sp4_h_r_33 <X> T_4_19.lc_trk_g3_1
 (21 12)  (201 316)  (201 316)  routing T_4_19.rgt_op_3 <X> T_4_19.lc_trk_g3_3
 (22 12)  (202 316)  (202 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 316)  (204 316)  routing T_4_19.rgt_op_3 <X> T_4_19.lc_trk_g3_3
 (27 12)  (207 316)  (207 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 316)  (208 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 316)  (209 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 316)  (210 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 316)  (211 316)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 316)  (212 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 316)  (214 316)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (221 316)  (221 316)  LC_6 Logic Functioning bit
 (42 12)  (222 316)  (222 316)  LC_6 Logic Functioning bit
 (43 12)  (223 316)  (223 316)  LC_6 Logic Functioning bit
 (45 12)  (225 316)  (225 316)  LC_6 Logic Functioning bit
 (27 13)  (207 317)  (207 317)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 317)  (208 317)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 317)  (209 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 317)  (210 317)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 317)  (211 317)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 317)  (212 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (215 317)  (215 317)  routing T_4_19.lc_trk_g0_2 <X> T_4_19.input_2_6
 (43 13)  (223 317)  (223 317)  LC_6 Logic Functioning bit
 (48 13)  (228 317)  (228 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (11 14)  (191 318)  (191 318)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_v_t_46
 (22 14)  (202 318)  (202 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (205 318)  (205 318)  routing T_4_19.wire_logic_cluster/lc_6/out <X> T_4_19.lc_trk_g3_6
 (26 14)  (206 318)  (206 318)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 318)  (208 318)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 318)  (209 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 318)  (210 318)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 318)  (212 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 318)  (213 318)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 318)  (214 318)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 318)  (215 318)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.input_2_7
 (38 14)  (218 318)  (218 318)  LC_7 Logic Functioning bit
 (41 14)  (221 318)  (221 318)  LC_7 Logic Functioning bit
 (45 14)  (225 318)  (225 318)  LC_7 Logic Functioning bit
 (46 14)  (226 318)  (226 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (3 15)  (183 319)  (183 319)  routing T_4_19.sp12_h_l_22 <X> T_4_19.sp12_v_t_22
 (5 15)  (185 319)  (185 319)  routing T_4_19.sp4_h_l_44 <X> T_4_19.sp4_v_t_44
 (12 15)  (192 319)  (192 319)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_v_t_46
 (21 15)  (201 319)  (201 319)  routing T_4_19.sp4_r_v_b_47 <X> T_4_19.lc_trk_g3_7
 (22 15)  (202 319)  (202 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 319)  (206 319)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 319)  (208 319)  routing T_4_19.lc_trk_g2_7 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 319)  (209 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 319)  (212 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (214 319)  (214 319)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.input_2_7
 (35 15)  (215 319)  (215 319)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.input_2_7
 (39 15)  (219 319)  (219 319)  LC_7 Logic Functioning bit
 (41 15)  (221 319)  (221 319)  LC_7 Logic Functioning bit


LogicTile_5_19

 (12 0)  (246 304)  (246 304)  routing T_5_19.sp4_v_t_39 <X> T_5_19.sp4_h_r_2
 (22 0)  (256 304)  (256 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (260 304)  (260 304)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 304)  (262 304)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 304)  (265 304)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 304)  (267 304)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (39 0)  (273 304)  (273 304)  LC_0 Logic Functioning bit
 (42 0)  (276 304)  (276 304)  LC_0 Logic Functioning bit
 (43 0)  (277 304)  (277 304)  LC_0 Logic Functioning bit
 (21 1)  (255 305)  (255 305)  routing T_5_19.sp4_r_v_b_32 <X> T_5_19.lc_trk_g0_3
 (22 1)  (256 305)  (256 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (257 305)  (257 305)  routing T_5_19.sp4_h_r_2 <X> T_5_19.lc_trk_g0_2
 (24 1)  (258 305)  (258 305)  routing T_5_19.sp4_h_r_2 <X> T_5_19.lc_trk_g0_2
 (25 1)  (259 305)  (259 305)  routing T_5_19.sp4_h_r_2 <X> T_5_19.lc_trk_g0_2
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 305)  (265 305)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 305)  (266 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (269 305)  (269 305)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.input_2_0
 (36 1)  (270 305)  (270 305)  LC_0 Logic Functioning bit
 (37 1)  (271 305)  (271 305)  LC_0 Logic Functioning bit
 (40 1)  (274 305)  (274 305)  LC_0 Logic Functioning bit
 (41 1)  (275 305)  (275 305)  LC_0 Logic Functioning bit
 (0 2)  (234 306)  (234 306)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (244 306)  (244 306)  routing T_5_19.sp4_v_b_8 <X> T_5_19.sp4_h_l_36
 (14 2)  (248 306)  (248 306)  routing T_5_19.wire_logic_cluster/lc_4/out <X> T_5_19.lc_trk_g0_4
 (17 2)  (251 306)  (251 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (252 306)  (252 306)  routing T_5_19.wire_logic_cluster/lc_5/out <X> T_5_19.lc_trk_g0_5
 (22 2)  (256 306)  (256 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (257 306)  (257 306)  routing T_5_19.sp4_v_b_23 <X> T_5_19.lc_trk_g0_7
 (24 2)  (258 306)  (258 306)  routing T_5_19.sp4_v_b_23 <X> T_5_19.lc_trk_g0_7
 (27 2)  (261 306)  (261 306)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 306)  (264 306)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 306)  (267 306)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 306)  (272 306)  LC_1 Logic Functioning bit
 (39 2)  (273 306)  (273 306)  LC_1 Logic Functioning bit
 (42 2)  (276 306)  (276 306)  LC_1 Logic Functioning bit
 (43 2)  (277 306)  (277 306)  LC_1 Logic Functioning bit
 (50 2)  (284 306)  (284 306)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (286 306)  (286 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (256 307)  (256 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (257 307)  (257 307)  routing T_5_19.sp12_h_l_21 <X> T_5_19.lc_trk_g0_6
 (25 3)  (259 307)  (259 307)  routing T_5_19.sp12_h_l_21 <X> T_5_19.lc_trk_g0_6
 (26 3)  (260 307)  (260 307)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 307)  (261 307)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 307)  (270 307)  LC_1 Logic Functioning bit
 (37 3)  (271 307)  (271 307)  LC_1 Logic Functioning bit
 (40 3)  (274 307)  (274 307)  LC_1 Logic Functioning bit
 (41 3)  (275 307)  (275 307)  LC_1 Logic Functioning bit
 (11 4)  (245 308)  (245 308)  routing T_5_19.sp4_v_t_39 <X> T_5_19.sp4_v_b_5
 (21 4)  (255 308)  (255 308)  routing T_5_19.sp4_h_r_19 <X> T_5_19.lc_trk_g1_3
 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (257 308)  (257 308)  routing T_5_19.sp4_h_r_19 <X> T_5_19.lc_trk_g1_3
 (24 4)  (258 308)  (258 308)  routing T_5_19.sp4_h_r_19 <X> T_5_19.lc_trk_g1_3
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 308)  (267 308)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 308)  (268 308)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 308)  (272 308)  LC_2 Logic Functioning bit
 (39 4)  (273 308)  (273 308)  LC_2 Logic Functioning bit
 (42 4)  (276 308)  (276 308)  LC_2 Logic Functioning bit
 (43 4)  (277 308)  (277 308)  LC_2 Logic Functioning bit
 (50 4)  (284 308)  (284 308)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (286 308)  (286 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (246 309)  (246 309)  routing T_5_19.sp4_v_t_39 <X> T_5_19.sp4_v_b_5
 (21 5)  (255 309)  (255 309)  routing T_5_19.sp4_h_r_19 <X> T_5_19.lc_trk_g1_3
 (22 5)  (256 309)  (256 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (257 309)  (257 309)  routing T_5_19.sp12_h_r_10 <X> T_5_19.lc_trk_g1_2
 (38 5)  (272 309)  (272 309)  LC_2 Logic Functioning bit
 (39 5)  (273 309)  (273 309)  LC_2 Logic Functioning bit
 (42 5)  (276 309)  (276 309)  LC_2 Logic Functioning bit
 (43 5)  (277 309)  (277 309)  LC_2 Logic Functioning bit
 (8 6)  (242 310)  (242 310)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_h_l_41
 (9 6)  (243 310)  (243 310)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_h_l_41
 (10 6)  (244 310)  (244 310)  routing T_5_19.sp4_v_t_47 <X> T_5_19.sp4_h_l_41
 (16 6)  (250 310)  (250 310)  routing T_5_19.sp12_h_r_13 <X> T_5_19.lc_trk_g1_5
 (17 6)  (251 310)  (251 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (255 310)  (255 310)  routing T_5_19.wire_logic_cluster/lc_7/out <X> T_5_19.lc_trk_g1_7
 (22 6)  (256 310)  (256 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 310)  (259 310)  routing T_5_19.wire_logic_cluster/lc_6/out <X> T_5_19.lc_trk_g1_6
 (26 6)  (260 310)  (260 310)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 310)  (261 310)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 310)  (262 310)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 310)  (267 310)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 310)  (268 310)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (275 310)  (275 310)  LC_3 Logic Functioning bit
 (42 6)  (276 310)  (276 310)  LC_3 Logic Functioning bit
 (15 7)  (249 311)  (249 311)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g1_4
 (16 7)  (250 311)  (250 311)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g1_4
 (17 7)  (251 311)  (251 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (256 311)  (256 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (260 311)  (260 311)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 311)  (261 311)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 311)  (262 311)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 311)  (265 311)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 311)  (266 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (269 311)  (269 311)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.input_2_3
 (36 7)  (270 311)  (270 311)  LC_3 Logic Functioning bit
 (37 7)  (271 311)  (271 311)  LC_3 Logic Functioning bit
 (38 7)  (272 311)  (272 311)  LC_3 Logic Functioning bit
 (39 7)  (273 311)  (273 311)  LC_3 Logic Functioning bit
 (41 7)  (275 311)  (275 311)  LC_3 Logic Functioning bit
 (42 7)  (276 311)  (276 311)  LC_3 Logic Functioning bit
 (47 7)  (281 311)  (281 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (246 312)  (246 312)  routing T_5_19.sp4_v_b_2 <X> T_5_19.sp4_h_r_8
 (15 8)  (249 312)  (249 312)  routing T_5_19.sp4_h_r_33 <X> T_5_19.lc_trk_g2_1
 (16 8)  (250 312)  (250 312)  routing T_5_19.sp4_h_r_33 <X> T_5_19.lc_trk_g2_1
 (17 8)  (251 312)  (251 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (252 312)  (252 312)  routing T_5_19.sp4_h_r_33 <X> T_5_19.lc_trk_g2_1
 (22 8)  (256 312)  (256 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (257 312)  (257 312)  routing T_5_19.sp12_v_b_19 <X> T_5_19.lc_trk_g2_3
 (27 8)  (261 312)  (261 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 312)  (262 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 312)  (264 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 312)  (265 312)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (272 312)  (272 312)  LC_4 Logic Functioning bit
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (41 8)  (275 312)  (275 312)  LC_4 Logic Functioning bit
 (45 8)  (279 312)  (279 312)  LC_4 Logic Functioning bit
 (9 9)  (243 313)  (243 313)  routing T_5_19.sp4_v_t_42 <X> T_5_19.sp4_v_b_7
 (11 9)  (245 313)  (245 313)  routing T_5_19.sp4_v_b_2 <X> T_5_19.sp4_h_r_8
 (13 9)  (247 313)  (247 313)  routing T_5_19.sp4_v_b_2 <X> T_5_19.sp4_h_r_8
 (15 9)  (249 313)  (249 313)  routing T_5_19.sp4_v_t_29 <X> T_5_19.lc_trk_g2_0
 (16 9)  (250 313)  (250 313)  routing T_5_19.sp4_v_t_29 <X> T_5_19.lc_trk_g2_0
 (17 9)  (251 313)  (251 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (255 313)  (255 313)  routing T_5_19.sp12_v_b_19 <X> T_5_19.lc_trk_g2_3
 (26 9)  (260 313)  (260 313)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 313)  (262 313)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 313)  (265 313)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (268 313)  (268 313)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.input_2_4
 (35 9)  (269 313)  (269 313)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.input_2_4
 (38 9)  (272 313)  (272 313)  LC_4 Logic Functioning bit
 (47 9)  (281 313)  (281 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 10)  (237 314)  (237 314)  routing T_5_19.sp12_v_t_22 <X> T_5_19.sp12_h_l_22
 (8 10)  (242 314)  (242 314)  routing T_5_19.sp4_v_t_42 <X> T_5_19.sp4_h_l_42
 (9 10)  (243 314)  (243 314)  routing T_5_19.sp4_v_t_42 <X> T_5_19.sp4_h_l_42
 (21 10)  (255 314)  (255 314)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g2_7
 (22 10)  (256 314)  (256 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (257 314)  (257 314)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g2_7
 (24 10)  (258 314)  (258 314)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g2_7
 (27 10)  (261 314)  (261 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 314)  (262 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 314)  (268 314)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 314)  (269 314)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.input_2_5
 (43 10)  (277 314)  (277 314)  LC_5 Logic Functioning bit
 (45 10)  (279 314)  (279 314)  LC_5 Logic Functioning bit
 (51 10)  (285 314)  (285 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (260 315)  (260 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 315)  (261 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 315)  (262 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 315)  (264 315)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 315)  (265 315)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 315)  (266 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (274 315)  (274 315)  LC_5 Logic Functioning bit
 (42 11)  (276 315)  (276 315)  LC_5 Logic Functioning bit
 (43 11)  (277 315)  (277 315)  LC_5 Logic Functioning bit
 (13 12)  (247 316)  (247 316)  routing T_5_19.sp4_v_t_46 <X> T_5_19.sp4_v_b_11
 (14 12)  (248 316)  (248 316)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 316)  (252 316)  routing T_5_19.wire_logic_cluster/lc_1/out <X> T_5_19.lc_trk_g3_1
 (22 12)  (256 316)  (256 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (258 316)  (258 316)  routing T_5_19.tnr_op_3 <X> T_5_19.lc_trk_g3_3
 (27 12)  (261 316)  (261 316)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 316)  (263 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 316)  (264 316)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 316)  (267 316)  routing T_5_19.lc_trk_g2_3 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (272 316)  (272 316)  LC_6 Logic Functioning bit
 (39 12)  (273 316)  (273 316)  LC_6 Logic Functioning bit
 (41 12)  (275 316)  (275 316)  LC_6 Logic Functioning bit
 (45 12)  (279 316)  (279 316)  LC_6 Logic Functioning bit
 (48 12)  (282 316)  (282 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (239 317)  (239 317)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_b_9
 (15 13)  (249 317)  (249 317)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (16 13)  (250 317)  (250 317)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (17 13)  (251 317)  (251 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (256 317)  (256 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (257 317)  (257 317)  routing T_5_19.sp4_h_l_15 <X> T_5_19.lc_trk_g3_2
 (24 13)  (258 317)  (258 317)  routing T_5_19.sp4_h_l_15 <X> T_5_19.lc_trk_g3_2
 (25 13)  (259 317)  (259 317)  routing T_5_19.sp4_h_l_15 <X> T_5_19.lc_trk_g3_2
 (26 13)  (260 317)  (260 317)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 317)  (261 317)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 317)  (262 317)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 317)  (264 317)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 317)  (265 317)  routing T_5_19.lc_trk_g2_3 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 317)  (266 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (268 317)  (268 317)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.input_2_6
 (35 13)  (269 317)  (269 317)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.input_2_6
 (38 13)  (272 317)  (272 317)  LC_6 Logic Functioning bit
 (51 13)  (285 317)  (285 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (248 318)  (248 318)  routing T_5_19.wire_logic_cluster/lc_4/out <X> T_5_19.lc_trk_g3_4
 (26 14)  (260 318)  (260 318)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 318)  (261 318)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 318)  (264 318)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 318)  (265 318)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 318)  (270 318)  LC_7 Logic Functioning bit
 (38 14)  (272 318)  (272 318)  LC_7 Logic Functioning bit
 (45 14)  (279 318)  (279 318)  LC_7 Logic Functioning bit
 (46 14)  (280 318)  (280 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (286 318)  (286 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (256 319)  (256 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 319)  (259 319)  routing T_5_19.sp4_r_v_b_46 <X> T_5_19.lc_trk_g3_6
 (27 15)  (261 319)  (261 319)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 319)  (264 319)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 319)  (265 319)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 319)  (270 319)  LC_7 Logic Functioning bit
 (37 15)  (271 319)  (271 319)  LC_7 Logic Functioning bit
 (38 15)  (272 319)  (272 319)  LC_7 Logic Functioning bit
 (39 15)  (273 319)  (273 319)  LC_7 Logic Functioning bit
 (41 15)  (275 319)  (275 319)  LC_7 Logic Functioning bit
 (43 15)  (277 319)  (277 319)  LC_7 Logic Functioning bit


LogicTile_6_19

 (21 0)  (309 304)  (309 304)  routing T_6_19.bnr_op_3 <X> T_6_19.lc_trk_g0_3
 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (313 304)  (313 304)  routing T_6_19.wire_logic_cluster/lc_2/out <X> T_6_19.lc_trk_g0_2
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 304)  (318 304)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 304)  (322 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 304)  (323 304)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.input_2_0
 (36 0)  (324 304)  (324 304)  LC_0 Logic Functioning bit
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (39 0)  (327 304)  (327 304)  LC_0 Logic Functioning bit
 (41 0)  (329 304)  (329 304)  LC_0 Logic Functioning bit
 (42 0)  (330 304)  (330 304)  LC_0 Logic Functioning bit
 (43 0)  (331 304)  (331 304)  LC_0 Logic Functioning bit
 (8 1)  (296 305)  (296 305)  routing T_6_19.sp4_h_l_36 <X> T_6_19.sp4_v_b_1
 (9 1)  (297 305)  (297 305)  routing T_6_19.sp4_h_l_36 <X> T_6_19.sp4_v_b_1
 (21 1)  (309 305)  (309 305)  routing T_6_19.bnr_op_3 <X> T_6_19.lc_trk_g0_3
 (22 1)  (310 305)  (310 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (314 305)  (314 305)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 305)  (319 305)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (321 305)  (321 305)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.input_2_0
 (35 1)  (323 305)  (323 305)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.input_2_0
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (37 1)  (325 305)  (325 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (39 1)  (327 305)  (327 305)  LC_0 Logic Functioning bit
 (40 1)  (328 305)  (328 305)  LC_0 Logic Functioning bit
 (41 1)  (329 305)  (329 305)  LC_0 Logic Functioning bit
 (42 1)  (330 305)  (330 305)  LC_0 Logic Functioning bit
 (43 1)  (331 305)  (331 305)  LC_0 Logic Functioning bit
 (5 2)  (293 306)  (293 306)  routing T_6_19.sp4_v_t_43 <X> T_6_19.sp4_h_l_37
 (21 2)  (309 306)  (309 306)  routing T_6_19.bnr_op_7 <X> T_6_19.lc_trk_g0_7
 (22 2)  (310 306)  (310 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (314 306)  (314 306)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (316 306)  (316 306)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 306)  (319 306)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 306)  (321 306)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 306)  (322 306)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 306)  (324 306)  LC_1 Logic Functioning bit
 (37 2)  (325 306)  (325 306)  LC_1 Logic Functioning bit
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (40 2)  (328 306)  (328 306)  LC_1 Logic Functioning bit
 (41 2)  (329 306)  (329 306)  LC_1 Logic Functioning bit
 (42 2)  (330 306)  (330 306)  LC_1 Logic Functioning bit
 (43 2)  (331 306)  (331 306)  LC_1 Logic Functioning bit
 (50 2)  (338 306)  (338 306)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (292 307)  (292 307)  routing T_6_19.sp4_v_t_43 <X> T_6_19.sp4_h_l_37
 (6 3)  (294 307)  (294 307)  routing T_6_19.sp4_v_t_43 <X> T_6_19.sp4_h_l_37
 (21 3)  (309 307)  (309 307)  routing T_6_19.bnr_op_7 <X> T_6_19.lc_trk_g0_7
 (28 3)  (316 307)  (316 307)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 307)  (318 307)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 307)  (324 307)  LC_1 Logic Functioning bit
 (37 3)  (325 307)  (325 307)  LC_1 Logic Functioning bit
 (38 3)  (326 307)  (326 307)  LC_1 Logic Functioning bit
 (39 3)  (327 307)  (327 307)  LC_1 Logic Functioning bit
 (40 3)  (328 307)  (328 307)  LC_1 Logic Functioning bit
 (41 3)  (329 307)  (329 307)  LC_1 Logic Functioning bit
 (42 3)  (330 307)  (330 307)  LC_1 Logic Functioning bit
 (43 3)  (331 307)  (331 307)  LC_1 Logic Functioning bit
 (51 3)  (339 307)  (339 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (305 308)  (305 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (306 308)  (306 308)  routing T_6_19.bnr_op_1 <X> T_6_19.lc_trk_g1_1
 (21 4)  (309 308)  (309 308)  routing T_6_19.sp12_h_r_3 <X> T_6_19.lc_trk_g1_3
 (22 4)  (310 308)  (310 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (312 308)  (312 308)  routing T_6_19.sp12_h_r_3 <X> T_6_19.lc_trk_g1_3
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 308)  (321 308)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (37 4)  (325 308)  (325 308)  LC_2 Logic Functioning bit
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (42 4)  (330 308)  (330 308)  LC_2 Logic Functioning bit
 (43 4)  (331 308)  (331 308)  LC_2 Logic Functioning bit
 (50 4)  (338 308)  (338 308)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (306 309)  (306 309)  routing T_6_19.bnr_op_1 <X> T_6_19.lc_trk_g1_1
 (21 5)  (309 309)  (309 309)  routing T_6_19.sp12_h_r_3 <X> T_6_19.lc_trk_g1_3
 (22 5)  (310 309)  (310 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (313 309)  (313 309)  routing T_6_19.sp4_r_v_b_26 <X> T_6_19.lc_trk_g1_2
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (37 5)  (325 309)  (325 309)  LC_2 Logic Functioning bit
 (38 5)  (326 309)  (326 309)  LC_2 Logic Functioning bit
 (39 5)  (327 309)  (327 309)  LC_2 Logic Functioning bit
 (42 5)  (330 309)  (330 309)  LC_2 Logic Functioning bit
 (43 5)  (331 309)  (331 309)  LC_2 Logic Functioning bit
 (8 6)  (296 310)  (296 310)  routing T_6_19.sp4_h_r_4 <X> T_6_19.sp4_h_l_41
 (14 6)  (302 310)  (302 310)  routing T_6_19.sp4_h_l_9 <X> T_6_19.lc_trk_g1_4
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 310)  (306 310)  routing T_6_19.wire_logic_cluster/lc_5/out <X> T_6_19.lc_trk_g1_5
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g1_1 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 310)  (322 310)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (37 6)  (325 310)  (325 310)  LC_3 Logic Functioning bit
 (38 6)  (326 310)  (326 310)  LC_3 Logic Functioning bit
 (39 6)  (327 310)  (327 310)  LC_3 Logic Functioning bit
 (41 6)  (329 310)  (329 310)  LC_3 Logic Functioning bit
 (43 6)  (331 310)  (331 310)  LC_3 Logic Functioning bit
 (8 7)  (296 311)  (296 311)  routing T_6_19.sp4_h_r_4 <X> T_6_19.sp4_v_t_41
 (9 7)  (297 311)  (297 311)  routing T_6_19.sp4_h_r_4 <X> T_6_19.sp4_v_t_41
 (14 7)  (302 311)  (302 311)  routing T_6_19.sp4_h_l_9 <X> T_6_19.lc_trk_g1_4
 (15 7)  (303 311)  (303 311)  routing T_6_19.sp4_h_l_9 <X> T_6_19.lc_trk_g1_4
 (16 7)  (304 311)  (304 311)  routing T_6_19.sp4_h_l_9 <X> T_6_19.lc_trk_g1_4
 (17 7)  (305 311)  (305 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (36 7)  (324 311)  (324 311)  LC_3 Logic Functioning bit
 (37 7)  (325 311)  (325 311)  LC_3 Logic Functioning bit
 (38 7)  (326 311)  (326 311)  LC_3 Logic Functioning bit
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (41 7)  (329 311)  (329 311)  LC_3 Logic Functioning bit
 (43 7)  (331 311)  (331 311)  LC_3 Logic Functioning bit
 (15 8)  (303 312)  (303 312)  routing T_6_19.tnr_op_1 <X> T_6_19.lc_trk_g2_1
 (17 8)  (305 312)  (305 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (313 312)  (313 312)  routing T_6_19.bnl_op_2 <X> T_6_19.lc_trk_g2_2
 (27 8)  (315 312)  (315 312)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 312)  (319 312)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 312)  (322 312)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (37 8)  (325 312)  (325 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (39 8)  (327 312)  (327 312)  LC_4 Logic Functioning bit
 (40 8)  (328 312)  (328 312)  LC_4 Logic Functioning bit
 (42 8)  (330 312)  (330 312)  LC_4 Logic Functioning bit
 (43 8)  (331 312)  (331 312)  LC_4 Logic Functioning bit
 (50 8)  (338 312)  (338 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (310 313)  (310 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (313 313)  (313 313)  routing T_6_19.bnl_op_2 <X> T_6_19.lc_trk_g2_2
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 313)  (318 313)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 313)  (324 313)  LC_4 Logic Functioning bit
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (38 9)  (326 313)  (326 313)  LC_4 Logic Functioning bit
 (39 9)  (327 313)  (327 313)  LC_4 Logic Functioning bit
 (40 9)  (328 313)  (328 313)  LC_4 Logic Functioning bit
 (41 9)  (329 313)  (329 313)  LC_4 Logic Functioning bit
 (42 9)  (330 313)  (330 313)  LC_4 Logic Functioning bit
 (43 9)  (331 313)  (331 313)  LC_4 Logic Functioning bit
 (46 9)  (334 313)  (334 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (339 313)  (339 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (303 314)  (303 314)  routing T_6_19.tnr_op_5 <X> T_6_19.lc_trk_g2_5
 (17 10)  (305 314)  (305 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (315 314)  (315 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 314)  (316 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 314)  (318 314)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (37 10)  (325 314)  (325 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (39 10)  (327 314)  (327 314)  LC_5 Logic Functioning bit
 (40 10)  (328 314)  (328 314)  LC_5 Logic Functioning bit
 (41 10)  (329 314)  (329 314)  LC_5 Logic Functioning bit
 (42 10)  (330 314)  (330 314)  LC_5 Logic Functioning bit
 (43 10)  (331 314)  (331 314)  LC_5 Logic Functioning bit
 (22 11)  (310 315)  (310 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (312 315)  (312 315)  routing T_6_19.tnr_op_6 <X> T_6_19.lc_trk_g2_6
 (27 11)  (315 315)  (315 315)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 315)  (316 315)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 315)  (318 315)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 315)  (319 315)  routing T_6_19.lc_trk_g0_2 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 315)  (320 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (323 315)  (323 315)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.input_2_5
 (36 11)  (324 315)  (324 315)  LC_5 Logic Functioning bit
 (37 11)  (325 315)  (325 315)  LC_5 Logic Functioning bit
 (38 11)  (326 315)  (326 315)  LC_5 Logic Functioning bit
 (39 11)  (327 315)  (327 315)  LC_5 Logic Functioning bit
 (40 11)  (328 315)  (328 315)  LC_5 Logic Functioning bit
 (42 11)  (330 315)  (330 315)  LC_5 Logic Functioning bit
 (43 11)  (331 315)  (331 315)  LC_5 Logic Functioning bit
 (17 12)  (305 316)  (305 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (306 316)  (306 316)  routing T_6_19.bnl_op_1 <X> T_6_19.lc_trk_g3_1
 (14 13)  (302 317)  (302 317)  routing T_6_19.sp12_v_b_16 <X> T_6_19.lc_trk_g3_0
 (16 13)  (304 317)  (304 317)  routing T_6_19.sp12_v_b_16 <X> T_6_19.lc_trk_g3_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (306 317)  (306 317)  routing T_6_19.bnl_op_1 <X> T_6_19.lc_trk_g3_1
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (312 317)  (312 317)  routing T_6_19.tnr_op_2 <X> T_6_19.lc_trk_g3_2
 (5 14)  (293 318)  (293 318)  routing T_6_19.sp4_v_t_38 <X> T_6_19.sp4_h_l_44
 (12 14)  (300 318)  (300 318)  routing T_6_19.sp4_v_t_40 <X> T_6_19.sp4_h_l_46
 (15 14)  (303 318)  (303 318)  routing T_6_19.sp4_v_t_32 <X> T_6_19.lc_trk_g3_5
 (16 14)  (304 318)  (304 318)  routing T_6_19.sp4_v_t_32 <X> T_6_19.lc_trk_g3_5
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (309 318)  (309 318)  routing T_6_19.rgt_op_7 <X> T_6_19.lc_trk_g3_7
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 318)  (312 318)  routing T_6_19.rgt_op_7 <X> T_6_19.lc_trk_g3_7
 (4 15)  (292 319)  (292 319)  routing T_6_19.sp4_v_t_38 <X> T_6_19.sp4_h_l_44
 (6 15)  (294 319)  (294 319)  routing T_6_19.sp4_v_t_38 <X> T_6_19.sp4_h_l_44
 (11 15)  (299 319)  (299 319)  routing T_6_19.sp4_v_t_40 <X> T_6_19.sp4_h_l_46
 (13 15)  (301 319)  (301 319)  routing T_6_19.sp4_v_t_40 <X> T_6_19.sp4_h_l_46


LogicTile_7_19

 (28 0)  (370 304)  (370 304)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 304)  (373 304)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 304)  (375 304)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (43 0)  (385 304)  (385 304)  LC_0 Logic Functioning bit
 (12 1)  (354 305)  (354 305)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_v_b_2
 (14 1)  (356 305)  (356 305)  routing T_7_19.top_op_0 <X> T_7_19.lc_trk_g0_0
 (15 1)  (357 305)  (357 305)  routing T_7_19.top_op_0 <X> T_7_19.lc_trk_g0_0
 (17 1)  (359 305)  (359 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 305)  (365 305)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g0_2
 (24 1)  (366 305)  (366 305)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g0_2
 (25 1)  (367 305)  (367 305)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g0_2
 (27 1)  (369 305)  (369 305)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 305)  (370 305)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 305)  (372 305)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 305)  (376 305)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.input_2_0
 (37 1)  (379 305)  (379 305)  LC_0 Logic Functioning bit
 (39 1)  (381 305)  (381 305)  LC_0 Logic Functioning bit
 (40 1)  (382 305)  (382 305)  LC_0 Logic Functioning bit
 (42 1)  (384 305)  (384 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (51 1)  (393 305)  (393 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (350 306)  (350 306)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_h_l_36
 (10 2)  (352 306)  (352 306)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_h_l_36
 (12 2)  (354 306)  (354 306)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_39
 (15 2)  (357 306)  (357 306)  routing T_7_19.sp12_h_r_5 <X> T_7_19.lc_trk_g0_5
 (17 2)  (359 306)  (359 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 306)  (360 306)  routing T_7_19.sp12_h_r_5 <X> T_7_19.lc_trk_g0_5
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (10 3)  (352 307)  (352 307)  routing T_7_19.sp4_h_l_45 <X> T_7_19.sp4_v_t_36
 (11 3)  (353 307)  (353 307)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_39
 (13 3)  (355 307)  (355 307)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_39
 (18 3)  (360 307)  (360 307)  routing T_7_19.sp12_h_r_5 <X> T_7_19.lc_trk_g0_5
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (367 307)  (367 307)  routing T_7_19.sp4_r_v_b_30 <X> T_7_19.lc_trk_g0_6
 (26 3)  (368 307)  (368 307)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 307)  (369 307)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 307)  (372 307)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (12 4)  (354 308)  (354 308)  routing T_7_19.sp4_v_b_5 <X> T_7_19.sp4_h_r_5
 (14 4)  (356 308)  (356 308)  routing T_7_19.sp4_v_b_8 <X> T_7_19.lc_trk_g1_0
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 308)  (360 308)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g1_1
 (21 4)  (363 308)  (363 308)  routing T_7_19.wire_logic_cluster/lc_3/out <X> T_7_19.lc_trk_g1_3
 (22 4)  (364 308)  (364 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (11 5)  (353 309)  (353 309)  routing T_7_19.sp4_v_b_5 <X> T_7_19.sp4_h_r_5
 (14 5)  (356 309)  (356 309)  routing T_7_19.sp4_v_b_8 <X> T_7_19.lc_trk_g1_0
 (16 5)  (358 309)  (358 309)  routing T_7_19.sp4_v_b_8 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 309)  (365 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (24 5)  (366 309)  (366 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (25 5)  (367 309)  (367 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (5 6)  (347 310)  (347 310)  routing T_7_19.sp4_v_b_3 <X> T_7_19.sp4_h_l_38
 (8 6)  (350 310)  (350 310)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_l_41
 (9 6)  (351 310)  (351 310)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_l_41
 (10 6)  (352 310)  (352 310)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_l_41
 (14 6)  (356 310)  (356 310)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g1_4
 (25 6)  (367 310)  (367 310)  routing T_7_19.sp4_h_l_11 <X> T_7_19.lc_trk_g1_6
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (37 6)  (379 310)  (379 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (39 6)  (381 310)  (381 310)  LC_3 Logic Functioning bit
 (41 6)  (383 310)  (383 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (45 6)  (387 310)  (387 310)  LC_3 Logic Functioning bit
 (3 7)  (345 311)  (345 311)  routing T_7_19.sp12_h_l_23 <X> T_7_19.sp12_v_t_23
 (12 7)  (354 311)  (354 311)  routing T_7_19.sp4_h_l_40 <X> T_7_19.sp4_v_t_40
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (364 311)  (364 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (365 311)  (365 311)  routing T_7_19.sp4_h_l_11 <X> T_7_19.lc_trk_g1_6
 (24 7)  (366 311)  (366 311)  routing T_7_19.sp4_h_l_11 <X> T_7_19.lc_trk_g1_6
 (25 7)  (367 311)  (367 311)  routing T_7_19.sp4_h_l_11 <X> T_7_19.lc_trk_g1_6
 (28 7)  (370 311)  (370 311)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 311)  (373 311)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 311)  (379 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (53 7)  (395 311)  (395 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (360 312)  (360 312)  routing T_7_19.bnl_op_1 <X> T_7_19.lc_trk_g2_1
 (27 8)  (369 312)  (369 312)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (41 8)  (383 312)  (383 312)  LC_4 Logic Functioning bit
 (43 8)  (385 312)  (385 312)  LC_4 Logic Functioning bit
 (45 8)  (387 312)  (387 312)  LC_4 Logic Functioning bit
 (10 9)  (352 313)  (352 313)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_v_b_7
 (18 9)  (360 313)  (360 313)  routing T_7_19.bnl_op_1 <X> T_7_19.lc_trk_g2_1
 (26 9)  (368 313)  (368 313)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 313)  (369 313)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 313)  (372 313)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (39 9)  (381 313)  (381 313)  LC_4 Logic Functioning bit
 (47 9)  (389 313)  (389 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (52 9)  (394 313)  (394 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (350 314)  (350 314)  routing T_7_19.sp4_v_t_42 <X> T_7_19.sp4_h_l_42
 (9 10)  (351 314)  (351 314)  routing T_7_19.sp4_v_t_42 <X> T_7_19.sp4_h_l_42
 (13 10)  (355 314)  (355 314)  routing T_7_19.sp4_v_b_8 <X> T_7_19.sp4_v_t_45
 (22 10)  (364 314)  (364 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 314)  (365 314)  routing T_7_19.sp4_v_b_47 <X> T_7_19.lc_trk_g2_7
 (24 10)  (366 314)  (366 314)  routing T_7_19.sp4_v_b_47 <X> T_7_19.lc_trk_g2_7
 (26 10)  (368 314)  (368 314)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 314)  (372 314)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 314)  (373 314)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 314)  (375 314)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 314)  (376 314)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (45 10)  (387 314)  (387 314)  LC_5 Logic Functioning bit
 (52 10)  (394 314)  (394 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (364 315)  (364 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (365 315)  (365 315)  routing T_7_19.sp12_v_t_21 <X> T_7_19.lc_trk_g2_6
 (25 11)  (367 315)  (367 315)  routing T_7_19.sp12_v_t_21 <X> T_7_19.lc_trk_g2_6
 (26 11)  (368 315)  (368 315)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 315)  (369 315)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 315)  (372 315)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (378 315)  (378 315)  LC_5 Logic Functioning bit
 (37 11)  (379 315)  (379 315)  LC_5 Logic Functioning bit
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (41 11)  (383 315)  (383 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (363 316)  (363 316)  routing T_7_19.sp12_v_t_0 <X> T_7_19.lc_trk_g3_3
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (366 316)  (366 316)  routing T_7_19.sp12_v_t_0 <X> T_7_19.lc_trk_g3_3
 (27 12)  (369 316)  (369 316)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 316)  (373 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 316)  (375 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 316)  (376 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (37 12)  (379 316)  (379 316)  LC_6 Logic Functioning bit
 (38 12)  (380 316)  (380 316)  LC_6 Logic Functioning bit
 (39 12)  (381 316)  (381 316)  LC_6 Logic Functioning bit
 (41 12)  (383 316)  (383 316)  LC_6 Logic Functioning bit
 (43 12)  (385 316)  (385 316)  LC_6 Logic Functioning bit
 (45 12)  (387 316)  (387 316)  LC_6 Logic Functioning bit
 (47 12)  (389 316)  (389 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (390 316)  (390 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (393 316)  (393 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (360 317)  (360 317)  routing T_7_19.sp4_r_v_b_41 <X> T_7_19.lc_trk_g3_1
 (21 13)  (363 317)  (363 317)  routing T_7_19.sp12_v_t_0 <X> T_7_19.lc_trk_g3_3
 (26 13)  (368 317)  (368 317)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 317)  (373 317)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 317)  (378 317)  LC_6 Logic Functioning bit
 (38 13)  (380 317)  (380 317)  LC_6 Logic Functioning bit
 (8 14)  (350 318)  (350 318)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_h_l_47
 (10 14)  (352 318)  (352 318)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_h_l_47
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 318)  (360 318)  routing T_7_19.wire_logic_cluster/lc_5/out <X> T_7_19.lc_trk_g3_5
 (25 14)  (367 318)  (367 318)  routing T_7_19.wire_logic_cluster/lc_6/out <X> T_7_19.lc_trk_g3_6
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 318)  (373 318)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 318)  (375 318)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 318)  (377 318)  routing T_7_19.lc_trk_g0_5 <X> T_7_19.input_2_7
 (36 14)  (378 318)  (378 318)  LC_7 Logic Functioning bit
 (14 15)  (356 319)  (356 319)  routing T_7_19.tnl_op_4 <X> T_7_19.lc_trk_g3_4
 (15 15)  (357 319)  (357 319)  routing T_7_19.tnl_op_4 <X> T_7_19.lc_trk_g3_4
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (364 319)  (364 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (369 319)  (369 319)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 319)  (373 319)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 319)  (374 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7


RAM_Tile_8_19

 (9 2)  (405 306)  (405 306)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_h_l_36
 (10 2)  (406 306)  (406 306)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_h_l_36
 (12 2)  (408 306)  (408 306)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (11 3)  (407 307)  (407 307)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (13 3)  (409 307)  (409 307)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (10 6)  (406 310)  (406 310)  routing T_8_19.sp4_v_b_11 <X> T_8_19.sp4_h_l_41


LogicTile_9_19

 (21 0)  (459 304)  (459 304)  routing T_9_19.wire_logic_cluster/lc_3/out <X> T_9_19.lc_trk_g0_3
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 306)  (452 306)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g0_4
 (0 3)  (438 307)  (438 307)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (14 3)  (452 307)  (452 307)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g0_4
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp4_v_t_1 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 6)  (464 310)  (464 310)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 310)  (468 310)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 310)  (469 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 310)  (471 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (43 6)  (481 310)  (481 310)  LC_3 Logic Functioning bit
 (45 6)  (483 310)  (483 310)  LC_3 Logic Functioning bit
 (52 6)  (490 310)  (490 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (465 311)  (465 311)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 311)  (466 311)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 311)  (473 311)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.input_2_3
 (37 7)  (475 311)  (475 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (40 7)  (478 311)  (478 311)  LC_3 Logic Functioning bit
 (42 7)  (480 311)  (480 311)  LC_3 Logic Functioning bit
 (11 9)  (449 313)  (449 313)  routing T_9_19.sp4_h_l_45 <X> T_9_19.sp4_h_r_8
 (5 14)  (443 318)  (443 318)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_44
 (15 14)  (453 318)  (453 318)  routing T_9_19.sp4_h_r_45 <X> T_9_19.lc_trk_g3_5
 (16 14)  (454 318)  (454 318)  routing T_9_19.sp4_h_r_45 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (456 318)  (456 318)  routing T_9_19.sp4_h_r_45 <X> T_9_19.lc_trk_g3_5
 (4 15)  (442 319)  (442 319)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_44
 (6 15)  (444 319)  (444 319)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_44
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (456 319)  (456 319)  routing T_9_19.sp4_h_r_45 <X> T_9_19.lc_trk_g3_5


LogicTile_10_19

 (13 1)  (505 305)  (505 305)  routing T_10_19.sp4_v_t_44 <X> T_10_19.sp4_h_r_2
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (47 2)  (539 306)  (539 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (544 306)  (544 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (492 307)  (492 307)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (26 3)  (518 307)  (518 307)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (47 3)  (539 307)  (539 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 6)  (500 310)  (500 310)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_h_l_41
 (10 6)  (502 310)  (502 310)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_h_l_41
 (15 6)  (507 310)  (507 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (16 6)  (508 310)  (508 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (18 7)  (510 311)  (510 311)  routing T_10_19.sp4_h_r_21 <X> T_10_19.lc_trk_g1_5
 (21 10)  (513 314)  (513 314)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (515 314)  (515 314)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g2_7
 (24 10)  (516 314)  (516 314)  routing T_10_19.sp4_h_r_39 <X> T_10_19.lc_trk_g2_7
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g3_1
 (12 14)  (504 318)  (504 318)  routing T_10_19.sp4_v_t_46 <X> T_10_19.sp4_h_l_46
 (11 15)  (503 319)  (503 319)  routing T_10_19.sp4_v_t_46 <X> T_10_19.sp4_h_l_46


LogicTile_11_19

 (12 0)  (558 304)  (558 304)  routing T_11_19.sp4_v_t_39 <X> T_11_19.sp4_h_r_2
 (12 2)  (558 306)  (558 306)  routing T_11_19.sp4_v_t_39 <X> T_11_19.sp4_h_l_39
 (11 3)  (557 307)  (557 307)  routing T_11_19.sp4_v_t_39 <X> T_11_19.sp4_h_l_39
 (19 10)  (565 314)  (565 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (11 14)  (557 318)  (557 318)  routing T_11_19.sp4_h_r_5 <X> T_11_19.sp4_v_t_46
 (13 14)  (559 318)  (559 318)  routing T_11_19.sp4_h_r_5 <X> T_11_19.sp4_v_t_46
 (12 15)  (558 319)  (558 319)  routing T_11_19.sp4_h_r_5 <X> T_11_19.sp4_v_t_46


LogicTile_12_19

 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (46 0)  (646 304)  (646 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (47 1)  (647 305)  (647 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (14 4)  (614 308)  (614 308)  routing T_12_19.sp4_h_l_5 <X> T_12_19.lc_trk_g1_0
 (14 5)  (614 309)  (614 309)  routing T_12_19.sp4_h_l_5 <X> T_12_19.lc_trk_g1_0
 (15 5)  (615 309)  (615 309)  routing T_12_19.sp4_h_l_5 <X> T_12_19.lc_trk_g1_0
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp4_h_l_5 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 6)  (621 310)  (621 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp4_h_l_15 <X> T_12_19.lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.sp4_h_l_15 <X> T_12_19.lc_trk_g3_2
 (25 13)  (625 317)  (625 317)  routing T_12_19.sp4_h_l_15 <X> T_12_19.lc_trk_g3_2


LogicTile_1_18

 (12 0)  (30 288)  (30 288)  routing T_1_18.sp4_v_t_39 <X> T_1_18.sp4_h_r_2
 (15 0)  (33 288)  (33 288)  routing T_1_18.sp4_h_r_9 <X> T_1_18.lc_trk_g0_1
 (16 0)  (34 288)  (34 288)  routing T_1_18.sp4_h_r_9 <X> T_1_18.lc_trk_g0_1
 (17 0)  (35 288)  (35 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (36 288)  (36 288)  routing T_1_18.sp4_h_r_9 <X> T_1_18.lc_trk_g0_1
 (22 1)  (40 289)  (40 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (18 290)  (18 290)  routing T_1_18.glb_netwk_3 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (2 2)  (20 290)  (20 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 290)  (32 290)  routing T_1_18.sp4_v_t_1 <X> T_1_18.lc_trk_g0_4
 (17 2)  (35 290)  (35 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (44 290)  (44 290)  routing T_1_18.lc_trk_g3_4 <X> T_1_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 290)  (47 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 290)  (50 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 290)  (51 290)  routing T_1_18.lc_trk_g2_2 <X> T_1_18.wire_logic_cluster/lc_1/in_3
 (43 2)  (61 290)  (61 290)  LC_1 Logic Functioning bit
 (45 2)  (63 290)  (63 290)  LC_1 Logic Functioning bit
 (0 3)  (18 291)  (18 291)  routing T_1_18.glb_netwk_3 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (14 3)  (32 291)  (32 291)  routing T_1_18.sp4_v_t_1 <X> T_1_18.lc_trk_g0_4
 (16 3)  (34 291)  (34 291)  routing T_1_18.sp4_v_t_1 <X> T_1_18.lc_trk_g0_4
 (17 3)  (35 291)  (35 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (36 291)  (36 291)  routing T_1_18.sp4_r_v_b_29 <X> T_1_18.lc_trk_g0_5
 (22 3)  (40 291)  (40 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (43 291)  (43 291)  routing T_1_18.sp4_r_v_b_30 <X> T_1_18.lc_trk_g0_6
 (27 3)  (45 291)  (45 291)  routing T_1_18.lc_trk_g3_4 <X> T_1_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 291)  (46 291)  routing T_1_18.lc_trk_g3_4 <X> T_1_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 291)  (47 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 291)  (48 291)  routing T_1_18.lc_trk_g0_2 <X> T_1_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 291)  (49 291)  routing T_1_18.lc_trk_g2_2 <X> T_1_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 291)  (50 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 291)  (51 291)  routing T_1_18.lc_trk_g2_1 <X> T_1_18.input_2_1
 (41 3)  (59 291)  (59 291)  LC_1 Logic Functioning bit
 (42 3)  (60 291)  (60 291)  LC_1 Logic Functioning bit
 (43 3)  (61 291)  (61 291)  LC_1 Logic Functioning bit
 (51 3)  (69 291)  (69 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (28 4)  (46 292)  (46 292)  routing T_1_18.lc_trk_g2_1 <X> T_1_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 292)  (47 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 292)  (49 292)  routing T_1_18.lc_trk_g2_7 <X> T_1_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 292)  (50 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 292)  (51 292)  routing T_1_18.lc_trk_g2_7 <X> T_1_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 292)  (55 292)  LC_2 Logic Functioning bit
 (39 4)  (57 292)  (57 292)  LC_2 Logic Functioning bit
 (41 4)  (59 292)  (59 292)  LC_2 Logic Functioning bit
 (43 4)  (61 292)  (61 292)  LC_2 Logic Functioning bit
 (16 5)  (34 293)  (34 293)  routing T_1_18.sp12_h_r_8 <X> T_1_18.lc_trk_g1_0
 (17 5)  (35 293)  (35 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (31 5)  (49 293)  (49 293)  routing T_1_18.lc_trk_g2_7 <X> T_1_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (55 293)  (55 293)  LC_2 Logic Functioning bit
 (39 5)  (57 293)  (57 293)  LC_2 Logic Functioning bit
 (41 5)  (59 293)  (59 293)  LC_2 Logic Functioning bit
 (43 5)  (61 293)  (61 293)  LC_2 Logic Functioning bit
 (51 5)  (69 293)  (69 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (32 294)  (32 294)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g1_4
 (17 6)  (35 294)  (35 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (36 294)  (36 294)  routing T_1_18.bnr_op_5 <X> T_1_18.lc_trk_g1_5
 (26 6)  (44 294)  (44 294)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 294)  (47 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 294)  (48 294)  routing T_1_18.lc_trk_g0_4 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 294)  (50 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 294)  (51 294)  routing T_1_18.lc_trk_g2_0 <X> T_1_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (56 294)  (56 294)  LC_3 Logic Functioning bit
 (39 6)  (57 294)  (57 294)  LC_3 Logic Functioning bit
 (42 6)  (60 294)  (60 294)  LC_3 Logic Functioning bit
 (43 6)  (61 294)  (61 294)  LC_3 Logic Functioning bit
 (50 6)  (68 294)  (68 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (33 295)  (33 295)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g1_4
 (16 7)  (34 295)  (34 295)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g1_4
 (17 7)  (35 295)  (35 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (36 295)  (36 295)  routing T_1_18.bnr_op_5 <X> T_1_18.lc_trk_g1_5
 (22 7)  (40 295)  (40 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 295)  (42 295)  routing T_1_18.bot_op_6 <X> T_1_18.lc_trk_g1_6
 (26 7)  (44 295)  (44 295)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 295)  (45 295)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 295)  (47 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 295)  (54 295)  LC_3 Logic Functioning bit
 (37 7)  (55 295)  (55 295)  LC_3 Logic Functioning bit
 (40 7)  (58 295)  (58 295)  LC_3 Logic Functioning bit
 (41 7)  (59 295)  (59 295)  LC_3 Logic Functioning bit
 (53 7)  (71 295)  (71 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (32 296)  (32 296)  routing T_1_18.sp4_h_l_21 <X> T_1_18.lc_trk_g2_0
 (17 8)  (35 296)  (35 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (36 296)  (36 296)  routing T_1_18.wire_logic_cluster/lc_1/out <X> T_1_18.lc_trk_g2_1
 (26 8)  (44 296)  (44 296)  routing T_1_18.lc_trk_g0_6 <X> T_1_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 296)  (45 296)  routing T_1_18.lc_trk_g1_0 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 296)  (47 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 296)  (49 296)  routing T_1_18.lc_trk_g1_4 <X> T_1_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 296)  (50 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 296)  (52 296)  routing T_1_18.lc_trk_g1_4 <X> T_1_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (56 296)  (56 296)  LC_4 Logic Functioning bit
 (39 8)  (57 296)  (57 296)  LC_4 Logic Functioning bit
 (42 8)  (60 296)  (60 296)  LC_4 Logic Functioning bit
 (43 8)  (61 296)  (61 296)  LC_4 Logic Functioning bit
 (50 8)  (68 296)  (68 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (33 297)  (33 297)  routing T_1_18.sp4_h_l_21 <X> T_1_18.lc_trk_g2_0
 (16 9)  (34 297)  (34 297)  routing T_1_18.sp4_h_l_21 <X> T_1_18.lc_trk_g2_0
 (17 9)  (35 297)  (35 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (40 297)  (40 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (41 297)  (41 297)  routing T_1_18.sp4_v_b_42 <X> T_1_18.lc_trk_g2_2
 (24 9)  (42 297)  (42 297)  routing T_1_18.sp4_v_b_42 <X> T_1_18.lc_trk_g2_2
 (26 9)  (44 297)  (44 297)  routing T_1_18.lc_trk_g0_6 <X> T_1_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 297)  (47 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (54 297)  (54 297)  LC_4 Logic Functioning bit
 (37 9)  (55 297)  (55 297)  LC_4 Logic Functioning bit
 (40 9)  (58 297)  (58 297)  LC_4 Logic Functioning bit
 (41 9)  (59 297)  (59 297)  LC_4 Logic Functioning bit
 (51 9)  (69 297)  (69 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (71 297)  (71 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (34 298)  (34 298)  routing T_1_18.sp4_v_b_37 <X> T_1_18.lc_trk_g2_5
 (17 10)  (35 298)  (35 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (36 298)  (36 298)  routing T_1_18.sp4_v_b_37 <X> T_1_18.lc_trk_g2_5
 (22 10)  (40 298)  (40 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (42 298)  (42 298)  routing T_1_18.tnr_op_7 <X> T_1_18.lc_trk_g2_7
 (29 10)  (47 298)  (47 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 298)  (48 298)  routing T_1_18.lc_trk_g0_6 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 298)  (49 298)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 298)  (50 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 298)  (52 298)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 298)  (53 298)  routing T_1_18.lc_trk_g3_6 <X> T_1_18.input_2_5
 (38 10)  (56 298)  (56 298)  LC_5 Logic Functioning bit
 (39 10)  (57 298)  (57 298)  LC_5 Logic Functioning bit
 (42 10)  (60 298)  (60 298)  LC_5 Logic Functioning bit
 (43 10)  (61 298)  (61 298)  LC_5 Logic Functioning bit
 (8 11)  (26 299)  (26 299)  routing T_1_18.sp4_h_r_7 <X> T_1_18.sp4_v_t_42
 (9 11)  (27 299)  (27 299)  routing T_1_18.sp4_h_r_7 <X> T_1_18.sp4_v_t_42
 (18 11)  (36 299)  (36 299)  routing T_1_18.sp4_v_b_37 <X> T_1_18.lc_trk_g2_5
 (29 11)  (47 299)  (47 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 299)  (48 299)  routing T_1_18.lc_trk_g0_6 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 299)  (50 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (51 299)  (51 299)  routing T_1_18.lc_trk_g3_6 <X> T_1_18.input_2_5
 (34 11)  (52 299)  (52 299)  routing T_1_18.lc_trk_g3_6 <X> T_1_18.input_2_5
 (35 11)  (53 299)  (53 299)  routing T_1_18.lc_trk_g3_6 <X> T_1_18.input_2_5
 (36 11)  (54 299)  (54 299)  LC_5 Logic Functioning bit
 (37 11)  (55 299)  (55 299)  LC_5 Logic Functioning bit
 (40 11)  (58 299)  (58 299)  LC_5 Logic Functioning bit
 (41 11)  (59 299)  (59 299)  LC_5 Logic Functioning bit
 (51 11)  (69 299)  (69 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (21 300)  (21 300)  routing T_1_18.sp12_v_t_22 <X> T_1_18.sp12_h_r_1
 (26 12)  (44 300)  (44 300)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (47 300)  (47 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 300)  (48 300)  routing T_1_18.lc_trk_g0_5 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 300)  (49 300)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 300)  (50 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 300)  (51 300)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (56 300)  (56 300)  LC_6 Logic Functioning bit
 (39 12)  (57 300)  (57 300)  LC_6 Logic Functioning bit
 (42 12)  (60 300)  (60 300)  LC_6 Logic Functioning bit
 (43 12)  (61 300)  (61 300)  LC_6 Logic Functioning bit
 (47 12)  (65 300)  (65 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (68 300)  (68 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (40 301)  (40 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 301)  (42 301)  routing T_1_18.tnr_op_2 <X> T_1_18.lc_trk_g3_2
 (27 13)  (45 301)  (45 301)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 301)  (46 301)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 301)  (47 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (54 301)  (54 301)  LC_6 Logic Functioning bit
 (37 13)  (55 301)  (55 301)  LC_6 Logic Functioning bit
 (40 13)  (58 301)  (58 301)  LC_6 Logic Functioning bit
 (41 13)  (59 301)  (59 301)  LC_6 Logic Functioning bit
 (15 14)  (33 302)  (33 302)  routing T_1_18.tnr_op_5 <X> T_1_18.lc_trk_g3_5
 (17 14)  (35 302)  (35 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (43 302)  (43 302)  routing T_1_18.sp4_v_b_38 <X> T_1_18.lc_trk_g3_6
 (31 14)  (49 302)  (49 302)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 302)  (50 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 302)  (52 302)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 302)  (55 302)  LC_7 Logic Functioning bit
 (39 14)  (57 302)  (57 302)  LC_7 Logic Functioning bit
 (41 14)  (59 302)  (59 302)  LC_7 Logic Functioning bit
 (43 14)  (61 302)  (61 302)  LC_7 Logic Functioning bit
 (17 15)  (35 303)  (35 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (40 303)  (40 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (41 303)  (41 303)  routing T_1_18.sp4_v_b_38 <X> T_1_18.lc_trk_g3_6
 (25 15)  (43 303)  (43 303)  routing T_1_18.sp4_v_b_38 <X> T_1_18.lc_trk_g3_6
 (26 15)  (44 303)  (44 303)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 303)  (45 303)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 303)  (46 303)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 303)  (47 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (54 303)  (54 303)  LC_7 Logic Functioning bit
 (38 15)  (56 303)  (56 303)  LC_7 Logic Functioning bit
 (40 15)  (58 303)  (58 303)  LC_7 Logic Functioning bit
 (42 15)  (60 303)  (60 303)  LC_7 Logic Functioning bit
 (52 15)  (70 303)  (70 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_18

 (5 0)  (77 288)  (77 288)  routing T_2_18.sp4_v_t_37 <X> T_2_18.sp4_h_r_0
 (9 0)  (81 288)  (81 288)  routing T_2_18.sp4_v_t_36 <X> T_2_18.sp4_h_r_1
 (12 0)  (84 288)  (84 288)  routing T_2_18.sp4_v_t_39 <X> T_2_18.sp4_h_r_2
 (15 0)  (87 288)  (87 288)  routing T_2_18.top_op_1 <X> T_2_18.lc_trk_g0_1
 (17 0)  (89 288)  (89 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (98 288)  (98 288)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 288)  (99 288)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 288)  (100 288)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 288)  (101 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 288)  (104 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 288)  (105 288)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 288)  (108 288)  LC_0 Logic Functioning bit
 (37 0)  (109 288)  (109 288)  LC_0 Logic Functioning bit
 (38 0)  (110 288)  (110 288)  LC_0 Logic Functioning bit
 (39 0)  (111 288)  (111 288)  LC_0 Logic Functioning bit
 (18 1)  (90 289)  (90 289)  routing T_2_18.top_op_1 <X> T_2_18.lc_trk_g0_1
 (22 1)  (94 289)  (94 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (95 289)  (95 289)  routing T_2_18.sp4_h_r_2 <X> T_2_18.lc_trk_g0_2
 (24 1)  (96 289)  (96 289)  routing T_2_18.sp4_h_r_2 <X> T_2_18.lc_trk_g0_2
 (25 1)  (97 289)  (97 289)  routing T_2_18.sp4_h_r_2 <X> T_2_18.lc_trk_g0_2
 (29 1)  (101 289)  (101 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 289)  (102 289)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (40 1)  (112 289)  (112 289)  LC_0 Logic Functioning bit
 (41 1)  (113 289)  (113 289)  LC_0 Logic Functioning bit
 (42 1)  (114 289)  (114 289)  LC_0 Logic Functioning bit
 (43 1)  (115 289)  (115 289)  LC_0 Logic Functioning bit
 (53 1)  (125 289)  (125 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (27 2)  (99 290)  (99 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 290)  (100 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 290)  (101 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 290)  (104 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 290)  (105 290)  routing T_2_18.lc_trk_g2_0 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (110 290)  (110 290)  LC_1 Logic Functioning bit
 (39 2)  (111 290)  (111 290)  LC_1 Logic Functioning bit
 (42 2)  (114 290)  (114 290)  LC_1 Logic Functioning bit
 (43 2)  (115 290)  (115 290)  LC_1 Logic Functioning bit
 (14 3)  (86 291)  (86 291)  routing T_2_18.sp4_h_r_4 <X> T_2_18.lc_trk_g0_4
 (15 3)  (87 291)  (87 291)  routing T_2_18.sp4_h_r_4 <X> T_2_18.lc_trk_g0_4
 (16 3)  (88 291)  (88 291)  routing T_2_18.sp4_h_r_4 <X> T_2_18.lc_trk_g0_4
 (17 3)  (89 291)  (89 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (94 291)  (94 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (97 291)  (97 291)  routing T_2_18.sp4_r_v_b_30 <X> T_2_18.lc_trk_g0_6
 (26 3)  (98 291)  (98 291)  routing T_2_18.lc_trk_g1_2 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 291)  (99 291)  routing T_2_18.lc_trk_g1_2 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 291)  (101 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 291)  (104 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (105 291)  (105 291)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.input_2_1
 (34 3)  (106 291)  (106 291)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.input_2_1
 (36 3)  (108 291)  (108 291)  LC_1 Logic Functioning bit
 (37 3)  (109 291)  (109 291)  LC_1 Logic Functioning bit
 (40 3)  (112 291)  (112 291)  LC_1 Logic Functioning bit
 (41 3)  (113 291)  (113 291)  LC_1 Logic Functioning bit
 (14 4)  (86 292)  (86 292)  routing T_2_18.sp4_h_l_5 <X> T_2_18.lc_trk_g1_0
 (17 4)  (89 292)  (89 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (90 292)  (90 292)  routing T_2_18.bnr_op_1 <X> T_2_18.lc_trk_g1_1
 (21 4)  (93 292)  (93 292)  routing T_2_18.wire_logic_cluster/lc_3/out <X> T_2_18.lc_trk_g1_3
 (22 4)  (94 292)  (94 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (101 292)  (101 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 292)  (103 292)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 292)  (104 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 292)  (105 292)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 292)  (106 292)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 292)  (108 292)  LC_2 Logic Functioning bit
 (37 4)  (109 292)  (109 292)  LC_2 Logic Functioning bit
 (38 4)  (110 292)  (110 292)  LC_2 Logic Functioning bit
 (39 4)  (111 292)  (111 292)  LC_2 Logic Functioning bit
 (46 4)  (118 292)  (118 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (86 293)  (86 293)  routing T_2_18.sp4_h_l_5 <X> T_2_18.lc_trk_g1_0
 (15 5)  (87 293)  (87 293)  routing T_2_18.sp4_h_l_5 <X> T_2_18.lc_trk_g1_0
 (16 5)  (88 293)  (88 293)  routing T_2_18.sp4_h_l_5 <X> T_2_18.lc_trk_g1_0
 (17 5)  (89 293)  (89 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (90 293)  (90 293)  routing T_2_18.bnr_op_1 <X> T_2_18.lc_trk_g1_1
 (22 5)  (94 293)  (94 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 293)  (96 293)  routing T_2_18.bot_op_2 <X> T_2_18.lc_trk_g1_2
 (26 5)  (98 293)  (98 293)  routing T_2_18.lc_trk_g0_2 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 293)  (101 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (112 293)  (112 293)  LC_2 Logic Functioning bit
 (41 5)  (113 293)  (113 293)  LC_2 Logic Functioning bit
 (42 5)  (114 293)  (114 293)  LC_2 Logic Functioning bit
 (43 5)  (115 293)  (115 293)  LC_2 Logic Functioning bit
 (26 6)  (98 294)  (98 294)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 294)  (99 294)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 294)  (100 294)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 294)  (101 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 294)  (102 294)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 294)  (104 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 294)  (105 294)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 294)  (106 294)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 294)  (108 294)  LC_3 Logic Functioning bit
 (37 6)  (109 294)  (109 294)  LC_3 Logic Functioning bit
 (38 6)  (110 294)  (110 294)  LC_3 Logic Functioning bit
 (39 6)  (111 294)  (111 294)  LC_3 Logic Functioning bit
 (8 7)  (80 295)  (80 295)  routing T_2_18.sp4_h_r_4 <X> T_2_18.sp4_v_t_41
 (9 7)  (81 295)  (81 295)  routing T_2_18.sp4_h_r_4 <X> T_2_18.sp4_v_t_41
 (16 7)  (88 295)  (88 295)  routing T_2_18.sp12_h_r_12 <X> T_2_18.lc_trk_g1_4
 (17 7)  (89 295)  (89 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (98 295)  (98 295)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 295)  (100 295)  routing T_2_18.lc_trk_g2_7 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 295)  (101 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 295)  (103 295)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (112 295)  (112 295)  LC_3 Logic Functioning bit
 (41 7)  (113 295)  (113 295)  LC_3 Logic Functioning bit
 (42 7)  (114 295)  (114 295)  LC_3 Logic Functioning bit
 (43 7)  (115 295)  (115 295)  LC_3 Logic Functioning bit
 (5 8)  (77 296)  (77 296)  routing T_2_18.sp4_v_t_43 <X> T_2_18.sp4_h_r_6
 (15 8)  (87 296)  (87 296)  routing T_2_18.sp4_h_r_41 <X> T_2_18.lc_trk_g2_1
 (16 8)  (88 296)  (88 296)  routing T_2_18.sp4_h_r_41 <X> T_2_18.lc_trk_g2_1
 (17 8)  (89 296)  (89 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (90 296)  (90 296)  routing T_2_18.sp4_h_r_41 <X> T_2_18.lc_trk_g2_1
 (19 8)  (91 296)  (91 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (98 296)  (98 296)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 296)  (100 296)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 296)  (101 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 296)  (102 296)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 296)  (103 296)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 296)  (104 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 296)  (106 296)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (110 296)  (110 296)  LC_4 Logic Functioning bit
 (39 8)  (111 296)  (111 296)  LC_4 Logic Functioning bit
 (42 8)  (114 296)  (114 296)  LC_4 Logic Functioning bit
 (43 8)  (115 296)  (115 296)  LC_4 Logic Functioning bit
 (50 8)  (122 296)  (122 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (87 297)  (87 297)  routing T_2_18.tnr_op_0 <X> T_2_18.lc_trk_g2_0
 (17 9)  (89 297)  (89 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (90 297)  (90 297)  routing T_2_18.sp4_h_r_41 <X> T_2_18.lc_trk_g2_1
 (26 9)  (98 297)  (98 297)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 297)  (101 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 297)  (108 297)  LC_4 Logic Functioning bit
 (37 9)  (109 297)  (109 297)  LC_4 Logic Functioning bit
 (40 9)  (112 297)  (112 297)  LC_4 Logic Functioning bit
 (41 9)  (113 297)  (113 297)  LC_4 Logic Functioning bit
 (15 10)  (87 298)  (87 298)  routing T_2_18.sp4_h_l_16 <X> T_2_18.lc_trk_g2_5
 (16 10)  (88 298)  (88 298)  routing T_2_18.sp4_h_l_16 <X> T_2_18.lc_trk_g2_5
 (17 10)  (89 298)  (89 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (93 298)  (93 298)  routing T_2_18.sp4_h_l_34 <X> T_2_18.lc_trk_g2_7
 (22 10)  (94 298)  (94 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (95 298)  (95 298)  routing T_2_18.sp4_h_l_34 <X> T_2_18.lc_trk_g2_7
 (24 10)  (96 298)  (96 298)  routing T_2_18.sp4_h_l_34 <X> T_2_18.lc_trk_g2_7
 (27 10)  (99 298)  (99 298)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 298)  (101 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 298)  (104 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 298)  (106 298)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 298)  (108 298)  LC_5 Logic Functioning bit
 (37 10)  (109 298)  (109 298)  LC_5 Logic Functioning bit
 (38 10)  (110 298)  (110 298)  LC_5 Logic Functioning bit
 (39 10)  (111 298)  (111 298)  LC_5 Logic Functioning bit
 (42 10)  (114 298)  (114 298)  LC_5 Logic Functioning bit
 (43 10)  (115 298)  (115 298)  LC_5 Logic Functioning bit
 (50 10)  (122 298)  (122 298)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (124 298)  (124 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (80 299)  (80 299)  routing T_2_18.sp4_h_r_7 <X> T_2_18.sp4_v_t_42
 (9 11)  (81 299)  (81 299)  routing T_2_18.sp4_h_r_7 <X> T_2_18.sp4_v_t_42
 (18 11)  (90 299)  (90 299)  routing T_2_18.sp4_h_l_16 <X> T_2_18.lc_trk_g2_5
 (21 11)  (93 299)  (93 299)  routing T_2_18.sp4_h_l_34 <X> T_2_18.lc_trk_g2_7
 (27 11)  (99 299)  (99 299)  routing T_2_18.lc_trk_g1_0 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 299)  (101 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 299)  (102 299)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 299)  (108 299)  LC_5 Logic Functioning bit
 (37 11)  (109 299)  (109 299)  LC_5 Logic Functioning bit
 (40 11)  (112 299)  (112 299)  LC_5 Logic Functioning bit
 (41 11)  (113 299)  (113 299)  LC_5 Logic Functioning bit
 (42 11)  (114 299)  (114 299)  LC_5 Logic Functioning bit
 (43 11)  (115 299)  (115 299)  LC_5 Logic Functioning bit
 (14 12)  (86 300)  (86 300)  routing T_2_18.bnl_op_0 <X> T_2_18.lc_trk_g3_0
 (17 12)  (89 300)  (89 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (90 300)  (90 300)  routing T_2_18.bnl_op_1 <X> T_2_18.lc_trk_g3_1
 (21 12)  (93 300)  (93 300)  routing T_2_18.rgt_op_3 <X> T_2_18.lc_trk_g3_3
 (22 12)  (94 300)  (94 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (96 300)  (96 300)  routing T_2_18.rgt_op_3 <X> T_2_18.lc_trk_g3_3
 (25 12)  (97 300)  (97 300)  routing T_2_18.sp4_v_t_23 <X> T_2_18.lc_trk_g3_2
 (14 13)  (86 301)  (86 301)  routing T_2_18.bnl_op_0 <X> T_2_18.lc_trk_g3_0
 (17 13)  (89 301)  (89 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (90 301)  (90 301)  routing T_2_18.bnl_op_1 <X> T_2_18.lc_trk_g3_1
 (22 13)  (94 301)  (94 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 301)  (95 301)  routing T_2_18.sp4_v_t_23 <X> T_2_18.lc_trk_g3_2
 (25 13)  (97 301)  (97 301)  routing T_2_18.sp4_v_t_23 <X> T_2_18.lc_trk_g3_2
 (14 14)  (86 302)  (86 302)  routing T_2_18.sp4_h_r_44 <X> T_2_18.lc_trk_g3_4
 (15 14)  (87 302)  (87 302)  routing T_2_18.sp4_v_t_32 <X> T_2_18.lc_trk_g3_5
 (16 14)  (88 302)  (88 302)  routing T_2_18.sp4_v_t_32 <X> T_2_18.lc_trk_g3_5
 (17 14)  (89 302)  (89 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (14 15)  (86 303)  (86 303)  routing T_2_18.sp4_h_r_44 <X> T_2_18.lc_trk_g3_4
 (15 15)  (87 303)  (87 303)  routing T_2_18.sp4_h_r_44 <X> T_2_18.lc_trk_g3_4
 (16 15)  (88 303)  (88 303)  routing T_2_18.sp4_h_r_44 <X> T_2_18.lc_trk_g3_4
 (17 15)  (89 303)  (89 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_3_18

 (8 0)  (134 288)  (134 288)  routing T_3_18.sp4_v_b_1 <X> T_3_18.sp4_h_r_1
 (9 0)  (135 288)  (135 288)  routing T_3_18.sp4_v_b_1 <X> T_3_18.sp4_h_r_1
 (22 0)  (148 288)  (148 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (150 288)  (150 288)  routing T_3_18.top_op_3 <X> T_3_18.lc_trk_g0_3
 (25 0)  (151 288)  (151 288)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g0_2
 (26 0)  (152 288)  (152 288)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 288)  (156 288)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 288)  (160 288)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 288)  (162 288)  LC_0 Logic Functioning bit
 (37 0)  (163 288)  (163 288)  LC_0 Logic Functioning bit
 (38 0)  (164 288)  (164 288)  LC_0 Logic Functioning bit
 (39 0)  (165 288)  (165 288)  LC_0 Logic Functioning bit
 (41 0)  (167 288)  (167 288)  LC_0 Logic Functioning bit
 (43 0)  (169 288)  (169 288)  LC_0 Logic Functioning bit
 (45 0)  (171 288)  (171 288)  LC_0 Logic Functioning bit
 (46 0)  (172 288)  (172 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (130 289)  (130 289)  routing T_3_18.sp4_v_t_42 <X> T_3_18.sp4_h_r_0
 (21 1)  (147 289)  (147 289)  routing T_3_18.top_op_3 <X> T_3_18.lc_trk_g0_3
 (22 1)  (148 289)  (148 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (152 289)  (152 289)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 289)  (153 289)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 289)  (155 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 289)  (156 289)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (37 1)  (163 289)  (163 289)  LC_0 Logic Functioning bit
 (39 1)  (165 289)  (165 289)  LC_0 Logic Functioning bit
 (0 2)  (126 290)  (126 290)  routing T_3_18.glb_netwk_3 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (128 290)  (128 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 290)  (140 290)  routing T_3_18.wire_logic_cluster/lc_4/out <X> T_3_18.lc_trk_g0_4
 (22 2)  (148 290)  (148 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (149 290)  (149 290)  routing T_3_18.sp4_v_b_23 <X> T_3_18.lc_trk_g0_7
 (24 2)  (150 290)  (150 290)  routing T_3_18.sp4_v_b_23 <X> T_3_18.lc_trk_g0_7
 (27 2)  (153 290)  (153 290)  routing T_3_18.lc_trk_g1_1 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 290)  (155 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 290)  (157 290)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 290)  (158 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 290)  (159 290)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (164 290)  (164 290)  LC_1 Logic Functioning bit
 (39 2)  (165 290)  (165 290)  LC_1 Logic Functioning bit
 (42 2)  (168 290)  (168 290)  LC_1 Logic Functioning bit
 (43 2)  (169 290)  (169 290)  LC_1 Logic Functioning bit
 (0 3)  (126 291)  (126 291)  routing T_3_18.glb_netwk_3 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (17 3)  (143 291)  (143 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (148 291)  (148 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (150 291)  (150 291)  routing T_3_18.top_op_6 <X> T_3_18.lc_trk_g0_6
 (25 3)  (151 291)  (151 291)  routing T_3_18.top_op_6 <X> T_3_18.lc_trk_g0_6
 (26 3)  (152 291)  (152 291)  routing T_3_18.lc_trk_g1_2 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 291)  (153 291)  routing T_3_18.lc_trk_g1_2 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 291)  (155 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 291)  (158 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (161 291)  (161 291)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.input_2_1
 (36 3)  (162 291)  (162 291)  LC_1 Logic Functioning bit
 (37 3)  (163 291)  (163 291)  LC_1 Logic Functioning bit
 (40 3)  (166 291)  (166 291)  LC_1 Logic Functioning bit
 (41 3)  (167 291)  (167 291)  LC_1 Logic Functioning bit
 (46 3)  (172 291)  (172 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (10 4)  (136 292)  (136 292)  routing T_3_18.sp4_v_t_46 <X> T_3_18.sp4_h_r_4
 (14 4)  (140 292)  (140 292)  routing T_3_18.wire_logic_cluster/lc_0/out <X> T_3_18.lc_trk_g1_0
 (15 4)  (141 292)  (141 292)  routing T_3_18.lft_op_1 <X> T_3_18.lc_trk_g1_1
 (17 4)  (143 292)  (143 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (144 292)  (144 292)  routing T_3_18.lft_op_1 <X> T_3_18.lc_trk_g1_1
 (22 4)  (148 292)  (148 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 292)  (150 292)  routing T_3_18.top_op_3 <X> T_3_18.lc_trk_g1_3
 (28 4)  (154 292)  (154 292)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 292)  (155 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 292)  (157 292)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 292)  (158 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 292)  (159 292)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 292)  (160 292)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (43 4)  (169 292)  (169 292)  LC_2 Logic Functioning bit
 (45 4)  (171 292)  (171 292)  LC_2 Logic Functioning bit
 (17 5)  (143 293)  (143 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (147 293)  (147 293)  routing T_3_18.top_op_3 <X> T_3_18.lc_trk_g1_3
 (22 5)  (148 293)  (148 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (150 293)  (150 293)  routing T_3_18.top_op_2 <X> T_3_18.lc_trk_g1_2
 (25 5)  (151 293)  (151 293)  routing T_3_18.top_op_2 <X> T_3_18.lc_trk_g1_2
 (26 5)  (152 293)  (152 293)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 293)  (153 293)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 293)  (154 293)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 293)  (155 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 293)  (156 293)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 293)  (157 293)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 293)  (158 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (161 293)  (161 293)  routing T_3_18.lc_trk_g0_2 <X> T_3_18.input_2_2
 (40 5)  (166 293)  (166 293)  LC_2 Logic Functioning bit
 (42 5)  (168 293)  (168 293)  LC_2 Logic Functioning bit
 (43 5)  (169 293)  (169 293)  LC_2 Logic Functioning bit
 (48 5)  (174 293)  (174 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (134 294)  (134 294)  routing T_3_18.sp4_v_t_41 <X> T_3_18.sp4_h_l_41
 (9 6)  (135 294)  (135 294)  routing T_3_18.sp4_v_t_41 <X> T_3_18.sp4_h_l_41
 (17 6)  (143 294)  (143 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 294)  (144 294)  routing T_3_18.wire_logic_cluster/lc_5/out <X> T_3_18.lc_trk_g1_5
 (22 6)  (148 294)  (148 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (155 294)  (155 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 294)  (156 294)  routing T_3_18.lc_trk_g0_6 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 294)  (158 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 294)  (159 294)  routing T_3_18.lc_trk_g2_0 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 294)  (162 294)  LC_3 Logic Functioning bit
 (37 6)  (163 294)  (163 294)  LC_3 Logic Functioning bit
 (38 6)  (164 294)  (164 294)  LC_3 Logic Functioning bit
 (39 6)  (165 294)  (165 294)  LC_3 Logic Functioning bit
 (28 7)  (154 295)  (154 295)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 295)  (155 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 295)  (156 295)  routing T_3_18.lc_trk_g0_6 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (166 295)  (166 295)  LC_3 Logic Functioning bit
 (41 7)  (167 295)  (167 295)  LC_3 Logic Functioning bit
 (42 7)  (168 295)  (168 295)  LC_3 Logic Functioning bit
 (43 7)  (169 295)  (169 295)  LC_3 Logic Functioning bit
 (15 8)  (141 296)  (141 296)  routing T_3_18.tnl_op_1 <X> T_3_18.lc_trk_g2_1
 (17 8)  (143 296)  (143 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (147 296)  (147 296)  routing T_3_18.sp4_v_t_14 <X> T_3_18.lc_trk_g2_3
 (22 8)  (148 296)  (148 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (149 296)  (149 296)  routing T_3_18.sp4_v_t_14 <X> T_3_18.lc_trk_g2_3
 (26 8)  (152 296)  (152 296)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (154 296)  (154 296)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 296)  (155 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 296)  (157 296)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 296)  (158 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 296)  (159 296)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 296)  (160 296)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 296)  (161 296)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.input_2_4
 (43 8)  (169 296)  (169 296)  LC_4 Logic Functioning bit
 (45 8)  (171 296)  (171 296)  LC_4 Logic Functioning bit
 (14 9)  (140 297)  (140 297)  routing T_3_18.tnl_op_0 <X> T_3_18.lc_trk_g2_0
 (15 9)  (141 297)  (141 297)  routing T_3_18.tnl_op_0 <X> T_3_18.lc_trk_g2_0
 (17 9)  (143 297)  (143 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (144 297)  (144 297)  routing T_3_18.tnl_op_1 <X> T_3_18.lc_trk_g2_1
 (26 9)  (152 297)  (152 297)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 297)  (154 297)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 297)  (155 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 297)  (156 297)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 297)  (157 297)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 297)  (158 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (166 297)  (166 297)  LC_4 Logic Functioning bit
 (42 9)  (168 297)  (168 297)  LC_4 Logic Functioning bit
 (43 9)  (169 297)  (169 297)  LC_4 Logic Functioning bit
 (46 9)  (172 297)  (172 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (138 298)  (138 298)  routing T_3_18.sp4_v_t_39 <X> T_3_18.sp4_h_l_45
 (17 10)  (143 298)  (143 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 298)  (144 298)  routing T_3_18.wire_logic_cluster/lc_5/out <X> T_3_18.lc_trk_g2_5
 (22 10)  (148 298)  (148 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (149 298)  (149 298)  routing T_3_18.sp4_h_r_31 <X> T_3_18.lc_trk_g2_7
 (24 10)  (150 298)  (150 298)  routing T_3_18.sp4_h_r_31 <X> T_3_18.lc_trk_g2_7
 (27 10)  (153 298)  (153 298)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 298)  (155 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 298)  (156 298)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 298)  (157 298)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 298)  (158 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 298)  (159 298)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 298)  (160 298)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 298)  (161 298)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_5
 (38 10)  (164 298)  (164 298)  LC_5 Logic Functioning bit
 (39 10)  (165 298)  (165 298)  LC_5 Logic Functioning bit
 (41 10)  (167 298)  (167 298)  LC_5 Logic Functioning bit
 (45 10)  (171 298)  (171 298)  LC_5 Logic Functioning bit
 (11 11)  (137 299)  (137 299)  routing T_3_18.sp4_v_t_39 <X> T_3_18.sp4_h_l_45
 (13 11)  (139 299)  (139 299)  routing T_3_18.sp4_v_t_39 <X> T_3_18.sp4_h_l_45
 (17 11)  (143 299)  (143 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (147 299)  (147 299)  routing T_3_18.sp4_h_r_31 <X> T_3_18.lc_trk_g2_7
 (22 11)  (148 299)  (148 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (151 299)  (151 299)  routing T_3_18.sp4_r_v_b_38 <X> T_3_18.lc_trk_g2_6
 (26 11)  (152 299)  (152 299)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 299)  (154 299)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 299)  (155 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 299)  (158 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (159 299)  (159 299)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_5
 (34 11)  (160 299)  (160 299)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_5
 (35 11)  (161 299)  (161 299)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.input_2_5
 (38 11)  (164 299)  (164 299)  LC_5 Logic Functioning bit
 (22 12)  (148 300)  (148 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (157 300)  (157 300)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 300)  (158 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 300)  (159 300)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (163 300)  (163 300)  LC_6 Logic Functioning bit
 (39 12)  (165 300)  (165 300)  LC_6 Logic Functioning bit
 (41 12)  (167 300)  (167 300)  LC_6 Logic Functioning bit
 (43 12)  (169 300)  (169 300)  LC_6 Logic Functioning bit
 (13 13)  (139 301)  (139 301)  routing T_3_18.sp4_v_t_43 <X> T_3_18.sp4_h_r_11
 (28 13)  (154 301)  (154 301)  routing T_3_18.lc_trk_g2_0 <X> T_3_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 301)  (155 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 301)  (162 301)  LC_6 Logic Functioning bit
 (38 13)  (164 301)  (164 301)  LC_6 Logic Functioning bit
 (40 13)  (166 301)  (166 301)  LC_6 Logic Functioning bit
 (42 13)  (168 301)  (168 301)  LC_6 Logic Functioning bit
 (52 13)  (178 301)  (178 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (131 302)  (131 302)  routing T_3_18.sp4_v_t_38 <X> T_3_18.sp4_h_l_44
 (8 14)  (134 302)  (134 302)  routing T_3_18.sp4_h_r_2 <X> T_3_18.sp4_h_l_47
 (10 14)  (136 302)  (136 302)  routing T_3_18.sp4_h_r_2 <X> T_3_18.sp4_h_l_47
 (17 14)  (143 302)  (143 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (152 302)  (152 302)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 302)  (153 302)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 302)  (155 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 302)  (157 302)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 302)  (158 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (164 302)  (164 302)  LC_7 Logic Functioning bit
 (39 14)  (165 302)  (165 302)  LC_7 Logic Functioning bit
 (42 14)  (168 302)  (168 302)  LC_7 Logic Functioning bit
 (43 14)  (169 302)  (169 302)  LC_7 Logic Functioning bit
 (50 14)  (176 302)  (176 302)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (177 302)  (177 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (130 303)  (130 303)  routing T_3_18.sp4_v_t_38 <X> T_3_18.sp4_h_l_44
 (6 15)  (132 303)  (132 303)  routing T_3_18.sp4_v_t_38 <X> T_3_18.sp4_h_l_44
 (18 15)  (144 303)  (144 303)  routing T_3_18.sp4_r_v_b_45 <X> T_3_18.lc_trk_g3_5
 (22 15)  (148 303)  (148 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (151 303)  (151 303)  routing T_3_18.sp4_r_v_b_46 <X> T_3_18.lc_trk_g3_6
 (26 15)  (152 303)  (152 303)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 303)  (154 303)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 303)  (155 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 303)  (156 303)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (162 303)  (162 303)  LC_7 Logic Functioning bit
 (37 15)  (163 303)  (163 303)  LC_7 Logic Functioning bit
 (40 15)  (166 303)  (166 303)  LC_7 Logic Functioning bit
 (41 15)  (167 303)  (167 303)  LC_7 Logic Functioning bit
 (53 15)  (179 303)  (179 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_18

 (15 0)  (195 288)  (195 288)  routing T_4_18.sp4_h_l_4 <X> T_4_18.lc_trk_g0_1
 (16 0)  (196 288)  (196 288)  routing T_4_18.sp4_h_l_4 <X> T_4_18.lc_trk_g0_1
 (17 0)  (197 288)  (197 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (198 288)  (198 288)  routing T_4_18.sp4_h_l_4 <X> T_4_18.lc_trk_g0_1
 (26 0)  (206 288)  (206 288)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 288)  (209 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 288)  (210 288)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 288)  (212 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 288)  (214 288)  routing T_4_18.lc_trk_g1_0 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (218 288)  (218 288)  LC_0 Logic Functioning bit
 (39 0)  (219 288)  (219 288)  LC_0 Logic Functioning bit
 (42 0)  (222 288)  (222 288)  LC_0 Logic Functioning bit
 (43 0)  (223 288)  (223 288)  LC_0 Logic Functioning bit
 (13 1)  (193 289)  (193 289)  routing T_4_18.sp4_v_t_44 <X> T_4_18.sp4_h_r_2
 (18 1)  (198 289)  (198 289)  routing T_4_18.sp4_h_l_4 <X> T_4_18.lc_trk_g0_1
 (26 1)  (206 289)  (206 289)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 289)  (209 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 289)  (210 289)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 289)  (212 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (213 289)  (213 289)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.input_2_0
 (34 1)  (214 289)  (214 289)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.input_2_0
 (35 1)  (215 289)  (215 289)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.input_2_0
 (36 1)  (216 289)  (216 289)  LC_0 Logic Functioning bit
 (37 1)  (217 289)  (217 289)  LC_0 Logic Functioning bit
 (40 1)  (220 289)  (220 289)  LC_0 Logic Functioning bit
 (41 1)  (221 289)  (221 289)  LC_0 Logic Functioning bit
 (48 1)  (228 289)  (228 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (231 289)  (231 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (180 290)  (180 290)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 290)  (188 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (9 2)  (189 290)  (189 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (10 2)  (190 290)  (190 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (15 2)  (195 290)  (195 290)  routing T_4_18.sp4_h_r_21 <X> T_4_18.lc_trk_g0_5
 (16 2)  (196 290)  (196 290)  routing T_4_18.sp4_h_r_21 <X> T_4_18.lc_trk_g0_5
 (17 2)  (197 290)  (197 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (198 290)  (198 290)  routing T_4_18.sp4_h_r_21 <X> T_4_18.lc_trk_g0_5
 (22 2)  (202 290)  (202 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (204 290)  (204 290)  routing T_4_18.top_op_7 <X> T_4_18.lc_trk_g0_7
 (26 2)  (206 290)  (206 290)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 290)  (207 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 290)  (208 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 290)  (209 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 290)  (210 290)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 290)  (212 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 290)  (214 290)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 290)  (218 290)  LC_1 Logic Functioning bit
 (39 2)  (219 290)  (219 290)  LC_1 Logic Functioning bit
 (42 2)  (222 290)  (222 290)  LC_1 Logic Functioning bit
 (43 2)  (223 290)  (223 290)  LC_1 Logic Functioning bit
 (46 2)  (226 290)  (226 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (230 290)  (230 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 291)  (180 291)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (8 3)  (188 291)  (188 291)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_t_36
 (9 3)  (189 291)  (189 291)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_t_36
 (10 3)  (190 291)  (190 291)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_t_36
 (18 3)  (198 291)  (198 291)  routing T_4_18.sp4_h_r_21 <X> T_4_18.lc_trk_g0_5
 (21 3)  (201 291)  (201 291)  routing T_4_18.top_op_7 <X> T_4_18.lc_trk_g0_7
 (22 3)  (202 291)  (202 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (204 291)  (204 291)  routing T_4_18.bot_op_6 <X> T_4_18.lc_trk_g0_6
 (29 3)  (209 291)  (209 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 291)  (210 291)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 291)  (211 291)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 291)  (216 291)  LC_1 Logic Functioning bit
 (37 3)  (217 291)  (217 291)  LC_1 Logic Functioning bit
 (40 3)  (220 291)  (220 291)  LC_1 Logic Functioning bit
 (41 3)  (221 291)  (221 291)  LC_1 Logic Functioning bit
 (6 4)  (186 292)  (186 292)  routing T_4_18.sp4_v_t_37 <X> T_4_18.sp4_v_b_3
 (11 4)  (191 292)  (191 292)  routing T_4_18.sp4_v_t_39 <X> T_4_18.sp4_v_b_5
 (21 4)  (201 292)  (201 292)  routing T_4_18.lft_op_3 <X> T_4_18.lc_trk_g1_3
 (22 4)  (202 292)  (202 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (204 292)  (204 292)  routing T_4_18.lft_op_3 <X> T_4_18.lc_trk_g1_3
 (28 4)  (208 292)  (208 292)  routing T_4_18.lc_trk_g2_1 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 292)  (209 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 292)  (211 292)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 292)  (212 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 292)  (213 292)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (218 292)  (218 292)  LC_2 Logic Functioning bit
 (39 4)  (219 292)  (219 292)  LC_2 Logic Functioning bit
 (42 4)  (222 292)  (222 292)  LC_2 Logic Functioning bit
 (43 4)  (223 292)  (223 292)  LC_2 Logic Functioning bit
 (50 4)  (230 292)  (230 292)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (232 292)  (232 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (185 293)  (185 293)  routing T_4_18.sp4_v_t_37 <X> T_4_18.sp4_v_b_3
 (12 5)  (192 293)  (192 293)  routing T_4_18.sp4_v_t_39 <X> T_4_18.sp4_v_b_5
 (14 5)  (194 293)  (194 293)  routing T_4_18.top_op_0 <X> T_4_18.lc_trk_g1_0
 (15 5)  (195 293)  (195 293)  routing T_4_18.top_op_0 <X> T_4_18.lc_trk_g1_0
 (17 5)  (197 293)  (197 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (206 293)  (206 293)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 293)  (208 293)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 293)  (209 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (216 293)  (216 293)  LC_2 Logic Functioning bit
 (37 5)  (217 293)  (217 293)  LC_2 Logic Functioning bit
 (40 5)  (220 293)  (220 293)  LC_2 Logic Functioning bit
 (41 5)  (221 293)  (221 293)  LC_2 Logic Functioning bit
 (12 6)  (192 294)  (192 294)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_h_l_40
 (13 6)  (193 294)  (193 294)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_40
 (27 6)  (207 294)  (207 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 294)  (208 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 294)  (209 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 294)  (210 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 294)  (211 294)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 294)  (212 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 294)  (213 294)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 294)  (215 294)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_3
 (38 6)  (218 294)  (218 294)  LC_3 Logic Functioning bit
 (39 6)  (219 294)  (219 294)  LC_3 Logic Functioning bit
 (42 6)  (222 294)  (222 294)  LC_3 Logic Functioning bit
 (43 6)  (223 294)  (223 294)  LC_3 Logic Functioning bit
 (11 7)  (191 295)  (191 295)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_h_l_40
 (12 7)  (192 295)  (192 295)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_40
 (13 7)  (193 295)  (193 295)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_h_l_40
 (14 7)  (194 295)  (194 295)  routing T_4_18.sp4_r_v_b_28 <X> T_4_18.lc_trk_g1_4
 (17 7)  (197 295)  (197 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (29 7)  (209 295)  (209 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 295)  (211 295)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 295)  (212 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (213 295)  (213 295)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_3
 (35 7)  (215 295)  (215 295)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_3
 (36 7)  (216 295)  (216 295)  LC_3 Logic Functioning bit
 (37 7)  (217 295)  (217 295)  LC_3 Logic Functioning bit
 (40 7)  (220 295)  (220 295)  LC_3 Logic Functioning bit
 (41 7)  (221 295)  (221 295)  LC_3 Logic Functioning bit
 (14 8)  (194 296)  (194 296)  routing T_4_18.sp4_v_b_24 <X> T_4_18.lc_trk_g2_0
 (15 8)  (195 296)  (195 296)  routing T_4_18.sp4_h_r_25 <X> T_4_18.lc_trk_g2_1
 (16 8)  (196 296)  (196 296)  routing T_4_18.sp4_h_r_25 <X> T_4_18.lc_trk_g2_1
 (17 8)  (197 296)  (197 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (207 296)  (207 296)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 296)  (208 296)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 296)  (209 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 296)  (211 296)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 296)  (212 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (217 296)  (217 296)  LC_4 Logic Functioning bit
 (39 8)  (219 296)  (219 296)  LC_4 Logic Functioning bit
 (41 8)  (221 296)  (221 296)  LC_4 Logic Functioning bit
 (43 8)  (223 296)  (223 296)  LC_4 Logic Functioning bit
 (16 9)  (196 297)  (196 297)  routing T_4_18.sp4_v_b_24 <X> T_4_18.lc_trk_g2_0
 (17 9)  (197 297)  (197 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (198 297)  (198 297)  routing T_4_18.sp4_h_r_25 <X> T_4_18.lc_trk_g2_1
 (22 9)  (202 297)  (202 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (203 297)  (203 297)  routing T_4_18.sp4_h_l_15 <X> T_4_18.lc_trk_g2_2
 (24 9)  (204 297)  (204 297)  routing T_4_18.sp4_h_l_15 <X> T_4_18.lc_trk_g2_2
 (25 9)  (205 297)  (205 297)  routing T_4_18.sp4_h_l_15 <X> T_4_18.lc_trk_g2_2
 (30 9)  (210 297)  (210 297)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (217 297)  (217 297)  LC_4 Logic Functioning bit
 (39 9)  (219 297)  (219 297)  LC_4 Logic Functioning bit
 (41 9)  (221 297)  (221 297)  LC_4 Logic Functioning bit
 (43 9)  (223 297)  (223 297)  LC_4 Logic Functioning bit
 (47 9)  (227 297)  (227 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (195 298)  (195 298)  routing T_4_18.tnl_op_5 <X> T_4_18.lc_trk_g2_5
 (17 10)  (197 298)  (197 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (201 298)  (201 298)  routing T_4_18.sp4_h_r_39 <X> T_4_18.lc_trk_g2_7
 (22 10)  (202 298)  (202 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (203 298)  (203 298)  routing T_4_18.sp4_h_r_39 <X> T_4_18.lc_trk_g2_7
 (24 10)  (204 298)  (204 298)  routing T_4_18.sp4_h_r_39 <X> T_4_18.lc_trk_g2_7
 (25 10)  (205 298)  (205 298)  routing T_4_18.wire_logic_cluster/lc_6/out <X> T_4_18.lc_trk_g2_6
 (26 10)  (206 298)  (206 298)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 298)  (207 298)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 298)  (208 298)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 298)  (209 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 298)  (211 298)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 298)  (212 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 298)  (216 298)  LC_5 Logic Functioning bit
 (37 10)  (217 298)  (217 298)  LC_5 Logic Functioning bit
 (38 10)  (218 298)  (218 298)  LC_5 Logic Functioning bit
 (39 10)  (219 298)  (219 298)  LC_5 Logic Functioning bit
 (18 11)  (198 299)  (198 299)  routing T_4_18.tnl_op_5 <X> T_4_18.lc_trk_g2_5
 (22 11)  (202 299)  (202 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (206 299)  (206 299)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 299)  (209 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 299)  (210 299)  routing T_4_18.lc_trk_g3_3 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 299)  (211 299)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (220 299)  (220 299)  LC_5 Logic Functioning bit
 (41 11)  (221 299)  (221 299)  LC_5 Logic Functioning bit
 (42 11)  (222 299)  (222 299)  LC_5 Logic Functioning bit
 (43 11)  (223 299)  (223 299)  LC_5 Logic Functioning bit
 (51 11)  (231 299)  (231 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (201 300)  (201 300)  routing T_4_18.rgt_op_3 <X> T_4_18.lc_trk_g3_3
 (22 12)  (202 300)  (202 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 300)  (204 300)  routing T_4_18.rgt_op_3 <X> T_4_18.lc_trk_g3_3
 (25 12)  (205 300)  (205 300)  routing T_4_18.sp4_h_r_42 <X> T_4_18.lc_trk_g3_2
 (26 12)  (206 300)  (206 300)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 300)  (207 300)  routing T_4_18.lc_trk_g1_4 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 300)  (209 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 300)  (210 300)  routing T_4_18.lc_trk_g1_4 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 300)  (211 300)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 300)  (212 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 300)  (213 300)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 300)  (214 300)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (221 300)  (221 300)  LC_6 Logic Functioning bit
 (42 12)  (222 300)  (222 300)  LC_6 Logic Functioning bit
 (43 12)  (223 300)  (223 300)  LC_6 Logic Functioning bit
 (45 12)  (225 300)  (225 300)  LC_6 Logic Functioning bit
 (46 12)  (226 300)  (226 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (13 13)  (193 301)  (193 301)  routing T_4_18.sp4_v_t_43 <X> T_4_18.sp4_h_r_11
 (22 13)  (202 301)  (202 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (203 301)  (203 301)  routing T_4_18.sp4_h_r_42 <X> T_4_18.lc_trk_g3_2
 (24 13)  (204 301)  (204 301)  routing T_4_18.sp4_h_r_42 <X> T_4_18.lc_trk_g3_2
 (25 13)  (205 301)  (205 301)  routing T_4_18.sp4_h_r_42 <X> T_4_18.lc_trk_g3_2
 (26 13)  (206 301)  (206 301)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 301)  (208 301)  routing T_4_18.lc_trk_g2_6 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 301)  (209 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 301)  (211 301)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 301)  (212 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (213 301)  (213 301)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.input_2_6
 (42 13)  (222 301)  (222 301)  LC_6 Logic Functioning bit
 (16 14)  (196 302)  (196 302)  routing T_4_18.sp4_v_b_37 <X> T_4_18.lc_trk_g3_5
 (17 14)  (197 302)  (197 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (198 302)  (198 302)  routing T_4_18.sp4_v_b_37 <X> T_4_18.lc_trk_g3_5
 (21 14)  (201 302)  (201 302)  routing T_4_18.sp4_v_t_26 <X> T_4_18.lc_trk_g3_7
 (22 14)  (202 302)  (202 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (203 302)  (203 302)  routing T_4_18.sp4_v_t_26 <X> T_4_18.lc_trk_g3_7
 (18 15)  (198 303)  (198 303)  routing T_4_18.sp4_v_b_37 <X> T_4_18.lc_trk_g3_5
 (21 15)  (201 303)  (201 303)  routing T_4_18.sp4_v_t_26 <X> T_4_18.lc_trk_g3_7
 (22 15)  (202 303)  (202 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (203 303)  (203 303)  routing T_4_18.sp4_v_b_46 <X> T_4_18.lc_trk_g3_6
 (24 15)  (204 303)  (204 303)  routing T_4_18.sp4_v_b_46 <X> T_4_18.lc_trk_g3_6


LogicTile_5_18

 (21 0)  (255 288)  (255 288)  routing T_5_18.wire_logic_cluster/lc_3/out <X> T_5_18.lc_trk_g0_3
 (22 0)  (256 288)  (256 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (261 288)  (261 288)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 288)  (262 288)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 288)  (264 288)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (272 288)  (272 288)  LC_0 Logic Functioning bit
 (39 0)  (273 288)  (273 288)  LC_0 Logic Functioning bit
 (42 0)  (276 288)  (276 288)  LC_0 Logic Functioning bit
 (43 0)  (277 288)  (277 288)  LC_0 Logic Functioning bit
 (46 0)  (280 288)  (280 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (256 289)  (256 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 289)  (257 289)  routing T_5_18.sp4_v_b_18 <X> T_5_18.lc_trk_g0_2
 (24 1)  (258 289)  (258 289)  routing T_5_18.sp4_v_b_18 <X> T_5_18.lc_trk_g0_2
 (28 1)  (262 289)  (262 289)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 289)  (265 289)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 289)  (266 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (268 289)  (268 289)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.input_2_0
 (35 1)  (269 289)  (269 289)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.input_2_0
 (36 1)  (270 289)  (270 289)  LC_0 Logic Functioning bit
 (37 1)  (271 289)  (271 289)  LC_0 Logic Functioning bit
 (40 1)  (274 289)  (274 289)  LC_0 Logic Functioning bit
 (41 1)  (275 289)  (275 289)  LC_0 Logic Functioning bit
 (53 1)  (287 289)  (287 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (234 290)  (234 290)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (245 290)  (245 290)  routing T_5_18.sp4_h_l_44 <X> T_5_18.sp4_v_t_39
 (16 2)  (250 290)  (250 290)  routing T_5_18.sp12_h_l_18 <X> T_5_18.lc_trk_g0_5
 (17 2)  (251 290)  (251 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (21 2)  (255 290)  (255 290)  routing T_5_18.wire_logic_cluster/lc_7/out <X> T_5_18.lc_trk_g0_7
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (259 290)  (259 290)  routing T_5_18.lft_op_6 <X> T_5_18.lc_trk_g0_6
 (26 2)  (260 290)  (260 290)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 290)  (261 290)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 290)  (262 290)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (38 2)  (272 290)  (272 290)  LC_1 Logic Functioning bit
 (41 2)  (275 290)  (275 290)  LC_1 Logic Functioning bit
 (43 2)  (277 290)  (277 290)  LC_1 Logic Functioning bit
 (45 2)  (279 290)  (279 290)  LC_1 Logic Functioning bit
 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (18 3)  (252 291)  (252 291)  routing T_5_18.sp12_h_l_18 <X> T_5_18.lc_trk_g0_5
 (22 3)  (256 291)  (256 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 291)  (258 291)  routing T_5_18.lft_op_6 <X> T_5_18.lc_trk_g0_6
 (26 3)  (260 291)  (260 291)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 291)  (266 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (267 291)  (267 291)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.input_2_1
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (38 3)  (272 291)  (272 291)  LC_1 Logic Functioning bit
 (41 3)  (275 291)  (275 291)  LC_1 Logic Functioning bit
 (42 3)  (276 291)  (276 291)  LC_1 Logic Functioning bit
 (47 3)  (281 291)  (281 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (236 292)  (236 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (242 292)  (242 292)  routing T_5_18.sp4_v_b_4 <X> T_5_18.sp4_h_r_4
 (9 4)  (243 292)  (243 292)  routing T_5_18.sp4_v_b_4 <X> T_5_18.sp4_h_r_4
 (12 4)  (246 292)  (246 292)  routing T_5_18.sp4_v_b_11 <X> T_5_18.sp4_h_r_5
 (21 4)  (255 292)  (255 292)  routing T_5_18.lft_op_3 <X> T_5_18.lc_trk_g1_3
 (22 4)  (256 292)  (256 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (258 292)  (258 292)  routing T_5_18.lft_op_3 <X> T_5_18.lc_trk_g1_3
 (28 4)  (262 292)  (262 292)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 292)  (268 292)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (37 4)  (271 292)  (271 292)  LC_2 Logic Functioning bit
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (39 4)  (273 292)  (273 292)  LC_2 Logic Functioning bit
 (41 4)  (275 292)  (275 292)  LC_2 Logic Functioning bit
 (43 4)  (277 292)  (277 292)  LC_2 Logic Functioning bit
 (45 4)  (279 292)  (279 292)  LC_2 Logic Functioning bit
 (52 4)  (286 292)  (286 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (245 293)  (245 293)  routing T_5_18.sp4_v_b_11 <X> T_5_18.sp4_h_r_5
 (13 5)  (247 293)  (247 293)  routing T_5_18.sp4_v_b_11 <X> T_5_18.sp4_h_r_5
 (15 5)  (249 293)  (249 293)  routing T_5_18.sp4_v_t_5 <X> T_5_18.lc_trk_g1_0
 (16 5)  (250 293)  (250 293)  routing T_5_18.sp4_v_t_5 <X> T_5_18.lc_trk_g1_0
 (17 5)  (251 293)  (251 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (261 293)  (261 293)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 293)  (262 293)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 293)  (271 293)  LC_2 Logic Functioning bit
 (39 5)  (273 293)  (273 293)  LC_2 Logic Functioning bit
 (21 6)  (255 294)  (255 294)  routing T_5_18.wire_logic_cluster/lc_7/out <X> T_5_18.lc_trk_g1_7
 (22 6)  (256 294)  (256 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 294)  (259 294)  routing T_5_18.sp4_h_l_11 <X> T_5_18.lc_trk_g1_6
 (26 6)  (260 294)  (260 294)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 294)  (261 294)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 294)  (262 294)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 294)  (267 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (43 6)  (277 294)  (277 294)  LC_3 Logic Functioning bit
 (45 6)  (279 294)  (279 294)  LC_3 Logic Functioning bit
 (22 7)  (256 295)  (256 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (257 295)  (257 295)  routing T_5_18.sp4_h_l_11 <X> T_5_18.lc_trk_g1_6
 (24 7)  (258 295)  (258 295)  routing T_5_18.sp4_h_l_11 <X> T_5_18.lc_trk_g1_6
 (25 7)  (259 295)  (259 295)  routing T_5_18.sp4_h_l_11 <X> T_5_18.lc_trk_g1_6
 (26 7)  (260 295)  (260 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 295)  (261 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 295)  (262 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 295)  (265 295)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 295)  (266 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (269 295)  (269 295)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.input_2_3
 (41 7)  (275 295)  (275 295)  LC_3 Logic Functioning bit
 (42 7)  (276 295)  (276 295)  LC_3 Logic Functioning bit
 (43 7)  (277 295)  (277 295)  LC_3 Logic Functioning bit
 (51 7)  (285 295)  (285 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (250 296)  (250 296)  routing T_5_18.sp4_v_b_33 <X> T_5_18.lc_trk_g2_1
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (252 296)  (252 296)  routing T_5_18.sp4_v_b_33 <X> T_5_18.lc_trk_g2_1
 (22 8)  (256 296)  (256 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (257 296)  (257 296)  routing T_5_18.sp4_v_t_30 <X> T_5_18.lc_trk_g2_3
 (24 8)  (258 296)  (258 296)  routing T_5_18.sp4_v_t_30 <X> T_5_18.lc_trk_g2_3
 (25 8)  (259 296)  (259 296)  routing T_5_18.sp4_v_b_26 <X> T_5_18.lc_trk_g2_2
 (27 8)  (261 296)  (261 296)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 296)  (264 296)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 296)  (265 296)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 296)  (267 296)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 296)  (270 296)  LC_4 Logic Functioning bit
 (37 8)  (271 296)  (271 296)  LC_4 Logic Functioning bit
 (38 8)  (272 296)  (272 296)  LC_4 Logic Functioning bit
 (39 8)  (273 296)  (273 296)  LC_4 Logic Functioning bit
 (48 8)  (282 296)  (282 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (285 296)  (285 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (248 297)  (248 297)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g2_0
 (15 9)  (249 297)  (249 297)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g2_0
 (16 9)  (250 297)  (250 297)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g2_0
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (252 297)  (252 297)  routing T_5_18.sp4_v_b_33 <X> T_5_18.lc_trk_g2_1
 (22 9)  (256 297)  (256 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 297)  (257 297)  routing T_5_18.sp4_v_b_26 <X> T_5_18.lc_trk_g2_2
 (26 9)  (260 297)  (260 297)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 297)  (262 297)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 297)  (264 297)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (40 9)  (274 297)  (274 297)  LC_4 Logic Functioning bit
 (41 9)  (275 297)  (275 297)  LC_4 Logic Functioning bit
 (42 9)  (276 297)  (276 297)  LC_4 Logic Functioning bit
 (43 9)  (277 297)  (277 297)  LC_4 Logic Functioning bit
 (53 9)  (287 297)  (287 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (242 298)  (242 298)  routing T_5_18.sp4_v_t_42 <X> T_5_18.sp4_h_l_42
 (9 10)  (243 298)  (243 298)  routing T_5_18.sp4_v_t_42 <X> T_5_18.sp4_h_l_42
 (16 10)  (250 298)  (250 298)  routing T_5_18.sp4_v_t_16 <X> T_5_18.lc_trk_g2_5
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (252 298)  (252 298)  routing T_5_18.sp4_v_t_16 <X> T_5_18.lc_trk_g2_5
 (21 10)  (255 298)  (255 298)  routing T_5_18.sp4_h_r_39 <X> T_5_18.lc_trk_g2_7
 (22 10)  (256 298)  (256 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (257 298)  (257 298)  routing T_5_18.sp4_h_r_39 <X> T_5_18.lc_trk_g2_7
 (24 10)  (258 298)  (258 298)  routing T_5_18.sp4_h_r_39 <X> T_5_18.lc_trk_g2_7
 (27 10)  (261 298)  (261 298)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 298)  (262 298)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 298)  (263 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 298)  (265 298)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (272 298)  (272 298)  LC_5 Logic Functioning bit
 (39 10)  (273 298)  (273 298)  LC_5 Logic Functioning bit
 (42 10)  (276 298)  (276 298)  LC_5 Logic Functioning bit
 (43 10)  (277 298)  (277 298)  LC_5 Logic Functioning bit
 (51 10)  (285 298)  (285 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (286 298)  (286 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (260 299)  (260 299)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 299)  (262 299)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 299)  (264 299)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 299)  (265 299)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 299)  (266 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (267 299)  (267 299)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.input_2_5
 (34 11)  (268 299)  (268 299)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.input_2_5
 (36 11)  (270 299)  (270 299)  LC_5 Logic Functioning bit
 (37 11)  (271 299)  (271 299)  LC_5 Logic Functioning bit
 (40 11)  (274 299)  (274 299)  LC_5 Logic Functioning bit
 (41 11)  (275 299)  (275 299)  LC_5 Logic Functioning bit
 (14 12)  (248 300)  (248 300)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (17 12)  (251 300)  (251 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 300)  (252 300)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g3_1
 (21 12)  (255 300)  (255 300)  routing T_5_18.sp4_h_r_43 <X> T_5_18.lc_trk_g3_3
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (257 300)  (257 300)  routing T_5_18.sp4_h_r_43 <X> T_5_18.lc_trk_g3_3
 (24 12)  (258 300)  (258 300)  routing T_5_18.sp4_h_r_43 <X> T_5_18.lc_trk_g3_3
 (25 12)  (259 300)  (259 300)  routing T_5_18.wire_logic_cluster/lc_2/out <X> T_5_18.lc_trk_g3_2
 (28 12)  (262 300)  (262 300)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 300)  (264 300)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 300)  (268 300)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 300)  (269 300)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.input_2_6
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (39 12)  (273 300)  (273 300)  LC_6 Logic Functioning bit
 (42 12)  (276 300)  (276 300)  LC_6 Logic Functioning bit
 (43 12)  (277 300)  (277 300)  LC_6 Logic Functioning bit
 (14 13)  (248 301)  (248 301)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (16 13)  (250 301)  (250 301)  routing T_5_18.sp4_v_t_21 <X> T_5_18.lc_trk_g3_0
 (17 13)  (251 301)  (251 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (255 301)  (255 301)  routing T_5_18.sp4_h_r_43 <X> T_5_18.lc_trk_g3_3
 (22 13)  (256 301)  (256 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (260 301)  (260 301)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 301)  (264 301)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 301)  (266 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (267 301)  (267 301)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.input_2_6
 (34 13)  (268 301)  (268 301)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.input_2_6
 (36 13)  (270 301)  (270 301)  LC_6 Logic Functioning bit
 (37 13)  (271 301)  (271 301)  LC_6 Logic Functioning bit
 (40 13)  (274 301)  (274 301)  LC_6 Logic Functioning bit
 (41 13)  (275 301)  (275 301)  LC_6 Logic Functioning bit
 (46 13)  (280 301)  (280 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (6 14)  (240 302)  (240 302)  routing T_5_18.sp4_v_b_6 <X> T_5_18.sp4_v_t_44
 (14 14)  (248 302)  (248 302)  routing T_5_18.sp4_h_r_36 <X> T_5_18.lc_trk_g3_4
 (15 14)  (249 302)  (249 302)  routing T_5_18.sp4_h_l_24 <X> T_5_18.lc_trk_g3_5
 (16 14)  (250 302)  (250 302)  routing T_5_18.sp4_h_l_24 <X> T_5_18.lc_trk_g3_5
 (17 14)  (251 302)  (251 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (252 302)  (252 302)  routing T_5_18.sp4_h_l_24 <X> T_5_18.lc_trk_g3_5
 (21 14)  (255 302)  (255 302)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g3_7
 (22 14)  (256 302)  (256 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (257 302)  (257 302)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g3_7
 (26 14)  (260 302)  (260 302)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 302)  (261 302)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 302)  (264 302)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (36 14)  (270 302)  (270 302)  LC_7 Logic Functioning bit
 (38 14)  (272 302)  (272 302)  LC_7 Logic Functioning bit
 (41 14)  (275 302)  (275 302)  LC_7 Logic Functioning bit
 (43 14)  (277 302)  (277 302)  LC_7 Logic Functioning bit
 (45 14)  (279 302)  (279 302)  LC_7 Logic Functioning bit
 (51 14)  (285 302)  (285 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (287 302)  (287 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (239 303)  (239 303)  routing T_5_18.sp4_v_b_6 <X> T_5_18.sp4_v_t_44
 (15 15)  (249 303)  (249 303)  routing T_5_18.sp4_h_r_36 <X> T_5_18.lc_trk_g3_4
 (16 15)  (250 303)  (250 303)  routing T_5_18.sp4_h_r_36 <X> T_5_18.lc_trk_g3_4
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (255 303)  (255 303)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g3_7
 (22 15)  (256 303)  (256 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 303)  (259 303)  routing T_5_18.sp4_r_v_b_46 <X> T_5_18.lc_trk_g3_6
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 303)  (264 303)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (266 303)  (266 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (267 303)  (267 303)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.input_2_7
 (37 15)  (271 303)  (271 303)  LC_7 Logic Functioning bit
 (38 15)  (272 303)  (272 303)  LC_7 Logic Functioning bit
 (41 15)  (275 303)  (275 303)  LC_7 Logic Functioning bit
 (42 15)  (276 303)  (276 303)  LC_7 Logic Functioning bit


LogicTile_6_18

 (22 0)  (310 288)  (310 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (309 289)  (309 289)  routing T_6_18.sp4_r_v_b_32 <X> T_6_18.lc_trk_g0_3
 (22 1)  (310 289)  (310 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (311 289)  (311 289)  routing T_6_18.sp12_h_r_10 <X> T_6_18.lc_trk_g0_2
 (0 2)  (288 290)  (288 290)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (292 290)  (292 290)  routing T_6_18.sp4_v_b_0 <X> T_6_18.sp4_v_t_37
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 290)  (321 290)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 290)  (322 290)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 290)  (323 290)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.input_2_1
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (43 2)  (331 290)  (331 290)  LC_1 Logic Functioning bit
 (45 2)  (333 290)  (333 290)  LC_1 Logic Functioning bit
 (0 3)  (288 291)  (288 291)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (28 3)  (316 291)  (316 291)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 291)  (317 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 291)  (320 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (321 291)  (321 291)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.input_2_1
 (35 3)  (323 291)  (323 291)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.input_2_1
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (39 3)  (327 291)  (327 291)  LC_1 Logic Functioning bit
 (42 3)  (330 291)  (330 291)  LC_1 Logic Functioning bit
 (53 3)  (341 291)  (341 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (303 292)  (303 292)  routing T_6_18.sp4_h_l_4 <X> T_6_18.lc_trk_g1_1
 (16 4)  (304 292)  (304 292)  routing T_6_18.sp4_h_l_4 <X> T_6_18.lc_trk_g1_1
 (17 4)  (305 292)  (305 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (306 292)  (306 292)  routing T_6_18.sp4_h_l_4 <X> T_6_18.lc_trk_g1_1
 (21 4)  (309 292)  (309 292)  routing T_6_18.wire_logic_cluster/lc_3/out <X> T_6_18.lc_trk_g1_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (18 5)  (306 293)  (306 293)  routing T_6_18.sp4_h_l_4 <X> T_6_18.lc_trk_g1_1
 (14 6)  (302 294)  (302 294)  routing T_6_18.sp4_h_l_9 <X> T_6_18.lc_trk_g1_4
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 294)  (322 294)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 294)  (323 294)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.input_2_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (38 6)  (326 294)  (326 294)  LC_3 Logic Functioning bit
 (39 6)  (327 294)  (327 294)  LC_3 Logic Functioning bit
 (43 6)  (331 294)  (331 294)  LC_3 Logic Functioning bit
 (45 6)  (333 294)  (333 294)  LC_3 Logic Functioning bit
 (12 7)  (300 295)  (300 295)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_v_t_40
 (14 7)  (302 295)  (302 295)  routing T_6_18.sp4_h_l_9 <X> T_6_18.lc_trk_g1_4
 (15 7)  (303 295)  (303 295)  routing T_6_18.sp4_h_l_9 <X> T_6_18.lc_trk_g1_4
 (16 7)  (304 295)  (304 295)  routing T_6_18.sp4_h_l_9 <X> T_6_18.lc_trk_g1_4
 (17 7)  (305 295)  (305 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (310 295)  (310 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (313 295)  (313 295)  routing T_6_18.sp4_r_v_b_30 <X> T_6_18.lc_trk_g1_6
 (26 7)  (314 295)  (314 295)  routing T_6_18.lc_trk_g0_3 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 295)  (319 295)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 295)  (320 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (321 295)  (321 295)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.input_2_3
 (35 7)  (323 295)  (323 295)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.input_2_3
 (37 7)  (325 295)  (325 295)  LC_3 Logic Functioning bit
 (38 7)  (326 295)  (326 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (42 7)  (330 295)  (330 295)  LC_3 Logic Functioning bit
 (46 7)  (334 295)  (334 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (12 8)  (300 296)  (300 296)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_h_r_8
 (15 8)  (303 296)  (303 296)  routing T_6_18.tnr_op_1 <X> T_6_18.lc_trk_g2_1
 (17 8)  (305 296)  (305 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (19 8)  (307 296)  (307 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (13 9)  (301 297)  (301 297)  routing T_6_18.sp4_h_l_40 <X> T_6_18.sp4_h_r_8
 (15 9)  (303 297)  (303 297)  routing T_6_18.tnr_op_0 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (4 10)  (292 298)  (292 298)  routing T_6_18.sp4_h_r_6 <X> T_6_18.sp4_v_t_43
 (8 10)  (296 298)  (296 298)  routing T_6_18.sp4_h_r_11 <X> T_6_18.sp4_h_l_42
 (10 10)  (298 298)  (298 298)  routing T_6_18.sp4_h_r_11 <X> T_6_18.sp4_h_l_42
 (13 10)  (301 298)  (301 298)  routing T_6_18.sp4_v_b_8 <X> T_6_18.sp4_v_t_45
 (17 10)  (305 298)  (305 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (310 298)  (310 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (313 298)  (313 298)  routing T_6_18.sp4_h_r_46 <X> T_6_18.lc_trk_g2_6
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 298)  (315 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 298)  (316 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 298)  (318 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 298)  (323 298)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.input_2_5
 (38 10)  (326 298)  (326 298)  LC_5 Logic Functioning bit
 (41 10)  (329 298)  (329 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (45 10)  (333 298)  (333 298)  LC_5 Logic Functioning bit
 (53 10)  (341 298)  (341 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (293 299)  (293 299)  routing T_6_18.sp4_h_r_6 <X> T_6_18.sp4_v_t_43
 (8 11)  (296 299)  (296 299)  routing T_6_18.sp4_h_r_7 <X> T_6_18.sp4_v_t_42
 (9 11)  (297 299)  (297 299)  routing T_6_18.sp4_h_r_7 <X> T_6_18.sp4_v_t_42
 (18 11)  (306 299)  (306 299)  routing T_6_18.sp4_r_v_b_37 <X> T_6_18.lc_trk_g2_5
 (22 11)  (310 299)  (310 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 299)  (311 299)  routing T_6_18.sp4_h_r_46 <X> T_6_18.lc_trk_g2_6
 (24 11)  (312 299)  (312 299)  routing T_6_18.sp4_h_r_46 <X> T_6_18.lc_trk_g2_6
 (25 11)  (313 299)  (313 299)  routing T_6_18.sp4_h_r_46 <X> T_6_18.lc_trk_g2_6
 (27 11)  (315 299)  (315 299)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 299)  (319 299)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 299)  (321 299)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.input_2_5
 (38 11)  (326 299)  (326 299)  LC_5 Logic Functioning bit
 (40 11)  (328 299)  (328 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (17 12)  (305 300)  (305 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 300)  (306 300)  routing T_6_18.wire_logic_cluster/lc_1/out <X> T_6_18.lc_trk_g3_1
 (27 12)  (315 300)  (315 300)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 300)  (318 300)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 300)  (319 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 300)  (321 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 300)  (322 300)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (38 12)  (326 300)  (326 300)  LC_6 Logic Functioning bit
 (41 12)  (329 300)  (329 300)  LC_6 Logic Functioning bit
 (43 12)  (331 300)  (331 300)  LC_6 Logic Functioning bit
 (48 12)  (336 300)  (336 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (13 13)  (301 301)  (301 301)  routing T_6_18.sp4_v_t_43 <X> T_6_18.sp4_h_r_11
 (22 13)  (310 301)  (310 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (311 301)  (311 301)  routing T_6_18.sp4_h_l_15 <X> T_6_18.lc_trk_g3_2
 (24 13)  (312 301)  (312 301)  routing T_6_18.sp4_h_l_15 <X> T_6_18.lc_trk_g3_2
 (25 13)  (313 301)  (313 301)  routing T_6_18.sp4_h_l_15 <X> T_6_18.lc_trk_g3_2
 (26 13)  (314 301)  (314 301)  routing T_6_18.lc_trk_g0_2 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 301)  (318 301)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 301)  (319 301)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (38 13)  (326 301)  (326 301)  LC_6 Logic Functioning bit
 (40 13)  (328 301)  (328 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit
 (51 13)  (339 301)  (339 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (294 302)  (294 302)  routing T_6_18.sp4_h_l_41 <X> T_6_18.sp4_v_t_44
 (17 14)  (305 302)  (305 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 302)  (306 302)  routing T_6_18.wire_logic_cluster/lc_5/out <X> T_6_18.lc_trk_g3_5
 (27 14)  (315 302)  (315 302)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 302)  (317 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 302)  (321 302)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 302)  (324 302)  LC_7 Logic Functioning bit
 (37 14)  (325 302)  (325 302)  LC_7 Logic Functioning bit
 (38 14)  (326 302)  (326 302)  LC_7 Logic Functioning bit
 (40 14)  (328 302)  (328 302)  LC_7 Logic Functioning bit
 (41 14)  (329 302)  (329 302)  LC_7 Logic Functioning bit
 (42 14)  (330 302)  (330 302)  LC_7 Logic Functioning bit
 (50 14)  (338 302)  (338 302)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (311 303)  (311 303)  routing T_6_18.sp4_v_b_46 <X> T_6_18.lc_trk_g3_6
 (24 15)  (312 303)  (312 303)  routing T_6_18.sp4_v_b_46 <X> T_6_18.lc_trk_g3_6
 (26 15)  (314 303)  (314 303)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 303)  (315 303)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 303)  (316 303)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (324 303)  (324 303)  LC_7 Logic Functioning bit
 (38 15)  (326 303)  (326 303)  LC_7 Logic Functioning bit
 (39 15)  (327 303)  (327 303)  LC_7 Logic Functioning bit
 (40 15)  (328 303)  (328 303)  LC_7 Logic Functioning bit
 (42 15)  (330 303)  (330 303)  LC_7 Logic Functioning bit
 (43 15)  (331 303)  (331 303)  LC_7 Logic Functioning bit
 (53 15)  (341 303)  (341 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_18

 (15 0)  (357 288)  (357 288)  routing T_7_18.bot_op_1 <X> T_7_18.lc_trk_g0_1
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (363 288)  (363 288)  routing T_7_18.wire_logic_cluster/lc_3/out <X> T_7_18.lc_trk_g0_3
 (22 0)  (364 288)  (364 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (370 288)  (370 288)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 288)  (372 288)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 288)  (373 288)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 288)  (376 288)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 288)  (378 288)  LC_0 Logic Functioning bit
 (38 0)  (380 288)  (380 288)  LC_0 Logic Functioning bit
 (22 1)  (364 289)  (364 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 289)  (365 289)  routing T_7_18.sp4_v_b_18 <X> T_7_18.lc_trk_g0_2
 (24 1)  (366 289)  (366 289)  routing T_7_18.sp4_v_b_18 <X> T_7_18.lc_trk_g0_2
 (36 1)  (378 289)  (378 289)  LC_0 Logic Functioning bit
 (38 1)  (380 289)  (380 289)  LC_0 Logic Functioning bit
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (348 290)  (348 290)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_v_t_37
 (21 2)  (363 290)  (363 290)  routing T_7_18.sp4_v_b_7 <X> T_7_18.lc_trk_g0_7
 (22 2)  (364 290)  (364 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (365 290)  (365 290)  routing T_7_18.sp4_v_b_7 <X> T_7_18.lc_trk_g0_7
 (26 2)  (368 290)  (368 290)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 290)  (369 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 290)  (370 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 290)  (375 290)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 290)  (376 290)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (37 2)  (379 290)  (379 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (39 2)  (381 290)  (381 290)  LC_1 Logic Functioning bit
 (40 2)  (382 290)  (382 290)  LC_1 Logic Functioning bit
 (41 2)  (383 290)  (383 290)  LC_1 Logic Functioning bit
 (43 2)  (385 290)  (385 290)  LC_1 Logic Functioning bit
 (46 2)  (388 290)  (388 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (392 290)  (392 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (8 3)  (350 291)  (350 291)  routing T_7_18.sp4_h_l_36 <X> T_7_18.sp4_v_t_36
 (12 3)  (354 291)  (354 291)  routing T_7_18.sp4_h_l_39 <X> T_7_18.sp4_v_t_39
 (15 3)  (357 291)  (357 291)  routing T_7_18.bot_op_4 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (19 3)  (361 291)  (361 291)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (368 291)  (368 291)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 291)  (370 291)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 291)  (373 291)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 291)  (378 291)  LC_1 Logic Functioning bit
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (40 3)  (382 291)  (382 291)  LC_1 Logic Functioning bit
 (41 3)  (383 291)  (383 291)  LC_1 Logic Functioning bit
 (42 3)  (384 291)  (384 291)  LC_1 Logic Functioning bit
 (43 3)  (385 291)  (385 291)  LC_1 Logic Functioning bit
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.bot_op_3 <X> T_7_18.lc_trk_g1_3
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 292)  (377 292)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.input_2_2
 (36 4)  (378 292)  (378 292)  LC_2 Logic Functioning bit
 (37 4)  (379 292)  (379 292)  LC_2 Logic Functioning bit
 (38 4)  (380 292)  (380 292)  LC_2 Logic Functioning bit
 (39 4)  (381 292)  (381 292)  LC_2 Logic Functioning bit
 (41 4)  (383 292)  (383 292)  LC_2 Logic Functioning bit
 (42 4)  (384 292)  (384 292)  LC_2 Logic Functioning bit
 (43 4)  (385 292)  (385 292)  LC_2 Logic Functioning bit
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.bot_op_2 <X> T_7_18.lc_trk_g1_2
 (26 5)  (368 293)  (368 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 293)  (369 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 293)  (373 293)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 293)  (374 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (37 5)  (379 293)  (379 293)  LC_2 Logic Functioning bit
 (38 5)  (380 293)  (380 293)  LC_2 Logic Functioning bit
 (39 5)  (381 293)  (381 293)  LC_2 Logic Functioning bit
 (40 5)  (382 293)  (382 293)  LC_2 Logic Functioning bit
 (41 5)  (383 293)  (383 293)  LC_2 Logic Functioning bit
 (42 5)  (384 293)  (384 293)  LC_2 Logic Functioning bit
 (43 5)  (385 293)  (385 293)  LC_2 Logic Functioning bit
 (51 5)  (393 293)  (393 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (348 294)  (348 294)  routing T_7_18.sp4_h_l_47 <X> T_7_18.sp4_v_t_38
 (21 6)  (363 294)  (363 294)  routing T_7_18.wire_logic_cluster/lc_7/out <X> T_7_18.lc_trk_g1_7
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 294)  (378 294)  LC_3 Logic Functioning bit
 (38 6)  (380 294)  (380 294)  LC_3 Logic Functioning bit
 (45 6)  (387 294)  (387 294)  LC_3 Logic Functioning bit
 (15 7)  (357 295)  (357 295)  routing T_7_18.bot_op_4 <X> T_7_18.lc_trk_g1_4
 (17 7)  (359 295)  (359 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (368 295)  (368 295)  routing T_7_18.lc_trk_g0_3 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 295)  (372 295)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 295)  (373 295)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 295)  (378 295)  LC_3 Logic Functioning bit
 (37 7)  (379 295)  (379 295)  LC_3 Logic Functioning bit
 (38 7)  (380 295)  (380 295)  LC_3 Logic Functioning bit
 (39 7)  (381 295)  (381 295)  LC_3 Logic Functioning bit
 (40 7)  (382 295)  (382 295)  LC_3 Logic Functioning bit
 (42 7)  (384 295)  (384 295)  LC_3 Logic Functioning bit
 (51 7)  (393 295)  (393 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (369 296)  (369 296)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 296)  (370 296)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 296)  (373 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 296)  (375 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 296)  (376 296)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 296)  (378 296)  LC_4 Logic Functioning bit
 (37 8)  (379 296)  (379 296)  LC_4 Logic Functioning bit
 (38 8)  (380 296)  (380 296)  LC_4 Logic Functioning bit
 (39 8)  (381 296)  (381 296)  LC_4 Logic Functioning bit
 (41 8)  (383 296)  (383 296)  LC_4 Logic Functioning bit
 (43 8)  (385 296)  (385 296)  LC_4 Logic Functioning bit
 (45 8)  (387 296)  (387 296)  LC_4 Logic Functioning bit
 (51 8)  (393 296)  (393 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (368 297)  (368 297)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 297)  (372 297)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 297)  (378 297)  LC_4 Logic Functioning bit
 (38 9)  (380 297)  (380 297)  LC_4 Logic Functioning bit
 (3 10)  (345 298)  (345 298)  routing T_7_18.sp12_v_t_22 <X> T_7_18.sp12_h_l_22
 (17 10)  (359 298)  (359 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 298)  (360 298)  routing T_7_18.wire_logic_cluster/lc_5/out <X> T_7_18.lc_trk_g2_5
 (22 10)  (364 298)  (364 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (365 298)  (365 298)  routing T_7_18.sp12_v_b_23 <X> T_7_18.lc_trk_g2_7
 (26 10)  (368 298)  (368 298)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 298)  (373 298)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 298)  (375 298)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (38 10)  (380 298)  (380 298)  LC_5 Logic Functioning bit
 (45 10)  (387 298)  (387 298)  LC_5 Logic Functioning bit
 (51 10)  (393 298)  (393 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (363 299)  (363 299)  routing T_7_18.sp12_v_b_23 <X> T_7_18.lc_trk_g2_7
 (28 11)  (370 299)  (370 299)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 299)  (372 299)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (38 11)  (380 299)  (380 299)  LC_5 Logic Functioning bit
 (39 11)  (381 299)  (381 299)  LC_5 Logic Functioning bit
 (40 11)  (382 299)  (382 299)  LC_5 Logic Functioning bit
 (42 11)  (384 299)  (384 299)  LC_5 Logic Functioning bit
 (51 11)  (393 299)  (393 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.bnl_op_1 <X> T_7_18.lc_trk_g3_1
 (21 12)  (363 300)  (363 300)  routing T_7_18.bnl_op_3 <X> T_7_18.lc_trk_g3_3
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (367 300)  (367 300)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (18 13)  (360 301)  (360 301)  routing T_7_18.bnl_op_1 <X> T_7_18.lc_trk_g3_1
 (21 13)  (363 301)  (363 301)  routing T_7_18.bnl_op_3 <X> T_7_18.lc_trk_g3_3
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (24 13)  (366 301)  (366 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (14 14)  (356 302)  (356 302)  routing T_7_18.wire_logic_cluster/lc_4/out <X> T_7_18.lc_trk_g3_4
 (15 14)  (357 302)  (357 302)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g3_5
 (16 14)  (358 302)  (358 302)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g3_5
 (17 14)  (359 302)  (359 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (368 302)  (368 302)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 302)  (373 302)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 302)  (376 302)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (37 14)  (379 302)  (379 302)  LC_7 Logic Functioning bit
 (38 14)  (380 302)  (380 302)  LC_7 Logic Functioning bit
 (39 14)  (381 302)  (381 302)  LC_7 Logic Functioning bit
 (41 14)  (383 302)  (383 302)  LC_7 Logic Functioning bit
 (43 14)  (385 302)  (385 302)  LC_7 Logic Functioning bit
 (45 14)  (387 302)  (387 302)  LC_7 Logic Functioning bit
 (51 14)  (393 302)  (393 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (360 303)  (360 303)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g3_5
 (26 15)  (368 303)  (368 303)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 303)  (372 303)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 303)  (373 303)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 303)  (379 303)  LC_7 Logic Functioning bit
 (39 15)  (381 303)  (381 303)  LC_7 Logic Functioning bit


RAM_Tile_8_18

 (10 7)  (406 295)  (406 295)  routing T_8_18.sp4_h_l_46 <X> T_8_18.sp4_v_t_41
 (6 10)  (402 298)  (402 298)  routing T_8_18.sp4_h_l_36 <X> T_8_18.sp4_v_t_43
 (8 11)  (404 299)  (404 299)  routing T_8_18.sp4_h_l_42 <X> T_8_18.sp4_v_t_42


LogicTile_9_18

 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (51 1)  (489 289)  (489 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (438 291)  (438 291)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (14 4)  (452 292)  (452 292)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 10)  (453 298)  (453 298)  routing T_9_18.sp4_h_l_24 <X> T_9_18.lc_trk_g2_5
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_h_l_24 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.sp4_h_l_24 <X> T_9_18.lc_trk_g2_5
 (21 12)  (459 300)  (459 300)  routing T_9_18.sp4_v_t_14 <X> T_9_18.lc_trk_g3_3
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (461 300)  (461 300)  routing T_9_18.sp4_v_t_14 <X> T_9_18.lc_trk_g3_3
 (5 14)  (443 302)  (443 302)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_l_44
 (8 14)  (446 302)  (446 302)  routing T_9_18.sp4_v_t_41 <X> T_9_18.sp4_h_l_47
 (9 14)  (447 302)  (447 302)  routing T_9_18.sp4_v_t_41 <X> T_9_18.sp4_h_l_47
 (10 14)  (448 302)  (448 302)  routing T_9_18.sp4_v_t_41 <X> T_9_18.sp4_h_l_47
 (6 15)  (444 303)  (444 303)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_l_44


LogicTile_10_18

 (5 2)  (497 290)  (497 290)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_h_l_37
 (4 3)  (496 291)  (496 291)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_h_l_37
 (6 3)  (498 291)  (498 291)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_h_l_37
 (12 11)  (504 299)  (504 299)  routing T_10_18.sp4_h_l_45 <X> T_10_18.sp4_v_t_45


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


LogicTile_1_17

 (21 0)  (39 272)  (39 272)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g0_3
 (22 0)  (40 272)  (40 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (41 272)  (41 272)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g0_3
 (24 0)  (42 272)  (42 272)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g0_3
 (28 0)  (46 272)  (46 272)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 272)  (47 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 272)  (49 272)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 272)  (50 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 272)  (51 272)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 272)  (52 272)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 272)  (54 272)  LC_0 Logic Functioning bit
 (37 0)  (55 272)  (55 272)  LC_0 Logic Functioning bit
 (38 0)  (56 272)  (56 272)  LC_0 Logic Functioning bit
 (39 0)  (57 272)  (57 272)  LC_0 Logic Functioning bit
 (46 0)  (64 272)  (64 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (40 273)  (40 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 273)  (43 273)  routing T_1_17.sp4_r_v_b_33 <X> T_1_17.lc_trk_g0_2
 (27 1)  (45 273)  (45 273)  routing T_1_17.lc_trk_g1_1 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 273)  (47 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 273)  (48 273)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (40 1)  (58 273)  (58 273)  LC_0 Logic Functioning bit
 (41 1)  (59 273)  (59 273)  LC_0 Logic Functioning bit
 (42 1)  (60 273)  (60 273)  LC_0 Logic Functioning bit
 (43 1)  (61 273)  (61 273)  LC_0 Logic Functioning bit
 (0 2)  (18 274)  (18 274)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (2 2)  (20 274)  (20 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (39 274)  (39 274)  routing T_1_17.wire_logic_cluster/lc_7/out <X> T_1_17.lc_trk_g0_7
 (22 2)  (40 274)  (40 274)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (44 274)  (44 274)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (49 274)  (49 274)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 274)  (50 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 274)  (52 274)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 274)  (53 274)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.input_2_1
 (36 2)  (54 274)  (54 274)  LC_1 Logic Functioning bit
 (39 2)  (57 274)  (57 274)  LC_1 Logic Functioning bit
 (41 2)  (59 274)  (59 274)  LC_1 Logic Functioning bit
 (42 2)  (60 274)  (60 274)  LC_1 Logic Functioning bit
 (0 3)  (18 275)  (18 275)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (27 3)  (45 275)  (45 275)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 275)  (47 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 275)  (50 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (51 275)  (51 275)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.input_2_1
 (37 3)  (55 275)  (55 275)  LC_1 Logic Functioning bit
 (38 3)  (56 275)  (56 275)  LC_1 Logic Functioning bit
 (40 3)  (58 275)  (58 275)  LC_1 Logic Functioning bit
 (43 3)  (61 275)  (61 275)  LC_1 Logic Functioning bit
 (51 3)  (69 275)  (69 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (33 276)  (33 276)  routing T_1_17.top_op_1 <X> T_1_17.lc_trk_g1_1
 (17 4)  (35 276)  (35 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (39 276)  (39 276)  routing T_1_17.wire_logic_cluster/lc_3/out <X> T_1_17.lc_trk_g1_3
 (22 4)  (40 276)  (40 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 276)  (43 276)  routing T_1_17.wire_logic_cluster/lc_2/out <X> T_1_17.lc_trk_g1_2
 (27 4)  (45 276)  (45 276)  routing T_1_17.lc_trk_g1_2 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 276)  (47 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 276)  (49 276)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 276)  (50 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 276)  (51 276)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 276)  (54 276)  LC_2 Logic Functioning bit
 (38 4)  (56 276)  (56 276)  LC_2 Logic Functioning bit
 (45 4)  (63 276)  (63 276)  LC_2 Logic Functioning bit
 (46 4)  (64 276)  (64 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (65 276)  (65 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (16 5)  (34 277)  (34 277)  routing T_1_17.sp12_h_r_8 <X> T_1_17.lc_trk_g1_0
 (17 5)  (35 277)  (35 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (36 277)  (36 277)  routing T_1_17.top_op_1 <X> T_1_17.lc_trk_g1_1
 (22 5)  (40 277)  (40 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (44 277)  (44 277)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 277)  (45 277)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 277)  (46 277)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 277)  (47 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 277)  (48 277)  routing T_1_17.lc_trk_g1_2 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 277)  (49 277)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 277)  (54 277)  LC_2 Logic Functioning bit
 (37 5)  (55 277)  (55 277)  LC_2 Logic Functioning bit
 (38 5)  (56 277)  (56 277)  LC_2 Logic Functioning bit
 (39 5)  (57 277)  (57 277)  LC_2 Logic Functioning bit
 (41 5)  (59 277)  (59 277)  LC_2 Logic Functioning bit
 (43 5)  (61 277)  (61 277)  LC_2 Logic Functioning bit
 (17 6)  (35 278)  (35 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (39 278)  (39 278)  routing T_1_17.sp4_h_l_2 <X> T_1_17.lc_trk_g1_7
 (22 6)  (40 278)  (40 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (41 278)  (41 278)  routing T_1_17.sp4_h_l_2 <X> T_1_17.lc_trk_g1_7
 (24 6)  (42 278)  (42 278)  routing T_1_17.sp4_h_l_2 <X> T_1_17.lc_trk_g1_7
 (27 6)  (45 278)  (45 278)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 278)  (47 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 278)  (50 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 278)  (51 278)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 278)  (52 278)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 278)  (54 278)  LC_3 Logic Functioning bit
 (38 6)  (56 278)  (56 278)  LC_3 Logic Functioning bit
 (41 6)  (59 278)  (59 278)  LC_3 Logic Functioning bit
 (43 6)  (61 278)  (61 278)  LC_3 Logic Functioning bit
 (45 6)  (63 278)  (63 278)  LC_3 Logic Functioning bit
 (46 6)  (64 278)  (64 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (32 279)  (32 279)  routing T_1_17.sp4_h_r_4 <X> T_1_17.lc_trk_g1_4
 (15 7)  (33 279)  (33 279)  routing T_1_17.sp4_h_r_4 <X> T_1_17.lc_trk_g1_4
 (16 7)  (34 279)  (34 279)  routing T_1_17.sp4_h_r_4 <X> T_1_17.lc_trk_g1_4
 (17 7)  (35 279)  (35 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (36 279)  (36 279)  routing T_1_17.sp4_r_v_b_29 <X> T_1_17.lc_trk_g1_5
 (26 7)  (44 279)  (44 279)  routing T_1_17.lc_trk_g0_3 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 279)  (47 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 279)  (48 279)  routing T_1_17.lc_trk_g1_3 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 279)  (49 279)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (55 279)  (55 279)  LC_3 Logic Functioning bit
 (39 7)  (57 279)  (57 279)  LC_3 Logic Functioning bit
 (41 7)  (59 279)  (59 279)  LC_3 Logic Functioning bit
 (43 7)  (61 279)  (61 279)  LC_3 Logic Functioning bit
 (21 8)  (39 280)  (39 280)  routing T_1_17.sp4_h_r_43 <X> T_1_17.lc_trk_g2_3
 (22 8)  (40 280)  (40 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (41 280)  (41 280)  routing T_1_17.sp4_h_r_43 <X> T_1_17.lc_trk_g2_3
 (24 8)  (42 280)  (42 280)  routing T_1_17.sp4_h_r_43 <X> T_1_17.lc_trk_g2_3
 (28 8)  (46 280)  (46 280)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 280)  (47 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 280)  (48 280)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 280)  (49 280)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 280)  (50 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 280)  (52 280)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 280)  (55 280)  LC_4 Logic Functioning bit
 (39 8)  (57 280)  (57 280)  LC_4 Logic Functioning bit
 (41 8)  (59 280)  (59 280)  LC_4 Logic Functioning bit
 (43 8)  (61 280)  (61 280)  LC_4 Logic Functioning bit
 (21 9)  (39 281)  (39 281)  routing T_1_17.sp4_h_r_43 <X> T_1_17.lc_trk_g2_3
 (37 9)  (55 281)  (55 281)  LC_4 Logic Functioning bit
 (39 9)  (57 281)  (57 281)  LC_4 Logic Functioning bit
 (41 9)  (59 281)  (59 281)  LC_4 Logic Functioning bit
 (43 9)  (61 281)  (61 281)  LC_4 Logic Functioning bit
 (46 9)  (64 281)  (64 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (35 282)  (35 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 282)  (36 282)  routing T_1_17.wire_logic_cluster/lc_5/out <X> T_1_17.lc_trk_g2_5
 (21 10)  (39 282)  (39 282)  routing T_1_17.sp12_v_b_7 <X> T_1_17.lc_trk_g2_7
 (22 10)  (40 282)  (40 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (42 282)  (42 282)  routing T_1_17.sp12_v_b_7 <X> T_1_17.lc_trk_g2_7
 (29 10)  (47 282)  (47 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 282)  (49 282)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 282)  (50 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 282)  (52 282)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 282)  (53 282)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.input_2_5
 (43 10)  (61 282)  (61 282)  LC_5 Logic Functioning bit
 (45 10)  (63 282)  (63 282)  LC_5 Logic Functioning bit
 (21 11)  (39 283)  (39 283)  routing T_1_17.sp12_v_b_7 <X> T_1_17.lc_trk_g2_7
 (26 11)  (44 283)  (44 283)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 283)  (45 283)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 283)  (46 283)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 283)  (47 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 283)  (48 283)  routing T_1_17.lc_trk_g0_2 <X> T_1_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 283)  (49 283)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 283)  (50 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (51 283)  (51 283)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.input_2_5
 (40 11)  (58 283)  (58 283)  LC_5 Logic Functioning bit
 (42 11)  (60 283)  (60 283)  LC_5 Logic Functioning bit
 (43 11)  (61 283)  (61 283)  LC_5 Logic Functioning bit
 (22 12)  (40 284)  (40 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (41 284)  (41 284)  routing T_1_17.sp4_v_t_30 <X> T_1_17.lc_trk_g3_3
 (24 12)  (42 284)  (42 284)  routing T_1_17.sp4_v_t_30 <X> T_1_17.lc_trk_g3_3
 (25 12)  (43 284)  (43 284)  routing T_1_17.sp4_h_r_34 <X> T_1_17.lc_trk_g3_2
 (29 12)  (47 284)  (47 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 284)  (48 284)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 284)  (49 284)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 284)  (50 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 284)  (51 284)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 284)  (55 284)  LC_6 Logic Functioning bit
 (39 12)  (57 284)  (57 284)  LC_6 Logic Functioning bit
 (41 12)  (59 284)  (59 284)  LC_6 Logic Functioning bit
 (43 12)  (61 284)  (61 284)  LC_6 Logic Functioning bit
 (51 12)  (69 284)  (69 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (70 284)  (70 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (40 285)  (40 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (41 285)  (41 285)  routing T_1_17.sp4_h_r_34 <X> T_1_17.lc_trk_g3_2
 (24 13)  (42 285)  (42 285)  routing T_1_17.sp4_h_r_34 <X> T_1_17.lc_trk_g3_2
 (30 13)  (48 285)  (48 285)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (55 285)  (55 285)  LC_6 Logic Functioning bit
 (39 13)  (57 285)  (57 285)  LC_6 Logic Functioning bit
 (41 13)  (59 285)  (59 285)  LC_6 Logic Functioning bit
 (43 13)  (61 285)  (61 285)  LC_6 Logic Functioning bit
 (29 14)  (47 286)  (47 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 286)  (49 286)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 286)  (50 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 286)  (52 286)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 286)  (53 286)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.input_2_7
 (43 14)  (61 286)  (61 286)  LC_7 Logic Functioning bit
 (45 14)  (63 286)  (63 286)  LC_7 Logic Functioning bit
 (14 15)  (32 287)  (32 287)  routing T_1_17.sp4_r_v_b_44 <X> T_1_17.lc_trk_g3_4
 (17 15)  (35 287)  (35 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (45 287)  (45 287)  routing T_1_17.lc_trk_g1_0 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 287)  (47 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 287)  (48 287)  routing T_1_17.lc_trk_g0_2 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 287)  (49 287)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 287)  (50 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (53 287)  (53 287)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.input_2_7
 (40 15)  (58 287)  (58 287)  LC_7 Logic Functioning bit
 (42 15)  (60 287)  (60 287)  LC_7 Logic Functioning bit
 (43 15)  (61 287)  (61 287)  LC_7 Logic Functioning bit


LogicTile_2_17

 (22 0)  (94 272)  (94 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (95 272)  (95 272)  routing T_2_17.sp4_h_r_3 <X> T_2_17.lc_trk_g0_3
 (24 0)  (96 272)  (96 272)  routing T_2_17.sp4_h_r_3 <X> T_2_17.lc_trk_g0_3
 (26 0)  (98 272)  (98 272)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 272)  (99 272)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 272)  (100 272)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 272)  (101 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 272)  (103 272)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 272)  (104 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 272)  (105 272)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 272)  (108 272)  LC_0 Logic Functioning bit
 (37 0)  (109 272)  (109 272)  LC_0 Logic Functioning bit
 (39 0)  (111 272)  (111 272)  LC_0 Logic Functioning bit
 (41 0)  (113 272)  (113 272)  LC_0 Logic Functioning bit
 (43 0)  (115 272)  (115 272)  LC_0 Logic Functioning bit
 (52 0)  (124 272)  (124 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (86 273)  (86 273)  routing T_2_17.sp4_h_r_0 <X> T_2_17.lc_trk_g0_0
 (15 1)  (87 273)  (87 273)  routing T_2_17.sp4_h_r_0 <X> T_2_17.lc_trk_g0_0
 (16 1)  (88 273)  (88 273)  routing T_2_17.sp4_h_r_0 <X> T_2_17.lc_trk_g0_0
 (17 1)  (89 273)  (89 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (93 273)  (93 273)  routing T_2_17.sp4_h_r_3 <X> T_2_17.lc_trk_g0_3
 (26 1)  (98 273)  (98 273)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 273)  (100 273)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 273)  (101 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 273)  (103 273)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 273)  (104 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (105 273)  (105 273)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.input_2_0
 (34 1)  (106 273)  (106 273)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.input_2_0
 (35 1)  (107 273)  (107 273)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.input_2_0
 (36 1)  (108 273)  (108 273)  LC_0 Logic Functioning bit
 (37 1)  (109 273)  (109 273)  LC_0 Logic Functioning bit
 (38 1)  (110 273)  (110 273)  LC_0 Logic Functioning bit
 (0 2)  (72 274)  (72 274)  routing T_2_17.glb_netwk_3 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (74 274)  (74 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (93 274)  (93 274)  routing T_2_17.lft_op_7 <X> T_2_17.lc_trk_g0_7
 (22 2)  (94 274)  (94 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 274)  (96 274)  routing T_2_17.lft_op_7 <X> T_2_17.lc_trk_g0_7
 (0 3)  (72 275)  (72 275)  routing T_2_17.glb_netwk_3 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (22 3)  (94 275)  (94 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 275)  (95 275)  routing T_2_17.sp4_h_r_6 <X> T_2_17.lc_trk_g0_6
 (24 3)  (96 275)  (96 275)  routing T_2_17.sp4_h_r_6 <X> T_2_17.lc_trk_g0_6
 (25 3)  (97 275)  (97 275)  routing T_2_17.sp4_h_r_6 <X> T_2_17.lc_trk_g0_6
 (21 4)  (93 276)  (93 276)  routing T_2_17.sp4_h_r_11 <X> T_2_17.lc_trk_g1_3
 (22 4)  (94 276)  (94 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (95 276)  (95 276)  routing T_2_17.sp4_h_r_11 <X> T_2_17.lc_trk_g1_3
 (24 4)  (96 276)  (96 276)  routing T_2_17.sp4_h_r_11 <X> T_2_17.lc_trk_g1_3
 (26 4)  (98 276)  (98 276)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 276)  (99 276)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 276)  (100 276)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 276)  (101 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 276)  (103 276)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 276)  (104 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 276)  (105 276)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 276)  (108 276)  LC_2 Logic Functioning bit
 (37 4)  (109 276)  (109 276)  LC_2 Logic Functioning bit
 (38 4)  (110 276)  (110 276)  LC_2 Logic Functioning bit
 (39 4)  (111 276)  (111 276)  LC_2 Logic Functioning bit
 (26 5)  (98 277)  (98 277)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 277)  (99 277)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 277)  (101 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 277)  (102 277)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 277)  (112 277)  LC_2 Logic Functioning bit
 (41 5)  (113 277)  (113 277)  LC_2 Logic Functioning bit
 (42 5)  (114 277)  (114 277)  LC_2 Logic Functioning bit
 (43 5)  (115 277)  (115 277)  LC_2 Logic Functioning bit
 (21 6)  (93 278)  (93 278)  routing T_2_17.lft_op_7 <X> T_2_17.lc_trk_g1_7
 (22 6)  (94 278)  (94 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (96 278)  (96 278)  routing T_2_17.lft_op_7 <X> T_2_17.lc_trk_g1_7
 (29 6)  (101 278)  (101 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 278)  (103 278)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 278)  (104 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 278)  (105 278)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 278)  (110 278)  LC_3 Logic Functioning bit
 (39 6)  (111 278)  (111 278)  LC_3 Logic Functioning bit
 (42 6)  (114 278)  (114 278)  LC_3 Logic Functioning bit
 (43 6)  (115 278)  (115 278)  LC_3 Logic Functioning bit
 (50 6)  (122 278)  (122 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (98 279)  (98 279)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 279)  (100 279)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 279)  (101 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 279)  (108 279)  LC_3 Logic Functioning bit
 (37 7)  (109 279)  (109 279)  LC_3 Logic Functioning bit
 (40 7)  (112 279)  (112 279)  LC_3 Logic Functioning bit
 (41 7)  (113 279)  (113 279)  LC_3 Logic Functioning bit
 (51 7)  (123 279)  (123 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (89 280)  (89 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (93 280)  (93 280)  routing T_2_17.sp4_h_r_43 <X> T_2_17.lc_trk_g2_3
 (22 8)  (94 280)  (94 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (95 280)  (95 280)  routing T_2_17.sp4_h_r_43 <X> T_2_17.lc_trk_g2_3
 (24 8)  (96 280)  (96 280)  routing T_2_17.sp4_h_r_43 <X> T_2_17.lc_trk_g2_3
 (26 8)  (98 280)  (98 280)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 280)  (100 280)  routing T_2_17.lc_trk_g2_1 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 280)  (101 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 280)  (103 280)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 280)  (104 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 280)  (105 280)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 280)  (108 280)  LC_4 Logic Functioning bit
 (38 8)  (110 280)  (110 280)  LC_4 Logic Functioning bit
 (41 8)  (113 280)  (113 280)  LC_4 Logic Functioning bit
 (43 8)  (115 280)  (115 280)  LC_4 Logic Functioning bit
 (4 9)  (76 281)  (76 281)  routing T_2_17.sp4_v_t_36 <X> T_2_17.sp4_h_r_6
 (16 9)  (88 281)  (88 281)  routing T_2_17.sp12_v_b_8 <X> T_2_17.lc_trk_g2_0
 (17 9)  (89 281)  (89 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (93 281)  (93 281)  routing T_2_17.sp4_h_r_43 <X> T_2_17.lc_trk_g2_3
 (26 9)  (98 281)  (98 281)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 281)  (101 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 281)  (103 281)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (109 281)  (109 281)  LC_4 Logic Functioning bit
 (39 9)  (111 281)  (111 281)  LC_4 Logic Functioning bit
 (41 9)  (113 281)  (113 281)  LC_4 Logic Functioning bit
 (43 9)  (115 281)  (115 281)  LC_4 Logic Functioning bit
 (47 9)  (119 281)  (119 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (5 10)  (77 282)  (77 282)  routing T_2_17.sp4_v_t_43 <X> T_2_17.sp4_h_l_43
 (17 10)  (89 282)  (89 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 282)  (90 282)  routing T_2_17.wire_logic_cluster/lc_5/out <X> T_2_17.lc_trk_g2_5
 (21 10)  (93 282)  (93 282)  routing T_2_17.sp4_v_t_18 <X> T_2_17.lc_trk_g2_7
 (22 10)  (94 282)  (94 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (95 282)  (95 282)  routing T_2_17.sp4_v_t_18 <X> T_2_17.lc_trk_g2_7
 (26 10)  (98 282)  (98 282)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 282)  (99 282)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 282)  (101 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 282)  (103 282)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 282)  (104 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 282)  (105 282)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 282)  (106 282)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (113 282)  (113 282)  LC_5 Logic Functioning bit
 (42 10)  (114 282)  (114 282)  LC_5 Logic Functioning bit
 (43 10)  (115 282)  (115 282)  LC_5 Logic Functioning bit
 (45 10)  (117 282)  (117 282)  LC_5 Logic Functioning bit
 (53 10)  (125 282)  (125 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (6 11)  (78 283)  (78 283)  routing T_2_17.sp4_v_t_43 <X> T_2_17.sp4_h_l_43
 (8 11)  (80 283)  (80 283)  routing T_2_17.sp4_h_r_7 <X> T_2_17.sp4_v_t_42
 (9 11)  (81 283)  (81 283)  routing T_2_17.sp4_h_r_7 <X> T_2_17.sp4_v_t_42
 (14 11)  (86 283)  (86 283)  routing T_2_17.sp4_r_v_b_36 <X> T_2_17.lc_trk_g2_4
 (17 11)  (89 283)  (89 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (94 283)  (94 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (95 283)  (95 283)  routing T_2_17.sp4_v_b_46 <X> T_2_17.lc_trk_g2_6
 (24 11)  (96 283)  (96 283)  routing T_2_17.sp4_v_b_46 <X> T_2_17.lc_trk_g2_6
 (28 11)  (100 283)  (100 283)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 283)  (101 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 283)  (102 283)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 283)  (103 283)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 283)  (104 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (107 283)  (107 283)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.input_2_5
 (42 11)  (114 283)  (114 283)  LC_5 Logic Functioning bit
 (5 12)  (77 284)  (77 284)  routing T_2_17.sp4_v_t_44 <X> T_2_17.sp4_h_r_9
 (14 12)  (86 284)  (86 284)  routing T_2_17.sp4_v_t_21 <X> T_2_17.lc_trk_g3_0
 (22 12)  (94 284)  (94 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (95 284)  (95 284)  routing T_2_17.sp12_v_b_19 <X> T_2_17.lc_trk_g3_3
 (29 12)  (101 284)  (101 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 284)  (102 284)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 284)  (104 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 284)  (105 284)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 284)  (106 284)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 284)  (109 284)  LC_6 Logic Functioning bit
 (39 12)  (111 284)  (111 284)  LC_6 Logic Functioning bit
 (41 12)  (113 284)  (113 284)  LC_6 Logic Functioning bit
 (43 12)  (115 284)  (115 284)  LC_6 Logic Functioning bit
 (14 13)  (86 285)  (86 285)  routing T_2_17.sp4_v_t_21 <X> T_2_17.lc_trk_g3_0
 (16 13)  (88 285)  (88 285)  routing T_2_17.sp4_v_t_21 <X> T_2_17.lc_trk_g3_0
 (17 13)  (89 285)  (89 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (93 285)  (93 285)  routing T_2_17.sp12_v_b_19 <X> T_2_17.lc_trk_g3_3
 (22 13)  (94 285)  (94 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (96 285)  (96 285)  routing T_2_17.tnr_op_2 <X> T_2_17.lc_trk_g3_2
 (30 13)  (102 285)  (102 285)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 285)  (103 285)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 285)  (109 285)  LC_6 Logic Functioning bit
 (39 13)  (111 285)  (111 285)  LC_6 Logic Functioning bit
 (41 13)  (113 285)  (113 285)  LC_6 Logic Functioning bit
 (43 13)  (115 285)  (115 285)  LC_6 Logic Functioning bit
 (46 13)  (118 285)  (118 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (88 286)  (88 286)  routing T_2_17.sp12_v_b_21 <X> T_2_17.lc_trk_g3_5
 (17 14)  (89 286)  (89 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (94 286)  (94 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (95 286)  (95 286)  routing T_2_17.sp4_h_r_31 <X> T_2_17.lc_trk_g3_7
 (24 14)  (96 286)  (96 286)  routing T_2_17.sp4_h_r_31 <X> T_2_17.lc_trk_g3_7
 (26 14)  (98 286)  (98 286)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 286)  (100 286)  routing T_2_17.lc_trk_g2_0 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 286)  (101 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 286)  (103 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 286)  (104 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 286)  (105 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 286)  (106 286)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 286)  (107 286)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_7
 (36 14)  (108 286)  (108 286)  LC_7 Logic Functioning bit
 (38 14)  (110 286)  (110 286)  LC_7 Logic Functioning bit
 (41 14)  (113 286)  (113 286)  LC_7 Logic Functioning bit
 (53 14)  (125 286)  (125 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (90 287)  (90 287)  routing T_2_17.sp12_v_b_21 <X> T_2_17.lc_trk_g3_5
 (21 15)  (93 287)  (93 287)  routing T_2_17.sp4_h_r_31 <X> T_2_17.lc_trk_g3_7
 (22 15)  (94 287)  (94 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (95 287)  (95 287)  routing T_2_17.sp4_v_b_46 <X> T_2_17.lc_trk_g3_6
 (24 15)  (96 287)  (96 287)  routing T_2_17.sp4_v_b_46 <X> T_2_17.lc_trk_g3_6
 (26 15)  (98 287)  (98 287)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 287)  (100 287)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 287)  (101 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 287)  (104 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (105 287)  (105 287)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_7
 (34 15)  (106 287)  (106 287)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_7
 (35 15)  (107 287)  (107 287)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.input_2_7
 (36 15)  (108 287)  (108 287)  LC_7 Logic Functioning bit
 (37 15)  (109 287)  (109 287)  LC_7 Logic Functioning bit
 (39 15)  (111 287)  (111 287)  LC_7 Logic Functioning bit
 (40 15)  (112 287)  (112 287)  LC_7 Logic Functioning bit
 (43 15)  (115 287)  (115 287)  LC_7 Logic Functioning bit


LogicTile_3_17

 (12 0)  (138 272)  (138 272)  routing T_3_17.sp4_v_t_39 <X> T_3_17.sp4_h_r_2
 (21 0)  (147 272)  (147 272)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g0_3
 (22 0)  (148 272)  (148 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (149 272)  (149 272)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g0_3
 (24 0)  (150 272)  (150 272)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g0_3
 (28 0)  (154 272)  (154 272)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 272)  (155 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 272)  (158 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 272)  (160 272)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (164 272)  (164 272)  LC_0 Logic Functioning bit
 (39 0)  (165 272)  (165 272)  LC_0 Logic Functioning bit
 (45 0)  (171 272)  (171 272)  LC_0 Logic Functioning bit
 (46 0)  (172 272)  (172 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (178 272)  (178 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (140 273)  (140 273)  routing T_3_17.sp4_h_r_0 <X> T_3_17.lc_trk_g0_0
 (15 1)  (141 273)  (141 273)  routing T_3_17.sp4_h_r_0 <X> T_3_17.lc_trk_g0_0
 (16 1)  (142 273)  (142 273)  routing T_3_17.sp4_h_r_0 <X> T_3_17.lc_trk_g0_0
 (17 1)  (143 273)  (143 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (152 273)  (152 273)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 273)  (154 273)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 273)  (155 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 273)  (158 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (164 273)  (164 273)  LC_0 Logic Functioning bit
 (39 1)  (165 273)  (165 273)  LC_0 Logic Functioning bit
 (44 1)  (170 273)  (170 273)  LC_0 Logic Functioning bit
 (0 2)  (126 274)  (126 274)  routing T_3_17.glb_netwk_3 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (128 274)  (128 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 274)  (130 274)  routing T_3_17.sp4_h_r_6 <X> T_3_17.sp4_v_t_37
 (6 2)  (132 274)  (132 274)  routing T_3_17.sp4_h_r_6 <X> T_3_17.sp4_v_t_37
 (14 2)  (140 274)  (140 274)  routing T_3_17.sp4_h_l_9 <X> T_3_17.lc_trk_g0_4
 (15 2)  (141 274)  (141 274)  routing T_3_17.top_op_5 <X> T_3_17.lc_trk_g0_5
 (17 2)  (143 274)  (143 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (148 274)  (148 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (151 274)  (151 274)  routing T_3_17.sp4_h_l_11 <X> T_3_17.lc_trk_g0_6
 (26 2)  (152 274)  (152 274)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 274)  (155 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 274)  (156 274)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 274)  (157 274)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 274)  (158 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 274)  (162 274)  LC_1 Logic Functioning bit
 (38 2)  (164 274)  (164 274)  LC_1 Logic Functioning bit
 (41 2)  (167 274)  (167 274)  LC_1 Logic Functioning bit
 (43 2)  (169 274)  (169 274)  LC_1 Logic Functioning bit
 (46 2)  (172 274)  (172 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (126 275)  (126 275)  routing T_3_17.glb_netwk_3 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (5 3)  (131 275)  (131 275)  routing T_3_17.sp4_h_r_6 <X> T_3_17.sp4_v_t_37
 (14 3)  (140 275)  (140 275)  routing T_3_17.sp4_h_l_9 <X> T_3_17.lc_trk_g0_4
 (15 3)  (141 275)  (141 275)  routing T_3_17.sp4_h_l_9 <X> T_3_17.lc_trk_g0_4
 (16 3)  (142 275)  (142 275)  routing T_3_17.sp4_h_l_9 <X> T_3_17.lc_trk_g0_4
 (17 3)  (143 275)  (143 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (144 275)  (144 275)  routing T_3_17.top_op_5 <X> T_3_17.lc_trk_g0_5
 (21 3)  (147 275)  (147 275)  routing T_3_17.sp4_r_v_b_31 <X> T_3_17.lc_trk_g0_7
 (22 3)  (148 275)  (148 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 275)  (149 275)  routing T_3_17.sp4_h_l_11 <X> T_3_17.lc_trk_g0_6
 (24 3)  (150 275)  (150 275)  routing T_3_17.sp4_h_l_11 <X> T_3_17.lc_trk_g0_6
 (25 3)  (151 275)  (151 275)  routing T_3_17.sp4_h_l_11 <X> T_3_17.lc_trk_g0_6
 (27 3)  (153 275)  (153 275)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 275)  (155 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 275)  (157 275)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 275)  (162 275)  LC_1 Logic Functioning bit
 (38 3)  (164 275)  (164 275)  LC_1 Logic Functioning bit
 (40 3)  (166 275)  (166 275)  LC_1 Logic Functioning bit
 (42 3)  (168 275)  (168 275)  LC_1 Logic Functioning bit
 (53 3)  (179 275)  (179 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (140 276)  (140 276)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g1_0
 (29 4)  (155 276)  (155 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 276)  (156 276)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 276)  (158 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 276)  (159 276)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 276)  (160 276)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 276)  (163 276)  LC_2 Logic Functioning bit
 (39 4)  (165 276)  (165 276)  LC_2 Logic Functioning bit
 (41 4)  (167 276)  (167 276)  LC_2 Logic Functioning bit
 (43 4)  (169 276)  (169 276)  LC_2 Logic Functioning bit
 (52 4)  (178 276)  (178 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (140 277)  (140 277)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g1_0
 (15 5)  (141 277)  (141 277)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g1_0
 (16 5)  (142 277)  (142 277)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g1_0
 (17 5)  (143 277)  (143 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (30 5)  (156 277)  (156 277)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 277)  (157 277)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (163 277)  (163 277)  LC_2 Logic Functioning bit
 (39 5)  (165 277)  (165 277)  LC_2 Logic Functioning bit
 (41 5)  (167 277)  (167 277)  LC_2 Logic Functioning bit
 (43 5)  (169 277)  (169 277)  LC_2 Logic Functioning bit
 (14 6)  (140 278)  (140 278)  routing T_3_17.sp4_h_l_1 <X> T_3_17.lc_trk_g1_4
 (27 6)  (153 278)  (153 278)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 278)  (154 278)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 278)  (155 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 278)  (158 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 278)  (159 278)  routing T_3_17.lc_trk_g3_1 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 278)  (160 278)  routing T_3_17.lc_trk_g3_1 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (163 278)  (163 278)  LC_3 Logic Functioning bit
 (39 6)  (165 278)  (165 278)  LC_3 Logic Functioning bit
 (41 6)  (167 278)  (167 278)  LC_3 Logic Functioning bit
 (43 6)  (169 278)  (169 278)  LC_3 Logic Functioning bit
 (15 7)  (141 279)  (141 279)  routing T_3_17.sp4_h_l_1 <X> T_3_17.lc_trk_g1_4
 (16 7)  (142 279)  (142 279)  routing T_3_17.sp4_h_l_1 <X> T_3_17.lc_trk_g1_4
 (17 7)  (143 279)  (143 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (156 279)  (156 279)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (163 279)  (163 279)  LC_3 Logic Functioning bit
 (39 7)  (165 279)  (165 279)  LC_3 Logic Functioning bit
 (41 7)  (167 279)  (167 279)  LC_3 Logic Functioning bit
 (43 7)  (169 279)  (169 279)  LC_3 Logic Functioning bit
 (46 7)  (172 279)  (172 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (12 8)  (138 280)  (138 280)  routing T_3_17.sp4_v_t_45 <X> T_3_17.sp4_h_r_8
 (17 8)  (143 280)  (143 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (154 280)  (154 280)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 280)  (155 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 280)  (156 280)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 280)  (157 280)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 280)  (158 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (163 280)  (163 280)  LC_4 Logic Functioning bit
 (39 8)  (165 280)  (165 280)  LC_4 Logic Functioning bit
 (41 8)  (167 280)  (167 280)  LC_4 Logic Functioning bit
 (43 8)  (169 280)  (169 280)  LC_4 Logic Functioning bit
 (51 8)  (177 280)  (177 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (148 281)  (148 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (156 281)  (156 281)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (163 281)  (163 281)  LC_4 Logic Functioning bit
 (39 9)  (165 281)  (165 281)  LC_4 Logic Functioning bit
 (41 9)  (167 281)  (167 281)  LC_4 Logic Functioning bit
 (43 9)  (169 281)  (169 281)  LC_4 Logic Functioning bit
 (5 10)  (131 282)  (131 282)  routing T_3_17.sp4_v_t_43 <X> T_3_17.sp4_h_l_43
 (21 10)  (147 282)  (147 282)  routing T_3_17.rgt_op_7 <X> T_3_17.lc_trk_g2_7
 (22 10)  (148 282)  (148 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (150 282)  (150 282)  routing T_3_17.rgt_op_7 <X> T_3_17.lc_trk_g2_7
 (6 11)  (132 283)  (132 283)  routing T_3_17.sp4_v_t_43 <X> T_3_17.sp4_h_l_43
 (8 11)  (134 283)  (134 283)  routing T_3_17.sp4_h_r_1 <X> T_3_17.sp4_v_t_42
 (9 11)  (135 283)  (135 283)  routing T_3_17.sp4_h_r_1 <X> T_3_17.sp4_v_t_42
 (10 11)  (136 283)  (136 283)  routing T_3_17.sp4_h_r_1 <X> T_3_17.sp4_v_t_42
 (4 12)  (130 284)  (130 284)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_v_b_9
 (6 12)  (132 284)  (132 284)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_v_b_9
 (15 12)  (141 284)  (141 284)  routing T_3_17.sp4_h_r_33 <X> T_3_17.lc_trk_g3_1
 (16 12)  (142 284)  (142 284)  routing T_3_17.sp4_h_r_33 <X> T_3_17.lc_trk_g3_1
 (17 12)  (143 284)  (143 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (144 284)  (144 284)  routing T_3_17.sp4_h_r_33 <X> T_3_17.lc_trk_g3_1
 (22 12)  (148 284)  (148 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (150 284)  (150 284)  routing T_3_17.tnr_op_3 <X> T_3_17.lc_trk_g3_3
 (26 12)  (152 284)  (152 284)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (32 12)  (158 284)  (158 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (162 284)  (162 284)  LC_6 Logic Functioning bit
 (38 12)  (164 284)  (164 284)  LC_6 Logic Functioning bit
 (40 12)  (166 284)  (166 284)  LC_6 Logic Functioning bit
 (41 12)  (167 284)  (167 284)  LC_6 Logic Functioning bit
 (42 12)  (168 284)  (168 284)  LC_6 Logic Functioning bit
 (43 12)  (169 284)  (169 284)  LC_6 Logic Functioning bit
 (22 13)  (148 285)  (148 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (149 285)  (149 285)  routing T_3_17.sp4_v_b_42 <X> T_3_17.lc_trk_g3_2
 (24 13)  (150 285)  (150 285)  routing T_3_17.sp4_v_b_42 <X> T_3_17.lc_trk_g3_2
 (26 13)  (152 285)  (152 285)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 285)  (153 285)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 285)  (154 285)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 285)  (155 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 285)  (157 285)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (163 285)  (163 285)  LC_6 Logic Functioning bit
 (39 13)  (165 285)  (165 285)  LC_6 Logic Functioning bit
 (40 13)  (166 285)  (166 285)  LC_6 Logic Functioning bit
 (41 13)  (167 285)  (167 285)  LC_6 Logic Functioning bit
 (42 13)  (168 285)  (168 285)  LC_6 Logic Functioning bit
 (43 13)  (169 285)  (169 285)  LC_6 Logic Functioning bit
 (48 13)  (174 285)  (174 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (126 286)  (126 286)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 286)  (127 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (130 286)  (130 286)  routing T_3_17.sp4_h_r_3 <X> T_3_17.sp4_v_t_44
 (6 14)  (132 286)  (132 286)  routing T_3_17.sp4_h_r_3 <X> T_3_17.sp4_v_t_44
 (9 14)  (135 286)  (135 286)  routing T_3_17.sp4_h_r_7 <X> T_3_17.sp4_h_l_47
 (10 14)  (136 286)  (136 286)  routing T_3_17.sp4_h_r_7 <X> T_3_17.sp4_h_l_47
 (15 14)  (141 286)  (141 286)  routing T_3_17.sp4_h_l_16 <X> T_3_17.lc_trk_g3_5
 (16 14)  (142 286)  (142 286)  routing T_3_17.sp4_h_l_16 <X> T_3_17.lc_trk_g3_5
 (17 14)  (143 286)  (143 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (148 286)  (148 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (149 286)  (149 286)  routing T_3_17.sp12_v_b_23 <X> T_3_17.lc_trk_g3_7
 (31 14)  (157 286)  (157 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 286)  (158 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 286)  (159 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 286)  (160 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 286)  (162 286)  LC_7 Logic Functioning bit
 (38 14)  (164 286)  (164 286)  LC_7 Logic Functioning bit
 (40 14)  (166 286)  (166 286)  LC_7 Logic Functioning bit
 (41 14)  (167 286)  (167 286)  LC_7 Logic Functioning bit
 (42 14)  (168 286)  (168 286)  LC_7 Logic Functioning bit
 (43 14)  (169 286)  (169 286)  LC_7 Logic Functioning bit
 (47 14)  (173 286)  (173 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (126 287)  (126 287)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 287)  (127 287)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (131 287)  (131 287)  routing T_3_17.sp4_h_r_3 <X> T_3_17.sp4_v_t_44
 (10 15)  (136 287)  (136 287)  routing T_3_17.sp4_h_l_40 <X> T_3_17.sp4_v_t_47
 (18 15)  (144 287)  (144 287)  routing T_3_17.sp4_h_l_16 <X> T_3_17.lc_trk_g3_5
 (21 15)  (147 287)  (147 287)  routing T_3_17.sp12_v_b_23 <X> T_3_17.lc_trk_g3_7
 (26 15)  (152 287)  (152 287)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 287)  (155 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 287)  (157 287)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (163 287)  (163 287)  LC_7 Logic Functioning bit
 (39 15)  (165 287)  (165 287)  LC_7 Logic Functioning bit
 (40 15)  (166 287)  (166 287)  LC_7 Logic Functioning bit
 (41 15)  (167 287)  (167 287)  LC_7 Logic Functioning bit
 (42 15)  (168 287)  (168 287)  LC_7 Logic Functioning bit
 (43 15)  (169 287)  (169 287)  LC_7 Logic Functioning bit
 (53 15)  (179 287)  (179 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_17

 (21 0)  (201 272)  (201 272)  routing T_4_17.sp4_h_r_11 <X> T_4_17.lc_trk_g0_3
 (22 0)  (202 272)  (202 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (203 272)  (203 272)  routing T_4_17.sp4_h_r_11 <X> T_4_17.lc_trk_g0_3
 (24 0)  (204 272)  (204 272)  routing T_4_17.sp4_h_r_11 <X> T_4_17.lc_trk_g0_3
 (26 0)  (206 272)  (206 272)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (32 0)  (212 272)  (212 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 272)  (213 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 272)  (214 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 272)  (217 272)  LC_0 Logic Functioning bit
 (39 0)  (219 272)  (219 272)  LC_0 Logic Functioning bit
 (41 0)  (221 272)  (221 272)  LC_0 Logic Functioning bit
 (43 0)  (223 272)  (223 272)  LC_0 Logic Functioning bit
 (53 0)  (233 272)  (233 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (195 273)  (195 273)  routing T_4_17.sp4_v_t_5 <X> T_4_17.lc_trk_g0_0
 (16 1)  (196 273)  (196 273)  routing T_4_17.sp4_v_t_5 <X> T_4_17.lc_trk_g0_0
 (17 1)  (197 273)  (197 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (207 273)  (207 273)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 273)  (209 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 273)  (211 273)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 273)  (216 273)  LC_0 Logic Functioning bit
 (38 1)  (218 273)  (218 273)  LC_0 Logic Functioning bit
 (40 1)  (220 273)  (220 273)  LC_0 Logic Functioning bit
 (42 1)  (222 273)  (222 273)  LC_0 Logic Functioning bit
 (51 1)  (231 273)  (231 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (180 274)  (180 274)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (182 274)  (182 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (192 274)  (192 274)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_h_l_39
 (21 2)  (201 274)  (201 274)  routing T_4_17.sp4_h_l_2 <X> T_4_17.lc_trk_g0_7
 (22 2)  (202 274)  (202 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 274)  (203 274)  routing T_4_17.sp4_h_l_2 <X> T_4_17.lc_trk_g0_7
 (24 2)  (204 274)  (204 274)  routing T_4_17.sp4_h_l_2 <X> T_4_17.lc_trk_g0_7
 (25 2)  (205 274)  (205 274)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g0_6
 (29 2)  (209 274)  (209 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 274)  (210 274)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 274)  (211 274)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 274)  (212 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 274)  (213 274)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 274)  (217 274)  LC_1 Logic Functioning bit
 (39 2)  (219 274)  (219 274)  LC_1 Logic Functioning bit
 (41 2)  (221 274)  (221 274)  LC_1 Logic Functioning bit
 (43 2)  (223 274)  (223 274)  LC_1 Logic Functioning bit
 (0 3)  (180 275)  (180 275)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (13 3)  (193 275)  (193 275)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_h_l_39
 (22 3)  (202 275)  (202 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (203 275)  (203 275)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g0_6
 (25 3)  (205 275)  (205 275)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g0_6
 (30 3)  (210 275)  (210 275)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 275)  (211 275)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (217 275)  (217 275)  LC_1 Logic Functioning bit
 (39 3)  (219 275)  (219 275)  LC_1 Logic Functioning bit
 (41 3)  (221 275)  (221 275)  LC_1 Logic Functioning bit
 (43 3)  (223 275)  (223 275)  LC_1 Logic Functioning bit
 (47 3)  (227 275)  (227 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (29 4)  (209 276)  (209 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 276)  (210 276)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 276)  (211 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 276)  (212 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 276)  (213 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 276)  (214 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 276)  (215 276)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.input_2_2
 (38 4)  (218 276)  (218 276)  LC_2 Logic Functioning bit
 (39 4)  (219 276)  (219 276)  LC_2 Logic Functioning bit
 (42 4)  (222 276)  (222 276)  LC_2 Logic Functioning bit
 (43 4)  (223 276)  (223 276)  LC_2 Logic Functioning bit
 (29 5)  (209 277)  (209 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 277)  (210 277)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (212 277)  (212 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (213 277)  (213 277)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.input_2_2
 (36 5)  (216 277)  (216 277)  LC_2 Logic Functioning bit
 (37 5)  (217 277)  (217 277)  LC_2 Logic Functioning bit
 (40 5)  (220 277)  (220 277)  LC_2 Logic Functioning bit
 (41 5)  (221 277)  (221 277)  LC_2 Logic Functioning bit
 (4 6)  (184 278)  (184 278)  routing T_4_17.sp4_h_r_9 <X> T_4_17.sp4_v_t_38
 (6 6)  (186 278)  (186 278)  routing T_4_17.sp4_h_r_9 <X> T_4_17.sp4_v_t_38
 (17 6)  (197 278)  (197 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 278)  (198 278)  routing T_4_17.wire_logic_cluster/lc_5/out <X> T_4_17.lc_trk_g1_5
 (22 6)  (202 278)  (202 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (203 278)  (203 278)  routing T_4_17.sp4_h_r_7 <X> T_4_17.lc_trk_g1_7
 (24 6)  (204 278)  (204 278)  routing T_4_17.sp4_h_r_7 <X> T_4_17.lc_trk_g1_7
 (27 6)  (207 278)  (207 278)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 278)  (208 278)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 278)  (209 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 278)  (211 278)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 278)  (212 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 278)  (214 278)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 278)  (216 278)  LC_3 Logic Functioning bit
 (39 6)  (219 278)  (219 278)  LC_3 Logic Functioning bit
 (41 6)  (221 278)  (221 278)  LC_3 Logic Functioning bit
 (42 6)  (222 278)  (222 278)  LC_3 Logic Functioning bit
 (50 6)  (230 278)  (230 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (232 278)  (232 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (185 279)  (185 279)  routing T_4_17.sp4_h_r_9 <X> T_4_17.sp4_v_t_38
 (8 7)  (188 279)  (188 279)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_v_t_41
 (9 7)  (189 279)  (189 279)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_v_t_41
 (10 7)  (190 279)  (190 279)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_v_t_41
 (12 7)  (192 279)  (192 279)  routing T_4_17.sp4_h_l_40 <X> T_4_17.sp4_v_t_40
 (19 7)  (199 279)  (199 279)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (201 279)  (201 279)  routing T_4_17.sp4_h_r_7 <X> T_4_17.lc_trk_g1_7
 (30 7)  (210 279)  (210 279)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (216 279)  (216 279)  LC_3 Logic Functioning bit
 (39 7)  (219 279)  (219 279)  LC_3 Logic Functioning bit
 (41 7)  (221 279)  (221 279)  LC_3 Logic Functioning bit
 (42 7)  (222 279)  (222 279)  LC_3 Logic Functioning bit
 (51 7)  (231 279)  (231 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (188 280)  (188 280)  routing T_4_17.sp4_h_l_46 <X> T_4_17.sp4_h_r_7
 (10 8)  (190 280)  (190 280)  routing T_4_17.sp4_h_l_46 <X> T_4_17.sp4_h_r_7
 (14 8)  (194 280)  (194 280)  routing T_4_17.sp4_v_b_24 <X> T_4_17.lc_trk_g2_0
 (17 8)  (197 280)  (197 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (202 280)  (202 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (206 280)  (206 280)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (208 280)  (208 280)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 280)  (209 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 280)  (211 280)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 280)  (212 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 280)  (213 280)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 280)  (216 280)  LC_4 Logic Functioning bit
 (37 8)  (217 280)  (217 280)  LC_4 Logic Functioning bit
 (38 8)  (218 280)  (218 280)  LC_4 Logic Functioning bit
 (39 8)  (219 280)  (219 280)  LC_4 Logic Functioning bit
 (46 8)  (226 280)  (226 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (196 281)  (196 281)  routing T_4_17.sp4_v_b_24 <X> T_4_17.lc_trk_g2_0
 (17 9)  (197 281)  (197 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (198 281)  (198 281)  routing T_4_17.sp4_r_v_b_33 <X> T_4_17.lc_trk_g2_1
 (21 9)  (201 281)  (201 281)  routing T_4_17.sp4_r_v_b_35 <X> T_4_17.lc_trk_g2_3
 (26 9)  (206 281)  (206 281)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 281)  (207 281)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 281)  (208 281)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 281)  (209 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 281)  (210 281)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 281)  (211 281)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (40 9)  (220 281)  (220 281)  LC_4 Logic Functioning bit
 (41 9)  (221 281)  (221 281)  LC_4 Logic Functioning bit
 (42 9)  (222 281)  (222 281)  LC_4 Logic Functioning bit
 (43 9)  (223 281)  (223 281)  LC_4 Logic Functioning bit
 (8 10)  (188 282)  (188 282)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_h_l_42
 (10 10)  (190 282)  (190 282)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_h_l_42
 (11 10)  (191 282)  (191 282)  routing T_4_17.sp4_h_r_2 <X> T_4_17.sp4_v_t_45
 (13 10)  (193 282)  (193 282)  routing T_4_17.sp4_h_r_2 <X> T_4_17.sp4_v_t_45
 (14 10)  (194 282)  (194 282)  routing T_4_17.sp4_v_b_36 <X> T_4_17.lc_trk_g2_4
 (16 10)  (196 282)  (196 282)  routing T_4_17.sp12_v_b_21 <X> T_4_17.lc_trk_g2_5
 (17 10)  (197 282)  (197 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (201 282)  (201 282)  routing T_4_17.wire_logic_cluster/lc_7/out <X> T_4_17.lc_trk_g2_7
 (22 10)  (202 282)  (202 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (205 282)  (205 282)  routing T_4_17.wire_logic_cluster/lc_6/out <X> T_4_17.lc_trk_g2_6
 (26 10)  (206 282)  (206 282)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 282)  (208 282)  routing T_4_17.lc_trk_g2_0 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 282)  (209 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 282)  (211 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 282)  (212 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 282)  (213 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 282)  (214 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (218 282)  (218 282)  LC_5 Logic Functioning bit
 (39 10)  (219 282)  (219 282)  LC_5 Logic Functioning bit
 (42 10)  (222 282)  (222 282)  LC_5 Logic Functioning bit
 (43 10)  (223 282)  (223 282)  LC_5 Logic Functioning bit
 (50 10)  (230 282)  (230 282)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (192 283)  (192 283)  routing T_4_17.sp4_h_r_2 <X> T_4_17.sp4_v_t_45
 (14 11)  (194 283)  (194 283)  routing T_4_17.sp4_v_b_36 <X> T_4_17.lc_trk_g2_4
 (16 11)  (196 283)  (196 283)  routing T_4_17.sp4_v_b_36 <X> T_4_17.lc_trk_g2_4
 (17 11)  (197 283)  (197 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (198 283)  (198 283)  routing T_4_17.sp12_v_b_21 <X> T_4_17.lc_trk_g2_5
 (22 11)  (202 283)  (202 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (208 283)  (208 283)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 283)  (209 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (216 283)  (216 283)  LC_5 Logic Functioning bit
 (37 11)  (217 283)  (217 283)  LC_5 Logic Functioning bit
 (40 11)  (220 283)  (220 283)  LC_5 Logic Functioning bit
 (41 11)  (221 283)  (221 283)  LC_5 Logic Functioning bit
 (51 11)  (231 283)  (231 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (192 284)  (192 284)  routing T_4_17.sp4_v_t_46 <X> T_4_17.sp4_h_r_11
 (17 12)  (197 284)  (197 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (202 284)  (202 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (203 284)  (203 284)  routing T_4_17.sp12_v_b_19 <X> T_4_17.lc_trk_g3_3
 (28 12)  (208 284)  (208 284)  routing T_4_17.lc_trk_g2_1 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 284)  (209 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 284)  (212 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (215 284)  (215 284)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (43 12)  (223 284)  (223 284)  LC_6 Logic Functioning bit
 (45 12)  (225 284)  (225 284)  LC_6 Logic Functioning bit
 (51 12)  (231 284)  (231 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (186 285)  (186 285)  routing T_4_17.sp4_h_l_44 <X> T_4_17.sp4_h_r_9
 (18 13)  (198 285)  (198 285)  routing T_4_17.sp4_r_v_b_41 <X> T_4_17.lc_trk_g3_1
 (21 13)  (201 285)  (201 285)  routing T_4_17.sp12_v_b_19 <X> T_4_17.lc_trk_g3_3
 (22 13)  (202 285)  (202 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (203 285)  (203 285)  routing T_4_17.sp12_v_b_18 <X> T_4_17.lc_trk_g3_2
 (25 13)  (205 285)  (205 285)  routing T_4_17.sp12_v_b_18 <X> T_4_17.lc_trk_g3_2
 (27 13)  (207 285)  (207 285)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 285)  (208 285)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 285)  (209 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 285)  (211 285)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 285)  (212 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (213 285)  (213 285)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (35 13)  (215 285)  (215 285)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (41 13)  (221 285)  (221 285)  LC_6 Logic Functioning bit
 (42 13)  (222 285)  (222 285)  LC_6 Logic Functioning bit
 (43 13)  (223 285)  (223 285)  LC_6 Logic Functioning bit
 (14 14)  (194 286)  (194 286)  routing T_4_17.sp4_h_r_36 <X> T_4_17.lc_trk_g3_4
 (15 14)  (195 286)  (195 286)  routing T_4_17.sp4_h_r_45 <X> T_4_17.lc_trk_g3_5
 (16 14)  (196 286)  (196 286)  routing T_4_17.sp4_h_r_45 <X> T_4_17.lc_trk_g3_5
 (17 14)  (197 286)  (197 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 286)  (198 286)  routing T_4_17.sp4_h_r_45 <X> T_4_17.lc_trk_g3_5
 (22 14)  (202 286)  (202 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (203 286)  (203 286)  routing T_4_17.sp12_v_t_12 <X> T_4_17.lc_trk_g3_7
 (26 14)  (206 286)  (206 286)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 286)  (207 286)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 286)  (209 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 286)  (210 286)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 286)  (212 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 286)  (213 286)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 286)  (214 286)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (218 286)  (218 286)  LC_7 Logic Functioning bit
 (41 14)  (221 286)  (221 286)  LC_7 Logic Functioning bit
 (45 14)  (225 286)  (225 286)  LC_7 Logic Functioning bit
 (51 14)  (231 286)  (231 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (195 287)  (195 287)  routing T_4_17.sp4_h_r_36 <X> T_4_17.lc_trk_g3_4
 (16 15)  (196 287)  (196 287)  routing T_4_17.sp4_h_r_36 <X> T_4_17.lc_trk_g3_4
 (17 15)  (197 287)  (197 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (198 287)  (198 287)  routing T_4_17.sp4_h_r_45 <X> T_4_17.lc_trk_g3_5
 (26 15)  (206 287)  (206 287)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 287)  (208 287)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 287)  (209 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 287)  (210 287)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 287)  (212 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (215 287)  (215 287)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.input_2_7
 (39 15)  (219 287)  (219 287)  LC_7 Logic Functioning bit
 (41 15)  (221 287)  (221 287)  LC_7 Logic Functioning bit


LogicTile_5_17

 (14 0)  (248 272)  (248 272)  routing T_5_17.wire_logic_cluster/lc_0/out <X> T_5_17.lc_trk_g0_0
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (262 272)  (262 272)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 272)  (263 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 272)  (268 272)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 272)  (270 272)  LC_0 Logic Functioning bit
 (38 0)  (272 272)  (272 272)  LC_0 Logic Functioning bit
 (45 0)  (279 272)  (279 272)  LC_0 Logic Functioning bit
 (17 1)  (251 273)  (251 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (255 273)  (255 273)  routing T_5_17.sp4_r_v_b_32 <X> T_5_17.lc_trk_g0_3
 (29 1)  (263 273)  (263 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 273)  (264 273)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (270 273)  (270 273)  LC_0 Logic Functioning bit
 (37 1)  (271 273)  (271 273)  LC_0 Logic Functioning bit
 (38 1)  (272 273)  (272 273)  LC_0 Logic Functioning bit
 (39 1)  (273 273)  (273 273)  LC_0 Logic Functioning bit
 (40 1)  (274 273)  (274 273)  LC_0 Logic Functioning bit
 (42 1)  (276 273)  (276 273)  LC_0 Logic Functioning bit
 (51 1)  (285 273)  (285 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 274)  (234 274)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 274)  (248 274)  routing T_5_17.sp4_h_l_1 <X> T_5_17.lc_trk_g0_4
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 274)  (268 274)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 274)  (270 274)  LC_1 Logic Functioning bit
 (38 2)  (272 274)  (272 274)  LC_1 Logic Functioning bit
 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (15 3)  (249 275)  (249 275)  routing T_5_17.sp4_h_l_1 <X> T_5_17.lc_trk_g0_4
 (16 3)  (250 275)  (250 275)  routing T_5_17.sp4_h_l_1 <X> T_5_17.lc_trk_g0_4
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 275)  (270 275)  LC_1 Logic Functioning bit
 (38 3)  (272 275)  (272 275)  LC_1 Logic Functioning bit
 (21 4)  (255 276)  (255 276)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g1_3
 (22 4)  (256 276)  (256 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (260 276)  (260 276)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 276)  (261 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 276)  (262 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 276)  (263 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 276)  (264 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 276)  (265 276)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 276)  (267 276)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (50 4)  (284 276)  (284 276)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (287 276)  (287 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (248 277)  (248 277)  routing T_5_17.sp4_h_r_0 <X> T_5_17.lc_trk_g1_0
 (15 5)  (249 277)  (249 277)  routing T_5_17.sp4_h_r_0 <X> T_5_17.lc_trk_g1_0
 (16 5)  (250 277)  (250 277)  routing T_5_17.sp4_h_r_0 <X> T_5_17.lc_trk_g1_0
 (17 5)  (251 277)  (251 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (260 277)  (260 277)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 277)  (262 277)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (8 6)  (242 278)  (242 278)  routing T_5_17.sp4_v_t_41 <X> T_5_17.sp4_h_l_41
 (9 6)  (243 278)  (243 278)  routing T_5_17.sp4_v_t_41 <X> T_5_17.sp4_h_l_41
 (25 6)  (259 278)  (259 278)  routing T_5_17.sp4_h_r_14 <X> T_5_17.lc_trk_g1_6
 (27 6)  (261 278)  (261 278)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 278)  (262 278)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 278)  (268 278)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 278)  (270 278)  LC_3 Logic Functioning bit
 (37 6)  (271 278)  (271 278)  LC_3 Logic Functioning bit
 (38 6)  (272 278)  (272 278)  LC_3 Logic Functioning bit
 (39 6)  (273 278)  (273 278)  LC_3 Logic Functioning bit
 (41 6)  (275 278)  (275 278)  LC_3 Logic Functioning bit
 (43 6)  (277 278)  (277 278)  LC_3 Logic Functioning bit
 (45 6)  (279 278)  (279 278)  LC_3 Logic Functioning bit
 (11 7)  (245 279)  (245 279)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_h_l_40
 (22 7)  (256 279)  (256 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (257 279)  (257 279)  routing T_5_17.sp4_h_r_14 <X> T_5_17.lc_trk_g1_6
 (24 7)  (258 279)  (258 279)  routing T_5_17.sp4_h_r_14 <X> T_5_17.lc_trk_g1_6
 (26 7)  (260 279)  (260 279)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 279)  (262 279)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 279)  (264 279)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 279)  (265 279)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 279)  (270 279)  LC_3 Logic Functioning bit
 (38 7)  (272 279)  (272 279)  LC_3 Logic Functioning bit
 (48 7)  (282 279)  (282 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (285 279)  (285 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (256 280)  (256 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (257 280)  (257 280)  routing T_5_17.sp4_v_t_30 <X> T_5_17.lc_trk_g2_3
 (24 8)  (258 280)  (258 280)  routing T_5_17.sp4_v_t_30 <X> T_5_17.lc_trk_g2_3
 (26 8)  (260 280)  (260 280)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 280)  (270 280)  LC_4 Logic Functioning bit
 (38 8)  (272 280)  (272 280)  LC_4 Logic Functioning bit
 (41 8)  (275 280)  (275 280)  LC_4 Logic Functioning bit
 (43 8)  (277 280)  (277 280)  LC_4 Logic Functioning bit
 (45 8)  (279 280)  (279 280)  LC_4 Logic Functioning bit
 (48 8)  (282 280)  (282 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (28 9)  (262 281)  (262 281)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 281)  (264 281)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 281)  (265 281)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 281)  (270 281)  LC_4 Logic Functioning bit
 (38 9)  (272 281)  (272 281)  LC_4 Logic Functioning bit
 (40 9)  (274 281)  (274 281)  LC_4 Logic Functioning bit
 (42 9)  (276 281)  (276 281)  LC_4 Logic Functioning bit
 (14 10)  (248 282)  (248 282)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g2_4
 (17 10)  (251 282)  (251 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 282)  (252 282)  routing T_5_17.wire_logic_cluster/lc_5/out <X> T_5_17.lc_trk_g2_5
 (25 10)  (259 282)  (259 282)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g2_6
 (26 10)  (260 282)  (260 282)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (265 282)  (265 282)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 282)  (270 282)  LC_5 Logic Functioning bit
 (37 10)  (271 282)  (271 282)  LC_5 Logic Functioning bit
 (38 10)  (272 282)  (272 282)  LC_5 Logic Functioning bit
 (41 10)  (275 282)  (275 282)  LC_5 Logic Functioning bit
 (45 10)  (279 282)  (279 282)  LC_5 Logic Functioning bit
 (51 10)  (285 282)  (285 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (251 283)  (251 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (256 283)  (256 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (262 283)  (262 283)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 283)  (263 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 283)  (266 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (267 283)  (267 283)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.input_2_5
 (35 11)  (269 283)  (269 283)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.input_2_5
 (36 11)  (270 283)  (270 283)  LC_5 Logic Functioning bit
 (37 11)  (271 283)  (271 283)  LC_5 Logic Functioning bit
 (39 11)  (273 283)  (273 283)  LC_5 Logic Functioning bit
 (40 11)  (274 283)  (274 283)  LC_5 Logic Functioning bit
 (51 11)  (285 283)  (285 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (256 284)  (256 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (257 284)  (257 284)  routing T_5_17.sp4_h_r_27 <X> T_5_17.lc_trk_g3_3
 (24 12)  (258 284)  (258 284)  routing T_5_17.sp4_h_r_27 <X> T_5_17.lc_trk_g3_3
 (26 12)  (260 284)  (260 284)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 284)  (262 284)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 284)  (265 284)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 284)  (268 284)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 284)  (270 284)  LC_6 Logic Functioning bit
 (38 12)  (272 284)  (272 284)  LC_6 Logic Functioning bit
 (45 12)  (279 284)  (279 284)  LC_6 Logic Functioning bit
 (21 13)  (255 285)  (255 285)  routing T_5_17.sp4_h_r_27 <X> T_5_17.lc_trk_g3_3
 (26 13)  (260 285)  (260 285)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 285)  (262 285)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 285)  (264 285)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 285)  (265 285)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 285)  (270 285)  LC_6 Logic Functioning bit
 (37 13)  (271 285)  (271 285)  LC_6 Logic Functioning bit
 (38 13)  (272 285)  (272 285)  LC_6 Logic Functioning bit
 (39 13)  (273 285)  (273 285)  LC_6 Logic Functioning bit
 (40 13)  (274 285)  (274 285)  LC_6 Logic Functioning bit
 (42 13)  (276 285)  (276 285)  LC_6 Logic Functioning bit
 (52 13)  (286 285)  (286 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (239 286)  (239 286)  routing T_5_17.sp4_v_t_38 <X> T_5_17.sp4_h_l_44
 (12 14)  (246 286)  (246 286)  routing T_5_17.sp4_v_b_11 <X> T_5_17.sp4_h_l_46
 (14 14)  (248 286)  (248 286)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g3_4
 (4 15)  (238 287)  (238 287)  routing T_5_17.sp4_v_t_38 <X> T_5_17.sp4_h_l_44
 (6 15)  (240 287)  (240 287)  routing T_5_17.sp4_v_t_38 <X> T_5_17.sp4_h_l_44
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_6_17

 (17 0)  (305 272)  (305 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 272)  (306 272)  routing T_6_17.wire_logic_cluster/lc_1/out <X> T_6_17.lc_trk_g0_1
 (26 0)  (314 272)  (314 272)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 272)  (319 272)  routing T_6_17.lc_trk_g0_7 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (323 272)  (323 272)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.input_2_0
 (36 0)  (324 272)  (324 272)  LC_0 Logic Functioning bit
 (52 0)  (340 272)  (340 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (310 273)  (310 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (315 273)  (315 273)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 273)  (319 273)  routing T_6_17.lc_trk_g0_7 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 273)  (320 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (321 273)  (321 273)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.input_2_0
 (35 1)  (323 273)  (323 273)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.input_2_0
 (0 2)  (288 274)  (288 274)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (296 274)  (296 274)  routing T_6_17.sp4_h_r_1 <X> T_6_17.sp4_h_l_36
 (22 2)  (310 274)  (310 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (311 274)  (311 274)  routing T_6_17.sp12_h_r_23 <X> T_6_17.lc_trk_g0_7
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 274)  (319 274)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 274)  (321 274)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 274)  (322 274)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 274)  (324 274)  LC_1 Logic Functioning bit
 (38 2)  (326 274)  (326 274)  LC_1 Logic Functioning bit
 (45 2)  (333 274)  (333 274)  LC_1 Logic Functioning bit
 (0 3)  (288 275)  (288 275)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (21 3)  (309 275)  (309 275)  routing T_6_17.sp12_h_r_23 <X> T_6_17.lc_trk_g0_7
 (29 3)  (317 275)  (317 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 275)  (318 275)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 275)  (319 275)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (37 3)  (325 275)  (325 275)  LC_1 Logic Functioning bit
 (38 3)  (326 275)  (326 275)  LC_1 Logic Functioning bit
 (39 3)  (327 275)  (327 275)  LC_1 Logic Functioning bit
 (40 3)  (328 275)  (328 275)  LC_1 Logic Functioning bit
 (42 3)  (330 275)  (330 275)  LC_1 Logic Functioning bit
 (47 3)  (335 275)  (335 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (303 276)  (303 276)  routing T_6_17.bot_op_1 <X> T_6_17.lc_trk_g1_1
 (17 4)  (305 276)  (305 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 276)  (316 276)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 276)  (321 276)  routing T_6_17.lc_trk_g2_1 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (27 5)  (315 277)  (315 277)  routing T_6_17.lc_trk_g1_1 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 277)  (318 277)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (5 6)  (293 278)  (293 278)  routing T_6_17.sp4_v_b_3 <X> T_6_17.sp4_h_l_38
 (6 6)  (294 278)  (294 278)  routing T_6_17.sp4_h_l_47 <X> T_6_17.sp4_v_t_38
 (17 6)  (305 278)  (305 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 278)  (306 278)  routing T_6_17.wire_logic_cluster/lc_5/out <X> T_6_17.lc_trk_g1_5
 (21 6)  (309 278)  (309 278)  routing T_6_17.wire_logic_cluster/lc_7/out <X> T_6_17.lc_trk_g1_7
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 278)  (313 278)  routing T_6_17.lft_op_6 <X> T_6_17.lc_trk_g1_6
 (26 6)  (314 278)  (314 278)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 278)  (315 278)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 278)  (316 278)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 278)  (319 278)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 278)  (322 278)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 278)  (324 278)  LC_3 Logic Functioning bit
 (37 6)  (325 278)  (325 278)  LC_3 Logic Functioning bit
 (38 6)  (326 278)  (326 278)  LC_3 Logic Functioning bit
 (39 6)  (327 278)  (327 278)  LC_3 Logic Functioning bit
 (40 6)  (328 278)  (328 278)  LC_3 Logic Functioning bit
 (41 6)  (329 278)  (329 278)  LC_3 Logic Functioning bit
 (42 6)  (330 278)  (330 278)  LC_3 Logic Functioning bit
 (50 6)  (338 278)  (338 278)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (300 279)  (300 279)  routing T_6_17.sp4_h_l_40 <X> T_6_17.sp4_v_t_40
 (22 7)  (310 279)  (310 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (312 279)  (312 279)  routing T_6_17.lft_op_6 <X> T_6_17.lc_trk_g1_6
 (26 7)  (314 279)  (314 279)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 279)  (316 279)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 279)  (318 279)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 279)  (319 279)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 279)  (324 279)  LC_3 Logic Functioning bit
 (37 7)  (325 279)  (325 279)  LC_3 Logic Functioning bit
 (38 7)  (326 279)  (326 279)  LC_3 Logic Functioning bit
 (39 7)  (327 279)  (327 279)  LC_3 Logic Functioning bit
 (40 7)  (328 279)  (328 279)  LC_3 Logic Functioning bit
 (41 7)  (329 279)  (329 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (43 7)  (331 279)  (331 279)  LC_3 Logic Functioning bit
 (15 8)  (303 280)  (303 280)  routing T_6_17.rgt_op_1 <X> T_6_17.lc_trk_g2_1
 (17 8)  (305 280)  (305 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 280)  (306 280)  routing T_6_17.rgt_op_1 <X> T_6_17.lc_trk_g2_1
 (22 8)  (310 280)  (310 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (311 280)  (311 280)  routing T_6_17.sp12_v_b_19 <X> T_6_17.lc_trk_g2_3
 (28 8)  (316 280)  (316 280)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 280)  (319 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 280)  (321 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 280)  (322 280)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 280)  (323 280)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_4
 (36 8)  (324 280)  (324 280)  LC_4 Logic Functioning bit
 (41 8)  (329 280)  (329 280)  LC_4 Logic Functioning bit
 (43 8)  (331 280)  (331 280)  LC_4 Logic Functioning bit
 (51 8)  (339 280)  (339 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (309 281)  (309 281)  routing T_6_17.sp12_v_b_19 <X> T_6_17.lc_trk_g2_3
 (27 9)  (315 281)  (315 281)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 281)  (316 281)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 281)  (317 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 281)  (318 281)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 281)  (320 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (321 281)  (321 281)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_4
 (34 9)  (322 281)  (322 281)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_4
 (36 9)  (324 281)  (324 281)  LC_4 Logic Functioning bit
 (37 9)  (325 281)  (325 281)  LC_4 Logic Functioning bit
 (38 9)  (326 281)  (326 281)  LC_4 Logic Functioning bit
 (40 9)  (328 281)  (328 281)  LC_4 Logic Functioning bit
 (42 9)  (330 281)  (330 281)  LC_4 Logic Functioning bit
 (15 10)  (303 282)  (303 282)  routing T_6_17.rgt_op_5 <X> T_6_17.lc_trk_g2_5
 (17 10)  (305 282)  (305 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (306 282)  (306 282)  routing T_6_17.rgt_op_5 <X> T_6_17.lc_trk_g2_5
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (312 282)  (312 282)  routing T_6_17.tnl_op_7 <X> T_6_17.lc_trk_g2_7
 (25 10)  (313 282)  (313 282)  routing T_6_17.wire_logic_cluster/lc_6/out <X> T_6_17.lc_trk_g2_6
 (26 10)  (314 282)  (314 282)  routing T_6_17.lc_trk_g2_5 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 282)  (319 282)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 282)  (322 282)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (37 10)  (325 282)  (325 282)  LC_5 Logic Functioning bit
 (38 10)  (326 282)  (326 282)  LC_5 Logic Functioning bit
 (39 10)  (327 282)  (327 282)  LC_5 Logic Functioning bit
 (41 10)  (329 282)  (329 282)  LC_5 Logic Functioning bit
 (43 10)  (331 282)  (331 282)  LC_5 Logic Functioning bit
 (45 10)  (333 282)  (333 282)  LC_5 Logic Functioning bit
 (46 10)  (334 282)  (334 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (309 283)  (309 283)  routing T_6_17.tnl_op_7 <X> T_6_17.lc_trk_g2_7
 (22 11)  (310 283)  (310 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (316 283)  (316 283)  routing T_6_17.lc_trk_g2_5 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 283)  (318 283)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (325 283)  (325 283)  LC_5 Logic Functioning bit
 (39 11)  (327 283)  (327 283)  LC_5 Logic Functioning bit
 (16 12)  (304 284)  (304 284)  routing T_6_17.sp4_v_t_12 <X> T_6_17.lc_trk_g3_1
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (306 284)  (306 284)  routing T_6_17.sp4_v_t_12 <X> T_6_17.lc_trk_g3_1
 (21 12)  (309 284)  (309 284)  routing T_6_17.rgt_op_3 <X> T_6_17.lc_trk_g3_3
 (22 12)  (310 284)  (310 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (312 284)  (312 284)  routing T_6_17.rgt_op_3 <X> T_6_17.lc_trk_g3_3
 (25 12)  (313 284)  (313 284)  routing T_6_17.rgt_op_2 <X> T_6_17.lc_trk_g3_2
 (26 12)  (314 284)  (314 284)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (319 284)  (319 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 284)  (322 284)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (37 12)  (325 284)  (325 284)  LC_6 Logic Functioning bit
 (38 12)  (326 284)  (326 284)  LC_6 Logic Functioning bit
 (41 12)  (329 284)  (329 284)  LC_6 Logic Functioning bit
 (45 12)  (333 284)  (333 284)  LC_6 Logic Functioning bit
 (53 12)  (341 284)  (341 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (310 285)  (310 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (312 285)  (312 285)  routing T_6_17.rgt_op_2 <X> T_6_17.lc_trk_g3_2
 (26 13)  (314 285)  (314 285)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 285)  (316 285)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 285)  (319 285)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 285)  (320 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (323 285)  (323 285)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.input_2_6
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (37 13)  (325 285)  (325 285)  LC_6 Logic Functioning bit
 (39 13)  (327 285)  (327 285)  LC_6 Logic Functioning bit
 (40 13)  (328 285)  (328 285)  LC_6 Logic Functioning bit
 (12 14)  (300 286)  (300 286)  routing T_6_17.sp4_v_t_46 <X> T_6_17.sp4_h_l_46
 (14 14)  (302 286)  (302 286)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g3_4
 (15 14)  (303 286)  (303 286)  routing T_6_17.sp4_h_r_45 <X> T_6_17.lc_trk_g3_5
 (16 14)  (304 286)  (304 286)  routing T_6_17.sp4_h_r_45 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.sp4_h_r_45 <X> T_6_17.lc_trk_g3_5
 (21 14)  (309 286)  (309 286)  routing T_6_17.rgt_op_7 <X> T_6_17.lc_trk_g3_7
 (22 14)  (310 286)  (310 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 286)  (312 286)  routing T_6_17.rgt_op_7 <X> T_6_17.lc_trk_g3_7
 (28 14)  (316 286)  (316 286)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 286)  (318 286)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 286)  (319 286)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 286)  (322 286)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 286)  (324 286)  LC_7 Logic Functioning bit
 (37 14)  (325 286)  (325 286)  LC_7 Logic Functioning bit
 (38 14)  (326 286)  (326 286)  LC_7 Logic Functioning bit
 (39 14)  (327 286)  (327 286)  LC_7 Logic Functioning bit
 (41 14)  (329 286)  (329 286)  LC_7 Logic Functioning bit
 (43 14)  (331 286)  (331 286)  LC_7 Logic Functioning bit
 (11 15)  (299 287)  (299 287)  routing T_6_17.sp4_v_t_46 <X> T_6_17.sp4_h_l_46
 (14 15)  (302 287)  (302 287)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g3_4
 (16 15)  (304 287)  (304 287)  routing T_6_17.sp4_v_b_36 <X> T_6_17.lc_trk_g3_4
 (17 15)  (305 287)  (305 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (306 287)  (306 287)  routing T_6_17.sp4_h_r_45 <X> T_6_17.lc_trk_g3_5
 (30 15)  (318 287)  (318 287)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 287)  (324 287)  LC_7 Logic Functioning bit
 (37 15)  (325 287)  (325 287)  LC_7 Logic Functioning bit
 (38 15)  (326 287)  (326 287)  LC_7 Logic Functioning bit
 (39 15)  (327 287)  (327 287)  LC_7 Logic Functioning bit
 (41 15)  (329 287)  (329 287)  LC_7 Logic Functioning bit
 (43 15)  (331 287)  (331 287)  LC_7 Logic Functioning bit


LogicTile_7_17

 (15 0)  (357 272)  (357 272)  routing T_7_17.lft_op_1 <X> T_7_17.lc_trk_g0_1
 (17 0)  (359 272)  (359 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 272)  (360 272)  routing T_7_17.lft_op_1 <X> T_7_17.lc_trk_g0_1
 (21 0)  (363 272)  (363 272)  routing T_7_17.wire_logic_cluster/lc_3/out <X> T_7_17.lc_trk_g0_3
 (22 0)  (364 272)  (364 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 272)  (376 272)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (43 0)  (385 272)  (385 272)  LC_0 Logic Functioning bit
 (45 0)  (387 272)  (387 272)  LC_0 Logic Functioning bit
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (367 273)  (367 273)  routing T_7_17.sp4_r_v_b_33 <X> T_7_17.lc_trk_g0_2
 (26 1)  (368 273)  (368 273)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 273)  (375 273)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.input_2_0
 (35 1)  (377 273)  (377 273)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.input_2_0
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (42 1)  (384 273)  (384 273)  LC_0 Logic Functioning bit
 (51 1)  (393 273)  (393 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 274)  (342 274)  routing T_7_17.glb_netwk_3 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 274)  (347 274)  routing T_7_17.sp4_v_t_37 <X> T_7_17.sp4_h_l_37
 (8 2)  (350 274)  (350 274)  routing T_7_17.sp4_h_r_5 <X> T_7_17.sp4_h_l_36
 (10 2)  (352 274)  (352 274)  routing T_7_17.sp4_h_r_5 <X> T_7_17.sp4_h_l_36
 (21 2)  (363 274)  (363 274)  routing T_7_17.sp4_h_l_10 <X> T_7_17.lc_trk_g0_7
 (22 2)  (364 274)  (364 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (365 274)  (365 274)  routing T_7_17.sp4_h_l_10 <X> T_7_17.lc_trk_g0_7
 (24 2)  (366 274)  (366 274)  routing T_7_17.sp4_h_l_10 <X> T_7_17.lc_trk_g0_7
 (27 2)  (369 274)  (369 274)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 274)  (370 274)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 274)  (375 274)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 274)  (378 274)  LC_1 Logic Functioning bit
 (38 2)  (380 274)  (380 274)  LC_1 Logic Functioning bit
 (41 2)  (383 274)  (383 274)  LC_1 Logic Functioning bit
 (43 2)  (385 274)  (385 274)  LC_1 Logic Functioning bit
 (45 2)  (387 274)  (387 274)  LC_1 Logic Functioning bit
 (46 2)  (388 274)  (388 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 275)  (342 275)  routing T_7_17.glb_netwk_3 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (6 3)  (348 275)  (348 275)  routing T_7_17.sp4_v_t_37 <X> T_7_17.sp4_h_l_37
 (21 3)  (363 275)  (363 275)  routing T_7_17.sp4_h_l_10 <X> T_7_17.lc_trk_g0_7
 (26 3)  (368 275)  (368 275)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 275)  (369 275)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 275)  (372 275)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 275)  (373 275)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (40 3)  (382 275)  (382 275)  LC_1 Logic Functioning bit
 (42 3)  (384 275)  (384 275)  LC_1 Logic Functioning bit
 (53 3)  (395 275)  (395 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (356 276)  (356 276)  routing T_7_17.wire_logic_cluster/lc_0/out <X> T_7_17.lc_trk_g1_0
 (25 4)  (367 276)  (367 276)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g1_2
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 276)  (375 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 276)  (376 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (38 4)  (380 276)  (380 276)  LC_2 Logic Functioning bit
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (41 4)  (383 276)  (383 276)  LC_2 Logic Functioning bit
 (43 4)  (385 276)  (385 276)  LC_2 Logic Functioning bit
 (45 4)  (387 276)  (387 276)  LC_2 Logic Functioning bit
 (17 5)  (359 277)  (359 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (365 277)  (365 277)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g1_2
 (24 5)  (366 277)  (366 277)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g1_2
 (25 5)  (367 277)  (367 277)  routing T_7_17.sp4_h_l_7 <X> T_7_17.lc_trk_g1_2
 (26 5)  (368 277)  (368 277)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 277)  (370 277)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 277)  (373 277)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (47 5)  (389 277)  (389 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (393 277)  (393 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (347 278)  (347 278)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_38
 (14 6)  (356 278)  (356 278)  routing T_7_17.wire_logic_cluster/lc_4/out <X> T_7_17.lc_trk_g1_4
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 278)  (360 278)  routing T_7_17.wire_logic_cluster/lc_5/out <X> T_7_17.lc_trk_g1_5
 (27 6)  (369 278)  (369 278)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 278)  (370 278)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 278)  (372 278)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 278)  (375 278)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 278)  (378 278)  LC_3 Logic Functioning bit
 (38 6)  (380 278)  (380 278)  LC_3 Logic Functioning bit
 (41 6)  (383 278)  (383 278)  LC_3 Logic Functioning bit
 (43 6)  (385 278)  (385 278)  LC_3 Logic Functioning bit
 (45 6)  (387 278)  (387 278)  LC_3 Logic Functioning bit
 (51 6)  (393 278)  (393 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (345 279)  (345 279)  routing T_7_17.sp12_h_l_23 <X> T_7_17.sp12_v_t_23
 (6 7)  (348 279)  (348 279)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_38
 (17 7)  (359 279)  (359 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (368 279)  (368 279)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 279)  (373 279)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 279)  (378 279)  LC_3 Logic Functioning bit
 (38 7)  (380 279)  (380 279)  LC_3 Logic Functioning bit
 (40 7)  (382 279)  (382 279)  LC_3 Logic Functioning bit
 (42 7)  (384 279)  (384 279)  LC_3 Logic Functioning bit
 (47 7)  (389 279)  (389 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (359 280)  (359 280)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (360 280)  (360 280)  routing T_7_17.bnl_op_1 <X> T_7_17.lc_trk_g2_1
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (365 280)  (365 280)  routing T_7_17.sp12_v_b_19 <X> T_7_17.lc_trk_g2_3
 (25 8)  (367 280)  (367 280)  routing T_7_17.sp4_v_b_26 <X> T_7_17.lc_trk_g2_2
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 280)  (372 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (38 8)  (380 280)  (380 280)  LC_4 Logic Functioning bit
 (45 8)  (387 280)  (387 280)  LC_4 Logic Functioning bit
 (46 8)  (388 280)  (388 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (360 281)  (360 281)  routing T_7_17.bnl_op_1 <X> T_7_17.lc_trk_g2_1
 (21 9)  (363 281)  (363 281)  routing T_7_17.sp12_v_b_19 <X> T_7_17.lc_trk_g2_3
 (22 9)  (364 281)  (364 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (365 281)  (365 281)  routing T_7_17.sp4_v_b_26 <X> T_7_17.lc_trk_g2_2
 (26 9)  (368 281)  (368 281)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 281)  (370 281)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 281)  (378 281)  LC_4 Logic Functioning bit
 (37 9)  (379 281)  (379 281)  LC_4 Logic Functioning bit
 (38 9)  (380 281)  (380 281)  LC_4 Logic Functioning bit
 (39 9)  (381 281)  (381 281)  LC_4 Logic Functioning bit
 (41 9)  (383 281)  (383 281)  LC_4 Logic Functioning bit
 (43 9)  (385 281)  (385 281)  LC_4 Logic Functioning bit
 (53 9)  (395 281)  (395 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (350 282)  (350 282)  routing T_7_17.sp4_v_t_42 <X> T_7_17.sp4_h_l_42
 (9 10)  (351 282)  (351 282)  routing T_7_17.sp4_v_t_42 <X> T_7_17.sp4_h_l_42
 (26 10)  (368 282)  (368 282)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 282)  (369 282)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 282)  (372 282)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 282)  (375 282)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 282)  (378 282)  LC_5 Logic Functioning bit
 (38 10)  (380 282)  (380 282)  LC_5 Logic Functioning bit
 (41 10)  (383 282)  (383 282)  LC_5 Logic Functioning bit
 (43 10)  (385 282)  (385 282)  LC_5 Logic Functioning bit
 (45 10)  (387 282)  (387 282)  LC_5 Logic Functioning bit
 (26 11)  (368 283)  (368 283)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (379 283)  (379 283)  LC_5 Logic Functioning bit
 (39 11)  (381 283)  (381 283)  LC_5 Logic Functioning bit
 (41 11)  (383 283)  (383 283)  LC_5 Logic Functioning bit
 (43 11)  (385 283)  (385 283)  LC_5 Logic Functioning bit
 (53 11)  (395 283)  (395 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (363 284)  (363 284)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g3_3
 (22 12)  (364 284)  (364 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 284)  (365 284)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g3_3
 (24 12)  (366 284)  (366 284)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g3_3
 (25 12)  (367 284)  (367 284)  routing T_7_17.wire_logic_cluster/lc_2/out <X> T_7_17.lc_trk_g3_2
 (22 13)  (364 285)  (364 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (16 14)  (358 286)  (358 286)  routing T_7_17.sp4_v_b_37 <X> T_7_17.lc_trk_g3_5
 (17 14)  (359 286)  (359 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 286)  (360 286)  routing T_7_17.sp4_v_b_37 <X> T_7_17.lc_trk_g3_5
 (21 14)  (363 286)  (363 286)  routing T_7_17.wire_logic_cluster/lc_7/out <X> T_7_17.lc_trk_g3_7
 (22 14)  (364 286)  (364 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (370 286)  (370 286)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 286)  (373 286)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 286)  (375 286)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 286)  (376 286)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (37 14)  (379 286)  (379 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (39 14)  (381 286)  (381 286)  LC_7 Logic Functioning bit
 (41 14)  (383 286)  (383 286)  LC_7 Logic Functioning bit
 (43 14)  (385 286)  (385 286)  LC_7 Logic Functioning bit
 (45 14)  (387 286)  (387 286)  LC_7 Logic Functioning bit
 (11 15)  (353 287)  (353 287)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_h_l_46
 (18 15)  (360 287)  (360 287)  routing T_7_17.sp4_v_b_37 <X> T_7_17.lc_trk_g3_5
 (26 15)  (368 287)  (368 287)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 287)  (370 287)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 287)  (372 287)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 287)  (373 287)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit
 (53 15)  (395 287)  (395 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_17

 (6 2)  (402 274)  (402 274)  routing T_8_17.sp4_h_l_42 <X> T_8_17.sp4_v_t_37
 (5 15)  (401 287)  (401 287)  routing T_8_17.sp4_h_l_44 <X> T_8_17.sp4_v_t_44


LogicTile_9_17

 (12 6)  (450 278)  (450 278)  routing T_9_17.sp4_v_t_40 <X> T_9_17.sp4_h_l_40
 (11 7)  (449 279)  (449 279)  routing T_9_17.sp4_v_t_40 <X> T_9_17.sp4_h_l_40
 (12 14)  (450 286)  (450 286)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_46
 (11 15)  (449 287)  (449 287)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_46


LogicTile_10_17

 (8 2)  (500 274)  (500 274)  routing T_10_17.sp4_v_t_36 <X> T_10_17.sp4_h_l_36
 (9 2)  (501 274)  (501 274)  routing T_10_17.sp4_v_t_36 <X> T_10_17.sp4_h_l_36
 (8 14)  (500 286)  (500 286)  routing T_10_17.sp4_v_t_47 <X> T_10_17.sp4_h_l_47
 (9 14)  (501 286)  (501 286)  routing T_10_17.sp4_v_t_47 <X> T_10_17.sp4_h_l_47


LogicTile_11_17

 (12 6)  (558 278)  (558 278)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_l_40
 (11 7)  (557 279)  (557 279)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_l_40
 (12 14)  (558 286)  (558 286)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_h_l_46
 (11 15)  (557 287)  (557 287)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_h_l_46


LogicTile_12_17

 (3 15)  (603 287)  (603 287)  routing T_12_17.sp12_h_l_22 <X> T_12_17.sp12_v_t_22


LogicTile_1_16

 (4 10)  (22 266)  (22 266)  routing T_1_16.sp4_h_r_0 <X> T_1_16.sp4_v_t_43
 (6 10)  (24 266)  (24 266)  routing T_1_16.sp4_h_r_0 <X> T_1_16.sp4_v_t_43
 (5 11)  (23 267)  (23 267)  routing T_1_16.sp4_h_r_0 <X> T_1_16.sp4_v_t_43


LogicTile_2_16

 (5 2)  (77 258)  (77 258)  routing T_2_16.sp4_v_t_37 <X> T_2_16.sp4_h_l_37
 (6 3)  (78 259)  (78 259)  routing T_2_16.sp4_v_t_37 <X> T_2_16.sp4_h_l_37
 (5 4)  (77 260)  (77 260)  routing T_2_16.sp4_h_l_37 <X> T_2_16.sp4_h_r_3
 (4 5)  (76 261)  (76 261)  routing T_2_16.sp4_h_l_37 <X> T_2_16.sp4_h_r_3


LogicTile_3_16

 (4 7)  (130 263)  (130 263)  routing T_3_16.sp4_h_r_7 <X> T_3_16.sp4_h_l_38
 (6 7)  (132 263)  (132 263)  routing T_3_16.sp4_h_r_7 <X> T_3_16.sp4_h_l_38
 (8 7)  (134 263)  (134 263)  routing T_3_16.sp4_h_r_10 <X> T_3_16.sp4_v_t_41
 (9 7)  (135 263)  (135 263)  routing T_3_16.sp4_h_r_10 <X> T_3_16.sp4_v_t_41
 (10 7)  (136 263)  (136 263)  routing T_3_16.sp4_h_r_10 <X> T_3_16.sp4_v_t_41
 (11 10)  (137 266)  (137 266)  routing T_3_16.sp4_h_l_38 <X> T_3_16.sp4_v_t_45
 (8 11)  (134 267)  (134 267)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_v_t_42
 (9 11)  (135 267)  (135 267)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_v_t_42
 (10 11)  (136 267)  (136 267)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_v_t_42


LogicTile_4_16

 (4 2)  (184 258)  (184 258)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_v_t_37
 (5 3)  (185 259)  (185 259)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_v_t_37
 (8 7)  (188 263)  (188 263)  routing T_4_16.sp4_h_r_10 <X> T_4_16.sp4_v_t_41
 (9 7)  (189 263)  (189 263)  routing T_4_16.sp4_h_r_10 <X> T_4_16.sp4_v_t_41
 (10 7)  (190 263)  (190 263)  routing T_4_16.sp4_h_r_10 <X> T_4_16.sp4_v_t_41
 (19 9)  (199 265)  (199 265)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (19 10)  (199 266)  (199 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (8 11)  (188 267)  (188 267)  routing T_4_16.sp4_h_r_7 <X> T_4_16.sp4_v_t_42
 (9 11)  (189 267)  (189 267)  routing T_4_16.sp4_h_r_7 <X> T_4_16.sp4_v_t_42


LogicTile_5_16

 (15 0)  (249 256)  (249 256)  routing T_5_16.sp4_h_r_9 <X> T_5_16.lc_trk_g0_1
 (16 0)  (250 256)  (250 256)  routing T_5_16.sp4_h_r_9 <X> T_5_16.lc_trk_g0_1
 (17 0)  (251 256)  (251 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (252 256)  (252 256)  routing T_5_16.sp4_h_r_9 <X> T_5_16.lc_trk_g0_1
 (0 2)  (234 258)  (234 258)  routing T_5_16.glb_netwk_3 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (236 258)  (236 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (239 258)  (239 258)  routing T_5_16.sp4_h_r_9 <X> T_5_16.sp4_h_l_37
 (27 2)  (261 258)  (261 258)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 258)  (262 258)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 258)  (263 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 258)  (265 258)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 258)  (266 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 258)  (268 258)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 258)  (270 258)  LC_1 Logic Functioning bit
 (38 2)  (272 258)  (272 258)  LC_1 Logic Functioning bit
 (45 2)  (279 258)  (279 258)  LC_1 Logic Functioning bit
 (46 2)  (280 258)  (280 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 259)  (234 259)  routing T_5_16.glb_netwk_3 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (4 3)  (238 259)  (238 259)  routing T_5_16.sp4_h_r_9 <X> T_5_16.sp4_h_l_37
 (8 3)  (242 259)  (242 259)  routing T_5_16.sp4_h_r_7 <X> T_5_16.sp4_v_t_36
 (9 3)  (243 259)  (243 259)  routing T_5_16.sp4_h_r_7 <X> T_5_16.sp4_v_t_36
 (10 3)  (244 259)  (244 259)  routing T_5_16.sp4_h_r_7 <X> T_5_16.sp4_v_t_36
 (29 3)  (263 259)  (263 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 259)  (265 259)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 259)  (270 259)  LC_1 Logic Functioning bit
 (37 3)  (271 259)  (271 259)  LC_1 Logic Functioning bit
 (38 3)  (272 259)  (272 259)  LC_1 Logic Functioning bit
 (39 3)  (273 259)  (273 259)  LC_1 Logic Functioning bit
 (41 3)  (275 259)  (275 259)  LC_1 Logic Functioning bit
 (43 3)  (277 259)  (277 259)  LC_1 Logic Functioning bit
 (47 3)  (281 259)  (281 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 6)  (255 262)  (255 262)  routing T_5_16.wire_logic_cluster/lc_7/out <X> T_5_16.lc_trk_g1_7
 (22 6)  (256 262)  (256 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (19 11)  (253 267)  (253 267)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (5 12)  (239 268)  (239 268)  routing T_5_16.sp4_v_t_44 <X> T_5_16.sp4_h_r_9
 (17 12)  (251 268)  (251 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 268)  (252 268)  routing T_5_16.wire_logic_cluster/lc_1/out <X> T_5_16.lc_trk_g3_1
 (15 14)  (249 270)  (249 270)  routing T_5_16.sp4_h_l_24 <X> T_5_16.lc_trk_g3_5
 (16 14)  (250 270)  (250 270)  routing T_5_16.sp4_h_l_24 <X> T_5_16.lc_trk_g3_5
 (17 14)  (251 270)  (251 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (252 270)  (252 270)  routing T_5_16.sp4_h_l_24 <X> T_5_16.lc_trk_g3_5
 (27 14)  (261 270)  (261 270)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 270)  (262 270)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 270)  (263 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 270)  (264 270)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 270)  (265 270)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 270)  (266 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 270)  (268 270)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 270)  (270 270)  LC_7 Logic Functioning bit
 (37 14)  (271 270)  (271 270)  LC_7 Logic Functioning bit
 (38 14)  (272 270)  (272 270)  LC_7 Logic Functioning bit
 (39 14)  (273 270)  (273 270)  LC_7 Logic Functioning bit
 (41 14)  (275 270)  (275 270)  LC_7 Logic Functioning bit
 (43 14)  (277 270)  (277 270)  LC_7 Logic Functioning bit
 (45 14)  (279 270)  (279 270)  LC_7 Logic Functioning bit
 (29 15)  (263 271)  (263 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 271)  (265 271)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 271)  (270 271)  LC_7 Logic Functioning bit
 (38 15)  (272 271)  (272 271)  LC_7 Logic Functioning bit
 (51 15)  (285 271)  (285 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_16

 (0 2)  (288 258)  (288 258)  routing T_6_16.glb_netwk_3 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (293 258)  (293 258)  routing T_6_16.sp4_v_t_37 <X> T_6_16.sp4_h_l_37
 (26 2)  (314 258)  (314 258)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 258)  (315 258)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 258)  (316 258)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 258)  (317 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 258)  (319 258)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 258)  (320 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 258)  (322 258)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 258)  (324 258)  LC_1 Logic Functioning bit
 (38 2)  (326 258)  (326 258)  LC_1 Logic Functioning bit
 (45 2)  (333 258)  (333 258)  LC_1 Logic Functioning bit
 (46 2)  (334 258)  (334 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (340 258)  (340 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (288 259)  (288 259)  routing T_6_16.glb_netwk_3 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (6 3)  (294 259)  (294 259)  routing T_6_16.sp4_v_t_37 <X> T_6_16.sp4_h_l_37
 (27 3)  (315 259)  (315 259)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 259)  (317 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 259)  (324 259)  LC_1 Logic Functioning bit
 (37 3)  (325 259)  (325 259)  LC_1 Logic Functioning bit
 (38 3)  (326 259)  (326 259)  LC_1 Logic Functioning bit
 (39 3)  (327 259)  (327 259)  LC_1 Logic Functioning bit
 (41 3)  (329 259)  (329 259)  LC_1 Logic Functioning bit
 (43 3)  (331 259)  (331 259)  LC_1 Logic Functioning bit
 (15 4)  (303 260)  (303 260)  routing T_6_16.lft_op_1 <X> T_6_16.lc_trk_g1_1
 (17 4)  (305 260)  (305 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (306 260)  (306 260)  routing T_6_16.lft_op_1 <X> T_6_16.lc_trk_g1_1
 (14 6)  (302 262)  (302 262)  routing T_6_16.sp4_h_l_9 <X> T_6_16.lc_trk_g1_4
 (15 6)  (303 262)  (303 262)  routing T_6_16.top_op_5 <X> T_6_16.lc_trk_g1_5
 (17 6)  (305 262)  (305 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (309 262)  (309 262)  routing T_6_16.wire_logic_cluster/lc_7/out <X> T_6_16.lc_trk_g1_7
 (22 6)  (310 262)  (310 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (302 263)  (302 263)  routing T_6_16.sp4_h_l_9 <X> T_6_16.lc_trk_g1_4
 (15 7)  (303 263)  (303 263)  routing T_6_16.sp4_h_l_9 <X> T_6_16.lc_trk_g1_4
 (16 7)  (304 263)  (304 263)  routing T_6_16.sp4_h_l_9 <X> T_6_16.lc_trk_g1_4
 (17 7)  (305 263)  (305 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (306 263)  (306 263)  routing T_6_16.top_op_5 <X> T_6_16.lc_trk_g1_5
 (11 10)  (299 266)  (299 266)  routing T_6_16.sp4_h_l_38 <X> T_6_16.sp4_v_t_45
 (17 12)  (305 268)  (305 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 268)  (306 268)  routing T_6_16.wire_logic_cluster/lc_1/out <X> T_6_16.lc_trk_g3_1
 (26 14)  (314 270)  (314 270)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 270)  (315 270)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 270)  (317 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 270)  (318 270)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 270)  (320 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 270)  (322 270)  routing T_6_16.lc_trk_g1_1 <X> T_6_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 270)  (324 270)  LC_7 Logic Functioning bit
 (38 14)  (326 270)  (326 270)  LC_7 Logic Functioning bit
 (45 14)  (333 270)  (333 270)  LC_7 Logic Functioning bit
 (53 14)  (341 270)  (341 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (27 15)  (315 271)  (315 271)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 271)  (317 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 271)  (318 271)  routing T_6_16.lc_trk_g1_7 <X> T_6_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 271)  (324 271)  LC_7 Logic Functioning bit
 (37 15)  (325 271)  (325 271)  LC_7 Logic Functioning bit
 (38 15)  (326 271)  (326 271)  LC_7 Logic Functioning bit
 (39 15)  (327 271)  (327 271)  LC_7 Logic Functioning bit
 (41 15)  (329 271)  (329 271)  LC_7 Logic Functioning bit
 (43 15)  (331 271)  (331 271)  LC_7 Logic Functioning bit
 (48 15)  (336 271)  (336 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_16

 (9 2)  (351 258)  (351 258)  routing T_7_16.sp4_h_r_10 <X> T_7_16.sp4_h_l_36
 (10 2)  (352 258)  (352 258)  routing T_7_16.sp4_h_r_10 <X> T_7_16.sp4_h_l_36
 (8 10)  (350 266)  (350 266)  routing T_7_16.sp4_v_t_36 <X> T_7_16.sp4_h_l_42
 (9 10)  (351 266)  (351 266)  routing T_7_16.sp4_v_t_36 <X> T_7_16.sp4_h_l_42
 (10 10)  (352 266)  (352 266)  routing T_7_16.sp4_v_t_36 <X> T_7_16.sp4_h_l_42


RAM_Tile_8_16

 (5 2)  (401 258)  (401 258)  routing T_8_16.sp4_v_t_43 <X> T_8_16.sp4_h_l_37
 (4 3)  (400 259)  (400 259)  routing T_8_16.sp4_v_t_43 <X> T_8_16.sp4_h_l_37
 (6 3)  (402 259)  (402 259)  routing T_8_16.sp4_v_t_43 <X> T_8_16.sp4_h_l_37
 (8 14)  (404 270)  (404 270)  routing T_8_16.sp4_v_t_47 <X> T_8_16.sp4_h_l_47
 (9 14)  (405 270)  (405 270)  routing T_8_16.sp4_v_t_47 <X> T_8_16.sp4_h_l_47


LogicTile_11_16

 (8 14)  (554 270)  (554 270)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_h_l_47
 (9 14)  (555 270)  (555 270)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_h_l_47


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9

 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_6_9

 (7 10)  (295 154)  (295 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8


