

================================================================
== Vitis HLS Report for 'tiled_maxpool2D'
================================================================
* Date:           Tue May  2 18:00:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  78168065|  78168065|  0.782 sec|  0.782 sec|  78168066|  78168066|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_tiled_maxpool2D_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_171    |tiled_maxpool2D_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT    |     2718|     2718|  27.180 us|  27.180 us|  2718|  2718|       no|
        |grp_maxpool2D_fu_181                                                          |maxpool2D                                                          |     1357|     1357|  13.570 us|  13.570 us|  1357|  1357|       no|
        |grp_tiled_maxpool2D_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_187  |tiled_maxpool2D_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT  |      688|      688|   6.880 us|   6.880 us|   688|   688|       no|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                                         |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |                Loop Name                |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- TILE_ROW_KERNEL_GROUP_VITIS_LOOP_59_1  |  78168064|  78168064|      4771|          -|          -|  16384|        no|
        +-----------------------------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    731|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    7|    1397|   3909|    -|
|Memory           |        5|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    266|    -|
|Register         |        -|    -|     557|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    7|    1954|   4906|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    3|       1|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                                               |control_s_axi                                                      |        0|   0|  176|   296|    0|
    |fm_m_axi_U                                                                    |fm_m_axi                                                           |        0|   0|  743|  1415|    0|
    |grp_maxpool2D_fu_181                                                          |maxpool2D                                                          |        0|   1|  173|   573|    0|
    |mul_3ns_5ns_6_1_1_U43                                                         |mul_3ns_5ns_6_1_1                                                  |        0|   0|    0|    17|    0|
    |mul_3ns_6ns_7_1_1_U40                                                         |mul_3ns_6ns_7_1_1                                                  |        0|   0|    0|    26|    0|
    |mul_3ns_6ns_8_1_1_U39                                                         |mul_3ns_6ns_8_1_1                                                  |        0|   0|    0|    26|    0|
    |mul_3ns_6ns_8_1_1_U42                                                         |mul_3ns_6ns_8_1_1                                                  |        0|   0|    0|    26|    0|
    |mul_3ns_7ns_9_1_1_U38                                                         |mul_3ns_7ns_9_1_1                                                  |        0|   0|    0|    33|    0|
    |mul_3ns_7ns_9_1_1_U41                                                         |mul_3ns_7ns_9_1_1                                                  |        0|   0|    0|    33|    0|
    |grp_tiled_maxpool2D_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_171    |tiled_maxpool2D_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT    |        0|   3|  169|   853|    0|
    |grp_tiled_maxpool2D_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_187  |tiled_maxpool2D_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT  |        0|   3|  136|   611|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                         |                                                                   |        0|   7| 1397|  3909|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |maxpool_in_buf_V_U   |maxpool_in_buf_V_RAM_AUTO_1R1W        |        4|  0|   0|    0|  2704|   16|     1|        43264|
    |maxpool_out_buf_V_U  |maxpool_out_buf_V_RAM_1WNR_AUTO_1R1W  |        1|  0|   0|    0|   676|   16|     1|        10816|
    +---------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                      |        5|  0|   0|    0|  3380|   32|     2|        54080|
    +---------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_277_p2     |         +|   0|  0|  20|          15|           1|
    |add_ln37_fu_382_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln40_1_fu_347_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln40_fu_321_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln57_fu_327_p2       |         +|   0|  0|  12|          12|           1|
    |add_ln59_fu_486_p2       |         +|   0|  0|  14|           6|           1|
    |tmp2_fu_266_p2           |         +|   0|  0|  71|          64|          64|
    |tmp2_mid1_fu_527_p2      |         +|   0|  0|  71|          64|          64|
    |tmp_fu_261_p2            |         +|   0|  0|  71|          64|          64|
    |tmp_mid1_fu_438_p2       |         +|   0|  0|  71|          64|          64|
    |and_ln40_1_fu_315_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_2_fu_453_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_411_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_271_p2      |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln40_fu_289_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln57_fu_309_p2      |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln59_fu_405_p2      |      icmp|   0|  0|  10|           6|           7|
    |or_ln40_fu_448_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln57_1_fu_333_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln57_2_fu_469_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln57_fu_464_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_1_fu_388_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln40_2_fu_507_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln40_3_fu_512_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln40_4_fu_520_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln40_5_fu_532_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln40_6_fu_459_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln40_7_fu_353_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln40_fu_295_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln57_1_fu_339_p3  |    select|   0|  0|  12|           1|           1|
    |select_ln57_fu_474_p3    |    select|   0|  0|   6|           1|           1|
    |xor_ln40_1_fu_443_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_303_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 731|         375|         586|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  53|         10|    1|         10|
    |fm_ARVALID                  |   9|          2|    1|          2|
    |fm_AWVALID                  |   9|          2|    1|          2|
    |fm_BREADY                   |   9|          2|    1|          2|
    |fm_RREADY                   |   9|          2|    1|          2|
    |fm_WVALID                   |   9|          2|    1|          2|
    |indvar_flatten22_fu_116     |   9|          2|   12|         24|
    |indvar_flatten40_fu_124     |   9|          2|   14|         28|
    |indvar_flatten79_fu_132     |   9|          2|   15|         30|
    |kernel_group_fu_112         |   9|          2|    6|         12|
    |maxpool_in_buf_V_address0   |  14|          3|   12|         36|
    |maxpool_in_buf_V_ce0        |  14|          3|    1|          3|
    |maxpool_in_buf_V_ce1        |   9|          2|    1|          2|
    |maxpool_in_buf_V_we0        |   9|          2|    1|          2|
    |maxpool_out_buf_V_address0  |  20|          4|   10|         40|
    |maxpool_out_buf_V_ce0       |  20|          4|    1|          4|
    |maxpool_out_buf_V_d0        |  14|          3|   16|         48|
    |maxpool_out_buf_V_we0       |  14|          3|    1|          3|
    |ti_fu_128                   |   9|          2|    3|          6|
    |tj_fu_120                   |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 266|         56|  102|        264|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln40_reg_657                                                                           |   3|   0|    3|          0|
    |and_ln40_1_reg_649                                                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                  |   9|   0|    9|          0|
    |grp_maxpool2D_fu_181_ap_start_reg                                                          |   1|   0|    1|          0|
    |grp_tiled_maxpool2D_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_171_ap_start_reg    |   1|   0|    1|          0|
    |grp_tiled_maxpool2D_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln40_reg_625                                                                          |   1|   0|    1|          0|
    |icmp_ln57_reg_644                                                                          |   1|   0|    1|          0|
    |indvar_flatten22_fu_116                                                                    |  12|   0|   12|          0|
    |indvar_flatten40_fu_124                                                                    |  14|   0|   14|          0|
    |indvar_flatten79_fu_132                                                                    |  15|   0|   15|          0|
    |input_feature_map_read_reg_605                                                             |  64|   0|   64|          0|
    |kernel_group_fu_112                                                                        |   6|   0|    6|          0|
    |mul_ln40_1_reg_669                                                                         |   7|   0|    7|          0|
    |mul_ln40_reg_705                                                                           |   6|   0|    6|          0|
    |output_feature_map_read_reg_598                                                            |  64|   0|   64|          0|
    |p_mid136_reg_674                                                                           |   8|   0|    8|          0|
    |select_ln40_1_reg_664                                                                      |   3|   0|    3|          0|
    |select_ln40_4_reg_689                                                                      |  64|   0|   64|          0|
    |select_ln40_5_reg_694                                                                      |  64|   0|   64|          0|
    |select_ln40_reg_634                                                                        |   3|   0|    3|          0|
    |shl_ln_reg_699                                                                             |   5|   0|    7|          2|
    |ti_fu_128                                                                                  |   3|   0|    3|          0|
    |tj_fu_120                                                                                  |   3|   0|    3|          0|
    |tmp2_reg_617                                                                               |  64|   0|   64|          0|
    |tmp_mid1_reg_679                                                                           |  64|   0|   64|          0|
    |tmp_reg_612                                                                                |  64|   0|   64|          0|
    |trunc_ln31_reg_684                                                                         |   5|   0|    5|          0|
    |xor_ln40_reg_639                                                                           |   1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 557|   0|  559|          2|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  tiled_maxpool2D|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  tiled_maxpool2D|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  tiled_maxpool2D|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|               fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|               fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|               fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|               fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|               fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|               fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|               fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|               fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|               fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|               fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|               fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|               fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|               fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|               fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|               fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|               fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|               fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|               fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|               fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|               fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|               fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|               fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|               fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|               fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|               fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|               fm|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

