$date
	Fri Oct 02 18:35:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0901 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 ! clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
$end
#6
1!
#12
0!
#18
1!
#24
0!
#30
1!
#36
0!
#42
1!
#48
0!
#54
1!
#60
0!
#66
1!
#72
0!
#78
1!
#84
0!
#90
1!
#96
0!
#102
1!
#108
0!
#114
1!
#120
0!
