Info (10281): Verilog HDL Declaration information at qsys_top_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_top_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at qsys_top_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_top_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at prbs23.v(66): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 66
