# compile vhdl design source files
vhdl xil_defaultlib  "../../../communication_system_i2c.srcs/sources_1/new/module_RW.vhd"
vhdl xil_defaultlib  "../../../communication_system_i2c.srcs/sim_1/new/tb_module_RW.vhd"
