/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [26:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[120] & celloutsig_1_0z[3]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z[5] & celloutsig_1_6z);
  assign celloutsig_1_18z = ~(celloutsig_1_17z & celloutsig_1_1z);
  reg [6:0] _04_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z };
  assign out_data[6:0] = _04_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[9:4], celloutsig_0_1z, celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3] } <= { celloutsig_0_3z[5:1], celloutsig_0_1z, celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[34:25] <= { celloutsig_0_1z, celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[57:53], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_0z } <= { celloutsig_0_3z[8:0], celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z[3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_9z = { celloutsig_1_5z[2:0], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z } <= celloutsig_1_0z[21:13];
  assign celloutsig_1_17z = { celloutsig_1_10z[6:5], celloutsig_1_5z, celloutsig_1_1z } <= { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_1_5z = ~ { celloutsig_1_0z[2:0], celloutsig_1_3z };
  assign celloutsig_1_10z = ~ { celloutsig_1_0z[0], celloutsig_1_3z, celloutsig_1_4z, _00_, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_0z = ~^ in_data[94:92];
  assign celloutsig_1_2z = ~^ celloutsig_1_0z[24:18];
  assign celloutsig_1_4z = ~^ in_data[121:114];
  assign celloutsig_1_11z = ~^ { celloutsig_1_0z[10:6], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_10z[7:1], celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_0_1z = ^ { in_data[77:74], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = ^ { celloutsig_1_0z[26:17], celloutsig_1_2z };
  assign celloutsig_1_6z = ^ { in_data[168:163], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_12z = ^ celloutsig_1_0z[5:3];
  assign celloutsig_1_15z = ^ celloutsig_1_5z;
  assign celloutsig_1_19z = ^ { in_data[188:186], celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[186:160] ^ in_data[150:124];
  assign celloutsig_0_3z = { celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_1z, celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_0z, celloutsig_0_0z } ^ { in_data[67:58], celloutsig_0_1z };
  assign celloutsig_0_2z[3] = ~ celloutsig_0_1z;
  assign { celloutsig_0_8z[3], celloutsig_0_8z[5], celloutsig_0_8z[0] } = ~ { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z[2:0] = { celloutsig_0_2z[3], celloutsig_0_2z[3], celloutsig_0_2z[3] };
  assign { celloutsig_0_8z[4], celloutsig_0_8z[2:1] } = { celloutsig_0_8z[5], celloutsig_0_8z[3], celloutsig_0_8z[5] };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z };
endmodule
