/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmw9dnm
+ date
Sat Nov  8 00:50:51 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1762563051
+ CACTUS_STARTTIME=1762563051
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Nov 08 2025 (00:43:23)
Run date:          Nov 08 2025 (00:50:52+0000)
Run host:          runnervmw9dnm.dfa5kwsimfeenovaffeki3ojdh.cx.internal.cloudapp.net (pid=131779)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmw9dnm
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=c2d25dd7-1920-624f-8e88-8320650c9aad, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmw9dnm, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125069 sec
      iterations=10000000... time=0.0125282 sec
      iterations=100000000... time=0.124439 sec
      iterations=900000000... time=1.11959 sec
      iterations=900000000... time=0.839612 sec
      result: 6.42913 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198682 sec
      iterations=10000000... time=0.0198978 sec
      iterations=100000000... time=0.198242 sec
      iterations=600000000... time=1.18968 sec
      result: 16.1388 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157123 sec
      iterations=10000000... time=0.0156698 sec
      iterations=100000000... time=0.15547 sec
      iterations=700000000... time=1.08894 sec
      result: 10.2852 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000123489 sec
      iterations=10000... time=0.0012412 sec
      iterations=100000... time=0.0124316 sec
      iterations=1000000... time=0.124298 sec
      iterations=9000000... time=1.11881 sec
      result: 1.24313 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000457179 sec
      iterations=10000... time=0.00451754 sec
      iterations=100000... time=0.0445865 sec
      iterations=1000000... time=0.446238 sec
      iterations=2000000... time=0.893509 sec
      iterations=4000000... time=1.78493 sec
      result: 4.46233 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.51e-07 sec
      iterations=10... time=2.745e-06 sec
      iterations=100... time=2.5908e-05 sec
      iterations=1000... time=0.000256566 sec
      iterations=10000... time=0.00251097 sec
      iterations=100000... time=0.0244844 sec
      iterations=1000000... time=0.256478 sec
      iterations=4000000... time=0.981027 sec
      iterations=8000000... time=1.96012 sec
      result: 100.304 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.901e-06 sec
      iterations=10... time=5.0464e-05 sec
      iterations=100... time=0.000507231 sec
      iterations=1000... time=0.00495855 sec
      iterations=10000... time=0.0494515 sec
      iterations=100000... time=0.494241 sec
      iterations=200000... time=0.987454 sec
      iterations=400000... time=1.98937 sec
      result: 79.0636 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.545e-06 sec
      iterations=10000... time=2.4766e-05 sec
      iterations=100000... time=0.000255093 sec
      iterations=1000000... time=0.00249652 sec
      iterations=10000000... time=0.0248725 sec
      iterations=100000000... time=0.269887 sec
      iterations=400000000... time=0.998655 sec
      iterations=800000000... time=1.99265 sec
      result: 0.311352 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.047e-06 sec
      iterations=10000... time=0.000108922 sec
      iterations=100000... time=0.0011552 sec
      iterations=1000000... time=0.0121615 sec
      iterations=10000000... time=0.120943 sec
      iterations=90000000... time=1.07752 sec
      result: 1.49656 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.11e-07 sec
      iterations=10... time=2.825e-06 sec
      iterations=100... time=2.7681e-05 sec
      iterations=1000... time=0.000286912 sec
      iterations=10000... time=0.00277447 sec
      iterations=100000... time=0.0278111 sec
      iterations=1000000... time=0.278421 sec
      iterations=4000000... time=1.11322 sec
      result: 88.3063 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.087e-06 sec
      iterations=10... time=4.843e-05 sec
      iterations=100... time=0.000469902 sec
      iterations=1000... time=0.00446199 sec
      iterations=10000... time=0.0444171 sec
      iterations=100000... time=0.444763 sec
      iterations=200000... time=0.889691 sec
      iterations=400000... time=1.77944 sec
      result: 88.3909 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.139e-05 sec
      iterations=10... time=0.000321587 sec
      iterations=100... time=0.00311359 sec
      iterations=1000... time=0.0311251 sec
      iterations=10000... time=0.318319 sec
      iterations=30000... time=0.943026 sec
      iterations=60000... time=1.87864 sec
      result: 0.0551888 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000162181 sec
      iterations=10... time=0.00168853 sec
      iterations=100... time=0.0167095 sec
      iterations=1000... time=0.169413 sec
      iterations=6000... time=1.00425 sec
      result: 0.145715 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00400494 sec
      iterations=10... time=0.0399902 sec
      iterations=100... time=0.398845 sec
      iterations=300... time=1.15364 sec
      result: 0.405905 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00134231 sec
      iterations=10000000... time=0.0124786 sec
      iterations=100000000... time=0.135649 sec
      iterations=800000000... time=1.01373 sec
      iterations=800000000... time=0.746559 sec
      result: 5.98868 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198301 sec
      iterations=10000000... time=0.0198332 sec
      iterations=100000000... time=0.198373 sec
      iterations=600000000... time=1.19001 sec
      result: 16.1343 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157506 sec
      iterations=10000000... time=0.0155479 sec
      iterations=100000000... time=0.15561 sec
      iterations=700000000... time=1.09305 sec
      result: 10.2466 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124652 sec
      iterations=10000... time=0.00124365 sec
      iterations=100000... time=0.0124465 sec
      iterations=1000000... time=0.124387 sec
      iterations=9000000... time=1.11927 sec
      result: 1.24363 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000427318 sec
      iterations=10000... time=0.00410938 sec
      iterations=100000... time=0.0408791 sec
      iterations=1000000... time=0.411532 sec
      iterations=3000000... time=1.2274 sec
      result: 4.09133 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.71e-07 sec
      iterations=10... time=3.2865e-06 sec
      iterations=100... time=3.52e-05 sec
      iterations=1000... time=0.000295574 sec
      iterations=10000... time=0.00252682 sec
      iterations=100000... time=0.0245322 sec
      iterations=1000000... time=0.244853 sec
      iterations=4000000... time=0.979827 sec
      iterations=8000000... time=1.9595 sec
      result: 100.336 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.458e-06 sec
      iterations=10... time=5.7101e-05 sec
      iterations=100... time=0.000484113 sec
      iterations=1000... time=0.00481411 sec
      iterations=10000... time=0.04814 sec
      iterations=100000... time=0.481525 sec
      iterations=200000... time=0.963963 sec
      iterations=400000... time=1.92846 sec
      result: 81.5604 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.281e-06 sec
      iterations=10000... time=3.25205e-05 sec
      iterations=100000... time=0.000281713 sec
      iterations=1000000... time=0.00253836 sec
      iterations=10000000... time=0.0248816 sec
      iterations=100000000... time=0.249007 sec
      iterations=400000000... time=0.995231 sec
      iterations=800000000... time=2.01717 sec
      result: 0.315183 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.538e-06 sec
      iterations=10000... time=9.5663e-05 sec
      iterations=100000... time=0.00099894 sec
      iterations=1000000... time=0.0101692 sec
      iterations=10000000... time=0.102511 sec
      iterations=100000000... time=1.01493 sec
      result: 1.26867 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.11e-07 sec
      iterations=10... time=3.637e-06 sec
      iterations=100... time=3.63875e-05 sec
      iterations=1000... time=0.000319744 sec
      iterations=10000... time=0.0027696 sec
      iterations=100000... time=0.0270134 sec
      iterations=1000000... time=0.271184 sec
      iterations=4000000... time=1.08498 sec
      result: 90.6043 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.05295e-05 sec
      iterations=10... time=6.38235e-05 sec
      iterations=100... time=0.000570659 sec
      iterations=1000... time=0.00449683 sec
      iterations=10000... time=0.0444255 sec
      iterations=100000... time=0.441178 sec
      iterations=200000... time=0.879128 sec
      iterations=400000... time=1.75766 sec
      result: 89.4863 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.0695e-06 sec
      iterations=10... time=8.2563e-05 sec
      iterations=100... time=0.000833983 sec
      iterations=1000... time=0.00833708 sec
      iterations=10000... time=0.081959 sec
      iterations=100000... time=0.822522 sec
      iterations=200000... time=1.6467 sec
      result: 0.209875 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.317e-05 sec
      iterations=10... time=0.000441184 sec
      iterations=100... time=0.00429162 sec
      iterations=1000... time=0.0435745 sec
      iterations=10000... time=0.440718 sec
      iterations=20000... time=0.907857 sec
      iterations=40000... time=1.75616 sec
      result: 0.555508 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000888569 sec
      iterations=10... time=0.0110604 sec
      iterations=100... time=0.110736 sec
      iterations=1000... time=1.11579 sec
      result: 1.39891 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Nov  8 00:52:00 UTC 2025
+ echo Done.
Done.
  Elapsed time: 69.1 s
