<html>
  <h1><center>aux registers for ARCv5EM</center></h1>
  <h2 id='b_19_machine_level_status_register_mstatus.dita'><center>MSTATUS</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSTATUS</td>
      <td>0x300</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSTATUS Register. This register controls the interrupt enabling and provides information about the trap context. <p>U-mode and S-mode are supported in all the U and S mode of all the processors. <p>The RPX-10x series, which are all RV64I cores, do not permit the SXL and UXL fields to be written. These fields always contain the value 2 (indicating SXLEN=64 and UXLEN=64 respectively). <p>The processors support little-endian byte ordering only. Hence, the MBE, SBE and UBE bits are always read-only 0. <p>An illegal instruction exception is raised if a WFI instruction is executed in any mode other than M-mode when TW=1. In effect, the timeout wait limit is implicitly 0. An illegal instruction exception is raised if a WFI instruction is executed in U-mode, regardless of the setting of the TW bit, if -rv_s_option is true. <p>In processors configured without the F extension the FS field is read-only 0. <p>In processors configured without the V extension the VS field is read-only 0.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='47'>31</th>
      <th width='47'>30..23</th>
      <th width='47'>22</th>
      <th width='47'>21</th>
      <th width='47'>20</th>
      <th width='47'>19</th>
      <th width='47'>18</th>
      <th width='47'>17</th>
      <th width='47'>16&nbsp;&nbsp;&nbsp;&nbsp;15</th>
      <th width='47'>14&nbsp;&nbsp;&nbsp;&nbsp;13</th>
      <th width='47'>12&nbsp;&nbsp;&nbsp;&nbsp;11</th>
      <th width='47'>10&nbsp;&nbsp;&nbsp;&nbsp;9</th>
      <th width='47'>8</th>
      <th width='47'>7</th>
      <th width='47'>6</th>
      <th width='47'>5</th>
      <th width='47'>4</th>
      <th width='47'>3</th>
      <th width='47'>2</th>
      <th width='47'>1</th>
      <th width='47'>0</th>
    </tr>
    <tr>
      <td><center>SD</center></td>
      <td><center>Reserved30</center></td>
      <td><center>TSR</center></td>
      <td><center>TW</center></td>
      <td><center>TVM</center></td>
      <td><center>MXR</center></td>
      <td><center>SUM</center></td>
      <td><center>MPRV</center></td>
      <td><center>XS</center></td>
      <td><center>FS</center></td>
      <td><center>MPP</center></td>
      <td><center>VS</center></td>
      <td><center>SPP</center></td>
      <td><center>MPIE</center></td>
      <td><center>UBE</center></td>
      <td><center>SPIE</center></td>
      <td><center>RESERVED</center></td>
      <td><center>MIE</center></td>
      <td><center>R1</center></td>
      <td><center>SIE</center></td>
      <td><center>R2</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>SD</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Defined as per Privileged ISA</td>
    </tr>
    <tr>
      <td>RESERVED30</td>
      <td>30</td>
      <td>23</td>
      <td></td>
      <td>Reserved (WPRI)</td>
    </tr>
    <tr>
      <td>TSR</td>
      <td>22</td>
      <td>22</td>
      <td></td>
      <td>Defined as per Privileged ISA</td>
    </tr>
    <tr>
      <td>TW</td>
      <td>21</td>
      <td>21</td>
      <td></td>
      <td>TVM</td>
    </tr>
    <tr>
      <td>TVM</td>
      <td>20</td>
      <td>20</td>
      <td></td>
      <td>Field TVM</td>
    </tr>
    <tr>
      <td>MXR</td>
      <td>19</td>
      <td>19</td>
      <td></td>
      <td>SUM</td>
    </tr>
    <tr>
      <td>SUM</td>
      <td>18</td>
      <td>18</td>
      <td></td>
      <td>Field SUM</td>
    </tr>
    <tr>
      <td>MPRV</td>
      <td>17</td>
      <td>17</td>
      <td></td>
      <td>XS</td>
    </tr>
    <tr>
      <td>XS</td>
      <td>16</td>
      <td>15</td>
      <td></td>
      <td>Field XS</td>
    </tr>
    <tr>
      <td>FS</td>
      <td>14</td>
      <td>13</td>
      <td></td>
      <td>Floating-point unit context modification flags</td>
    </tr>
    <tr>
      <td>MPP</td>
      <td>12</td>
      <td>11</td>
      <td></td>
      <td>Machine-level previous privilege</td>
    </tr>
    <tr>
      <td>VS</td>
      <td>10</td>
      <td>9</td>
      <td></td>
      <td>Vector-unit context modification flag</td>
    </tr>
    <tr>
      <td>SPP</td>
      <td>8</td>
      <td>8</td>
      <td></td>
      <td>Supervisor-level previous privilege</td>
    </tr>
    <tr>
      <td>MPIE</td>
      <td>7</td>
      <td>7</td>
      <td></td>
      <td>Machine-level previous interrupt enable</td>
    </tr>
    <tr>
      <td>UBE</td>
      <td>6</td>
      <td>6</td>
      <td></td>
      <td>Defined as per Privileged ISA</td>
    </tr>
    <tr>
      <td>SPIE</td>
      <td>5</td>
      <td>5</td>
      <td></td>
      <td>Supervisor-level previous interrupt enable</td>
    </tr>
    <tr>
      <td>R</td>
      <td>4</td>
      <td>4</td>
      <td></td>
      <td>Reserved (WPRI)</td>
    </tr>
    <tr>
      <td>MIE</td>
      <td>3</td>
      <td>3</td>
      <td></td>
      <td>Machine-level interrupt enable</td>
    </tr>
    <tr>
      <td>R1</td>
      <td>2</td>
      <td>2</td>
      <td></td>
      <td>Field R1</td>
    </tr>
    <tr>
      <td>SIE</td>
      <td>1</td>
      <td>1</td>
      <td></td>
      <td>Supervisor-level interrupt enable</td>
    </tr>
    <tr>
      <td>R2</td>
      <td>0</td>
      <td>0</td>
      <td></td>
      <td>Field R2</td>
    </tr>
  </table>
  <h2 id='b_25_machine_level_status_high_register_mstatush.dita'><center>MSTATUSH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSTATUSH</td>
      <td>0x310</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSTATUSH Register. This register describes upper-half of the Machine-level status register.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='166'>31..11</th>
      <th width='166'>10</th>
      <th width='166'>9..6</th>
      <th width='166'>5</th>
      <th width='166'>4</th>
      <th width='166'>3..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>MDT</center></td>
      <td><center>Reserved9</center></td>
      <td><center>MBE</center></td>
      <td><center>SBE</center></td>
      <td><center>Reserved3</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>11</td>
      <td>0</td>
      <td></td>
    </tr>
    <tr>
      <td>MDT</td>
      <td>10</td>
      <td>10</td>
      <td>1</td>
      <td>Defined by privileged ISA</td>
    </tr>
    <tr>
      <td>RESERVED9</td>
      <td>9</td>
      <td>6</td>
      <td>0</td>
      <td></td>
    </tr>
    <tr>
      <td>MBE</td>
      <td>5</td>
      <td>5</td>
      <td>0</td>
      <td>Defined by privileged ISA</td>
    </tr>
    <tr>
      <td>SBE</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>RESERVED3</td>
      <td>3</td>
      <td>0</td>
      <td>0</td>
      <td>Field Reserved3</td>
    </tr>
  </table>
  <h2 id='machine_resumable_nmi_status_register_mnstatus.dita'><center>MNSTATUS</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MNSTATUS</td>
      <td>0x744</td>
      <td>32</td>
      <td>read-write</td>
      <td>MNSTATUS Register. On entry to an RNMI trap handler the mnstatus CSR is updated with information from the interrupted context: <p>The mnstatus.IP bit shadows the rnmi_a input signal and is read-only. Writes to mnstatus do not affect the value of the IP bit. <p>The mnstatus.NMIE bit determines whether interrupts are enabled or disabled. On reset (including soft reset), the NMIE bit is set to 0, and in this state all interrupts are disabled - including RNMIs. When software is ready to accept RNMIs it sets NMIE to 1. This enables RNMIs and returns normal global control of maskable interrupts to mstatus.MIE. <p>Software cannot clear the NMIE bit - once it has been set it remains set until an RNMI is taken, when the NMIE bit is cleared. <p>The NMIE bit does not affect the operation of the WFI instruction. <p>In order to minimize latency until the next RNMI is taken, software should follow the top-half/bottom-half model, where the RNMI handler itself only en-queues a task to handle the interrupt and then returns (or sets the NMIE bit to 1). The handler should acknowledge the source of the interrupt and wait until it detects mnstatus.IP is clear before returning. The bulk of the interrupt servicing is performed later, with RNMIs enabled. <p>All other bits in mnstatus are reserved; software should write only zeros to those bits, and it will always return zeros when read by software. <p>MNPP is set to the privilege mode prior to taking the RNMI trap. The encoding of this field is equivalent to the mstatus.MPP field. <p>MNPV is set to the virtualization mode prior to taking the RNMI trap. The encoding of this bit is equivalent to the mstatus.MPV bit. <p>NMIE is cleared.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='125'>31..13</th>
      <th width='125'>12&nbsp;&nbsp;&nbsp;&nbsp;11</th>
      <th width='125'>10..8</th>
      <th width='125'>7</th>
      <th width='125'>6..4</th>
      <th width='125'>3</th>
      <th width='125'>2&nbsp;&nbsp;&nbsp;&nbsp;1</th>
      <th width='125'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>MNPP(WARL)</center></td>
      <td><center>RESERVED</center></td>
      <td><center>MNPV(WARL)</center></td>
      <td><center>R1</center></td>
      <td><center>NMIE</center></td>
      <td><center>R2</center></td>
      <td><center>IP</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>13</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>MNPP_WARL_</td>
      <td>12</td>
      <td>11</td>
      <td>0</td>
      <td>Field MNPP(WARL)</td>
    </tr>
    <tr>
      <td>R</td>
      <td>10</td>
      <td>8</td>
      <td>0</td>
      <td>Field R</td>
    </tr>
    <tr>
      <td>MNPV_WARL_</td>
      <td>7</td>
      <td>7</td>
      <td>0</td>
      <td>Field MNPV(WARL)</td>
    </tr>
    <tr>
      <td>R1</td>
      <td>6</td>
      <td>4</td>
      <td>0</td>
      <td>Field R1</td>
    </tr>
    <tr>
      <td>NMIE</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Non-maskable interrupt enable (software settable, but not clearable): </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>R2</td>
      <td>2</td>
      <td>1</td>
      <td>0</td>
      <td>Field R2</td>
    </tr>
    <tr>
      <td>IP</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>RNMI interrupt pending (read only): </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>no interrupt is pending</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>interrupt is pending</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_33_machine_mode_lower_world_identifier_register_mlwid.dita'><center>MLWID</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MLWID</td>
      <td>0x390</td>
      <td>32</td>
      <td>read-write</td>
      <td>MLWID Register. This control register specifies the WID to be used in privilege levels lower than Machine mode, that is, (hypervisor extended) S, and when mwiddeleg equals zero - U, VS, and VU. <p>The register can only be set with legal values, constrained by the rwiddeleg signal interpreted as a bitvector which encodes the allowed World IDs. If an illegal WID is written, the lowest-numbered legal WID is used instead. When wid_rwiddeleg is zero, the mlwid is not used but the root widvalue (wid_rlwid) is used instead. At reset the mlwid value is set to the value of the wid_rlwid signal at that time. <p>The brackets around (hypervisor extended) denote an extended set of privilege modes when hypervisor is in operation. For example, without hypervisor it would be Supervisor mode (S) only, but with hypervisor it would include Hypervisor extended Supervisor mode (HS). <p> WID_BITS = Ceiling(log <p>2(wid_num)) <p> wid_num is the number of supported World IDs. <p> WID_BITS is the number of bits required to express a WID value between 0 and wid_num.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..13</th>
      <th width='500'>12..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>(HypervisorExtended)SupervisormodeWID</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>13</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>_HYPERVISOREXTENDED_SUPERVISORMODEWID</td>
      <td>12</td>
      <td>0</td>
      <td>0</td>
      <td>WID used in (Hypervisor extended) Supervisor mode when delegation is enabled</td>
    </tr>
  </table>
  <h2 id='b_3_machine_mode_world_id_delegation_register_mwiddeleg.dita'><center>MWIDDELEG</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MWIDDELEG</td>
      <td>0x748</td>
      <td>32</td>
      <td>read-write</td>
      <td>MWIDDELEG Register. This register specifies which WIDs may be used in privilege levels lower than (Hypervisor extended) Supervisor, that is, U, VS, and VU. The value of this register is a bitvector restricting the set of WIDs that can be programmed into the hlwid, slwid and vslwid registers. The register can only be set with a subset of the root delegation, the wid_rwiddeleg signal. When mwiddeleg is zero, the delegation is disabled and hlwid, slwid , and vslwid are not used. At reset, the mwiddeleg value is set to zero. <p>The brackets around (hypervisor extended) denote an extended set of privilege modes when hypervisor is in operation. For example, without hypervisor it would be Supervisor mode (S) only, but with hypervisor it would include Hypervisor extended Supervisor mode (HS). <p>For non-static World ID configurations ( wid_mode = dynamic), all the WID CSRs determine the current WID used for external S/VS and U/VU mode transactions. <p> WID_BITS = Ceiling(log <p>2(wid_num)) <p> wid_num is the number of supported World IDs. <p> WID_BITS is the number of bits required to express a WID value between 0 and wid_num.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..13</th>
      <th width='500'>12..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>MWID</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>13</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>MWID</td>
      <td>12</td>
      <td>0</td>
      <td>0</td>
      <td>Specifies the legal WID values for delegated setting in hlwid, slwid and vslwid</td>
    </tr>
  </table>
  <h2 id='b_20_machine_isa_register_misa-1.dita'><center>MISA</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MISA</td>
      <td>0x301</td>
      <td>32</td>
      <td>read-write</td>
      <td>MISA Register. This read-only register is a standard CSR that reports partial information on the ISA supported by the core. The value defined for each bit field is given in .</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='35'>31&nbsp;&nbsp;&nbsp;&nbsp;30</th>
      <th width='35'>29..26</th>
      <th width='35'>25</th>
      <th width='35'>24</th>
      <th width='35'>23</th>
      <th width='35'>22</th>
      <th width='35'>21</th>
      <th width='35'>20</th>
      <th width='35'>19</th>
      <th width='35'>18</th>
      <th width='35'>17</th>
      <th width='35'>16</th>
      <th width='35'>15</th>
      <th width='35'>14</th>
      <th width='35'>13</th>
      <th width='35'>12</th>
      <th width='35'>11</th>
      <th width='35'>10</th>
      <th width='35'>9</th>
      <th width='35'>8</th>
      <th width='35'>7</th>
      <th width='35'>6</th>
      <th width='35'>5</th>
      <th width='35'>4</th>
      <th width='35'>3</th>
      <th width='35'>2</th>
      <th width='35'>1</th>
      <th width='35'>0</th>
    </tr>
    <tr>
      <td><center>MXL</center></td>
      <td><center>Reserved29</center></td>
      <td><center>Z</center></td>
      <td><center>Y</center></td>
      <td><center>X</center></td>
      <td><center>W</center></td>
      <td><center>V</center></td>
      <td><center>U</center></td>
      <td><center>T</center></td>
      <td><center>S</center></td>
      <td><center>RESERVED</center></td>
      <td><center>Q</center></td>
      <td><center>P</center></td>
      <td><center>O</center></td>
      <td><center>N</center></td>
      <td><center>M</center></td>
      <td><center>L</center></td>
      <td><center>K</center></td>
      <td><center>J</center></td>
      <td><center>I</center></td>
      <td><center>H</center></td>
      <td><center>G</center></td>
      <td><center>F</center></td>
      <td><center>E</center></td>
      <td><center>D</center></td>
      <td><center>C</center></td>
      <td><center>B</center></td>
      <td><center>A</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MXL</td>
      <td>31</td>
      <td>30</td>
      <td>1</td>
      <td>Machine XLEN</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>XLEN is 32</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>XLEN is 64</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>XLEN is 128</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED29</td>
      <td>29</td>
      <td>26</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>Z</td>
      <td>25</td>
      <td>25</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>Y</td>
      <td>24</td>
      <td>24</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>X</td>
      <td>23</td>
      <td>23</td>
      <td>1</td>
      <td>Indicates Non-standard extensions <p>See <p>The X bit [23] is set when APEX extensions are configured, or when any Synopsys proprietary extension to a standard feature is configured. This includes, for example, extensions to the Advanced Interrupt Architecture, and the extension to save/restore the virtualization context held in registers.</td>
    </tr>
    <tr>
      <td>W</td>
      <td>22</td>
      <td>22</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>V</td>
      <td>21</td>
      <td>21</td>
      <td>0</td>
      <td>Indicates Vector extension </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>RVV is not configured</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>RVV is configured</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>U</td>
      <td>20</td>
      <td>20</td>
      <td>1</td>
      <td>Indicates User mode </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>User mode disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>User mode enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>T</td>
      <td>19</td>
      <td>19</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>S</td>
      <td>18</td>
      <td>18</td>
      <td>0</td>
      <td>Indicates Supervisor mode </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Supervisor mode disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Supervisor mode enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>R</td>
      <td>17</td>
      <td>17</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>Q</td>
      <td>16</td>
      <td>16</td>
      <td>0</td>
      <td>Indicates Quad-precision floating-point extension <p> 0x0: Disable</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>P</td>
      <td>15</td>
      <td>15</td>
      <td>0</td>
      <td>Reserved <p> for Packed-SIMD extension</td>
    </tr>
    <tr>
      <td>O</td>
      <td>14</td>
      <td>14</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>N</td>
      <td>13</td>
      <td>13</td>
      <td>0</td>
      <td>Reserved <p> for User-level internal extension</td>
    </tr>
    <tr>
      <td>M</td>
      <td>12</td>
      <td>12</td>
      <td>1</td>
      <td>Integer Multiply/Divide extension </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled Configured by -rv_m_option.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>L</td>
      <td>11</td>
      <td>11</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>K</td>
      <td>10</td>
      <td>10</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>J</td>
      <td>9</td>
      <td>9</td>
      <td>0</td>
      <td>Reserved <p> (for J extension)</td>
    </tr>
    <tr>
      <td>I</td>
      <td>8</td>
      <td>8</td>
      <td>1</td>
      <td>Indicates RV32I/64I/128I base ISA </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>H</td>
      <td>7</td>
      <td>7</td>
      <td>0</td>
      <td>Indicates Hypervisor extension </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>G</td>
      <td>6</td>
      <td>6</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>F</td>
      <td>5</td>
      <td>5</td>
      <td>0</td>
      <td>Indicates Single-precision floating-point extension </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>E</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Indicates RV32E base ISA </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled by -rmx100_isa_mini_profile option</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>D</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Indicates Double-precision floating-point extension </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled by -rv_d_option option</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>C</td>
      <td>2</td>
      <td>2</td>
      <td>1</td>
      <td>Indicates Compressed extension <p> 0x1: Enabled <p> This is enabled only when !(-rmx100_isa_mini_profile</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled This is enabled only when !(-rmx100_isa_mini_profile)</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>B</td>
      <td>1</td>
      <td>1</td>
      <td>0</td>
      <td>Reserved for B extension <p> The processor supports the Zb* extensions rather than the earlier B extensions, and therefore the B bit in misa is always 0. The arcv_isa_opts_build register encodes the presence of each of the Zb* extensions individually.</td>
    </tr>
    <tr>
      <td>A</td>
      <td>0</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates Atomic extension <p> 0x1: Enabled Configured by -rv_a_option</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled Configured by -rv_a_option.</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_33_machine_level_indirect_select_register_miselect.dita'><center>MISELECT</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MISELECT</td>
      <td>0x350</td>
      <td>32</td>
      <td>read-write</td>
      <td>MISELECT Register. This register stores indirectly accessed CSR number within the Machine-level iCSR bank.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>REG_ADDR</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>REG_ADDR</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Register Address</td>
    </tr>
  </table>
  <h2 id='b_34_machine_level_in_direct_registers_miregn.dita'><center>MIREG</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MIREG</td>
      <td>0x351</td>
      <td>32</td>
      <td>read-write</td>
      <td>MIREG Register. This register stores the data of the indirectly accessed CSR which is referenced by miselect register. <p>n in sireg denotes a range from 1 to 6.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>REG_DATA</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>REG_DATA</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Register data</td>
    </tr>
  </table>
  <h2 id='b_23_machine_level_trap_vector_register_mtvec.dita'><center>MTVEC</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MTVEC</td>
      <td>0x305</td>
      <td>32</td>
      <td>read-write</td>
      <td>MTVEC Register. This register configures the M-mode trap handling. <p>The -rtia_snvi option regulates implementation of Snvi extension and Nested Vectored interrupt handling mode. If Snvi extension is disabled (-rtia_snvi = false), then MTVEC.MODE[1:0] field has higher bit implemented as read-only zero (write to this bit is ignored). <p>The Machine-mode trap handling configuration in this register does not impact interrupt handling for other privilege levels. Interrupt handling modes for other privileges can be configured independently.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..2</th>
      <th width='500'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>TVEC</center></td>
      <td><center>MODE</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TVEC</td>
      <td>31</td>
      <td>2</td>
      <td></td>
      <td>Trap vector address.</td>
    </tr>
    <tr>
      <td>MODE</td>
      <td>1</td>
      <td>0</td>
      <td></td>
      <td>Trap handling mode. The field configures the interrupt handling mode when hart traps to M-mode. ARC-V interrupt architecture adds Nested Vectored interrupt handling mode in addition to the standard RISC-V Direct and Vectored modes. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Direct Mode. The TVEC field refers to the software handler which is common for all exceptions and major interrupts.</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Vectored Mode. The TVEC field points to the vector table which is indexed by the major interrupt source number. Each interrupt vector consists of a 4-byte jump-to-immediate-address instruction that directs the processor to the appropriate interrupt handler. The entry with index 0 is dedicated to the handling of exception traps.</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Reserved</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Nested Vectored Mode. The TVEC field points to the vector table which is indexed by external interrupt identity number. Each interrupt vector consists of a 4-byte address of interrupt handler. The entry with index 0 refers to the exception traps handler.</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_29_machine_level_scratch_register_mscratch.dita'><center>MSCRATCH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSCRATCH</td>
      <td>0x340</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSCRATCH Register. This register preserves the pointer to software context, when hart executes the mode other than Machine. The software can use this register for any purpose.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>SCRATCH</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>SCRATCH</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Scratch value</td>
    </tr>
  </table>
  <h2 id='b_30_machine_level_exception_program_counter_register_mepc.dita'><center>MEPC</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MEPC</td>
      <td>0x341</td>
      <td>32</td>
      <td>read-write</td>
      <td>MEPC Register. This register preserves the interrupt return address, which is equal to the address of the instruction that was next in progress at the time of the interrupt. Upon returning from an interrupt, the program counter value is copied from mepc. <p>When an exception trap occurs, the mepc register may store the address of the instruction that caused the interrupt.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>EPC</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>EPC</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Exception/interrupt trap program counter value</td>
    </tr>
  </table>
  <h2 id='b_31_machine_level_trap_cause_register_mcause.dita'><center>MCAUSE</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MCAUSE</td>
      <td>0x342</td>
      <td>32</td>
      <td>read-write</td>
      <td>MCAUSE Register. This register stores information related to the type of exception or interrupt that is triggered, allowing for appropriate handling by software when necessary. The specific usage or ignoring of this information depends on the interrupt handling mode and how it is configured by the system.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31</th>
      <th width='333'>30..8</th>
      <th width='333'>7..0</th>
    </tr>
    <tr>
      <td><center>I</center></td>
      <td><center>Reserved30</center></td>
      <td><center>CAUSE</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>I</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Exception/Interrupt flag, if set to 1 then trap caused by interrupt request</td>
    </tr>
    <tr>
      <td>RESERVED30</td>
      <td>30</td>
      <td>8</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>CAUSE</td>
      <td>7</td>
      <td>0</td>
      <td></td>
      <td>Trap reason code (exception code or major interrupt number)</td>
    </tr>
  </table>
  <h2 id='machine_resumable_nmi_scratch_register_mnscratch.dita'><center>MNSCRATCH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MNSCRATCH</td>
      <td>0x740</td>
      <td>32</td>
      <td>read-write</td>
      <td>MNSCRATCH Register. This register enables the NMI trap handler to save and restore the context that was interrupted.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>mnscratch</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MNSCRATCH</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Stores the NMI trap handler value</td>
    </tr>
  </table>
  <h2 id='machine_resumable_nmi_program_counter_register_mnepc.dita'><center>MNEPC</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MNEPC</td>
      <td>0x741</td>
      <td>32</td>
      <td>read-write</td>
      <td>MNEPC Register. This register holds the PC values of the instruction that took the interrupt, upon entry to the NMI trap handler. <p>This is a WARL register that can represent all valid PC values. The mnepc[0] is always zero.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>mnepc(WARL)</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MNEPC_WARL_</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Field mnepc(WARL)</td>
    </tr>
  </table>
  <h2 id='machine_resumable_nmi_cause_register_mncause.dita'><center>MNCAUSE</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MNCAUSE</td>
      <td>0x742</td>
      <td>32</td>
      <td>read-write</td>
      <td>MNCAUSE Register. This register contains the reason for the NMI in bits MXLEN-2:0, with bit MXLEN-1 set to 1, upon entry to an RNMI interrupt or exception.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31</th>
      <th width='500'>30..0</th>
    </tr>
    <tr>
      <td><center>Interrupt</center></td>
      <td><center>Exception code</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>INTERRUPT</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicate the reason of RNMI</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>double trap</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>external signaled RNMI</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>EXCEPTION_CODE</td>
      <td>30</td>
      <td>0</td>
      <td></td>
      <td>Indicates the cause of the RNMI</td>
    </tr>
  </table>
  <h2 id='b_2_machine_level_trap_value_register_mtval.dita'><center>MTVAL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MTVAL</td>
      <td>0x343</td>
      <td>32</td>
      <td>read-write</td>
      <td>MTVAL Register. This register stores machine trap values.</td>
    </tr>
    <tr>
      <td>MTVAL2</td>
      <td>0x34b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MTVAL2</td>
    </tr>
    <tr>
      <td>MTINST</td>
      <td>0x34a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MTINST</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>mtval</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MTVAL</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Trap values</td>
    </tr>
  </table>
  <h2 id='b_94_machine_vendor_id_register_mvendorid.dita'><center>MVENDORID</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MVENDORID</td>
      <td>0xf11</td>
      <td>32</td>
      <td>read-only</td>
      <td>MVENDORID Register. This is a 32-bit read-only register that contains the JEDEC manufacturer ID for Synopsys processor IP cores.</td>
    </tr>
  </table>
  <h2 id='b_95_machine_architecture_id_register_marchid.dita'><center>MARCHID</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MARCHID</td>
      <td>0xf12</td>
      <td>32</td>
      <td>read-only</td>
      <td>MARCHID Register. This is a (M-mode XLEN value) MXLEN-bit read-only register encoding the base micro-architecture of the core. The RISC-V privileged architecture standard requires that the most-significant bit is always 1. The remaining MXLEN-1 bits encode the marketing product name of the core, which are unique across all ARC-V products. <p>This register encodes equivalent information to the ARCVER field in the IDENTITY register of Classic ARC cores. All ARC-V cores use the least significant 8 bits of marchid to encode the product family, according to the list of options shown in The bits [10:8] encodes the sub-product options, which for the core specify the multi-core, vector processing, and FuSa product options.The marchid CSR value for the core is 0x80000042 .</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='166'>31</th>
      <th width='166'>30..11</th>
      <th width='166'>10</th>
      <th width='166'>9</th>
      <th width='166'>8</th>
      <th width='166'>7..0</th>
    </tr>
    <tr>
      <td><center>proprietary</center></td>
      <td><center>Reserved30</center></td>
      <td><center>F</center></td>
      <td><center>D</center></td>
      <td><center>M</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>PROPRIETARY</td>
      <td>31</td>
      <td>31</td>
      <td>1</td>
      <td>Always 1 (indicates proprietary closed-source core)</td>
    </tr>
    <tr>
      <td>RESERVED30</td>
      <td>30</td>
      <td>11</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>F</td>
      <td>10</td>
      <td>10</td>
      <td>1</td>
      <td>QM/FuSa core option</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>QM option</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>FuSa option</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>D</td>
      <td>9</td>
      <td>9</td>
      <td>0</td>
      <td>DSP option</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Scalar only option</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Vector processing option</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>M</td>
      <td>8</td>
      <td>8</td>
      <td>0</td>
      <td>Single / multi-core option</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Single core</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Multi-core</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>ARC-V core product family identifier (container)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>RMX Cores</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>RHX Cores</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>RPX-10x</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>RPX-50x</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_96_machine_implementation_id_register_mimpid.dita'><center>MIMPID</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MIMPID</td>
      <td>0xf13</td>
      <td>32</td>
      <td>read-only</td>
      <td>MIMPID Register. This is an MXLEN-bit read-only register encoding version information for the processor implementation. <p>The value of this register for the RHX family of processors is 0x00020100.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..24</th>
      <th width='250'>23..16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>PRODUCT</center></td>
      <td><center>MAJOR_REV</center></td>
      <td><center>MINOR_REV</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>24</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>PRODUCT</td>
      <td>23</td>
      <td>16</td>
      <td>1</td>
      <td>Encodes product family, as recognized by the TCF tool </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current version for ARC-V RMX processors</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Current version for ARC-V RHX processors</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Current version for ARC-V RPX-10x processors</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>Current version for ARC-V RPX-50x processors</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>MAJOR_REV</td>
      <td>15</td>
      <td>8</td>
      <td>1</td>
      <td>Major revision of the product</td>
    </tr>
    <tr>
      <td>MINOR_REV</td>
      <td>7</td>
      <td>0</td>
      <td>0</td>
      <td>Minor (or patch) revision of the product</td>
    </tr>
  </table>
  <h2 id='b_97_hart_id_register_mhartid.dita'><center>MHARTID</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MHARTID</td>
      <td>0xf14</td>
      <td>32</td>
      <td>read-only</td>
      <td>MHARTID Register. This is an MXLEN-bit read-only register encoding the identity of the core that reads this register. <p>The value of this register is provided by the tie-off input port arcnum. In a multi-core configuration, the arcnum input port is replicated for each core and the port names are prefixed with cN, where N is unique for each core and in the range 0..num_cores-1. <p>Each core has an 8-bit input signal port arcnum[7:0] that the enclosing SoC can drive to give each hart a unique identifier. The value presented on the arcnum port will be returned to software when the mhartid register is read. To comply with the RISC-V privileged architecture there must be at least one core with an ID of zero, and this requires that -arc_num of one CPUisle is set to 0, and that when the archipelago is instantiated in the SoC, one of the arcnum ports is driven with the value 0.</td>
    </tr>
    <tr>
      <td>MCONFIGPTR</td>
      <td>0xf15</td>
      <td>32</td>
      <td>read-only</td>
      <td>CSR MCONFIGPTR</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
  </table>
  <h2 id='b_90_arc_v_machine_level_trap_stack_pointer_register_arcv_mtsp.dita'><center>MTSP</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MTSP</td>
      <td>0x7ff</td>
      <td>32</td>
      <td>read-write</td>
      <td>MTSP Register. The mtsp is M-mode MXLEN-bit read/write register, that can preserve the SP (software stack pointer) register value of the lower privilege level when hart handles the M-mode exception/interrupt. This register is defined by proprietary ARC-V trap stack pointer (Stsp) extension. <p>When menvcfg.MTSP bit is set, the hart automatically swaps the SP register and arcv_mtsp register in the following cases: <p>The formal description of exception stack pointer management, when hart enters M-mode exception/interrupt or executes mret privileged instruction is as follows: <p>Hart enters M-mode from lower privilege execution level to handle M-mode exception/interrupt. <p>Hart executes an mret instruction and returns to a lower privilege execution mode. <p> // Check if automatic SP management enabled if (menvcfg.MTSP == 0x1) // Check if previous privilege mode is not Machine if (mstatus.MPP != 0x3) // perform swap of SP and mtsp swap(mtsp, SP) else // Previous privilege mode is M-mode =&gt; do nothing else // Automatic SP management is disabled =&gt; do nothing The -rtia_stsp option controls the Stsp extension support. When -rtia_stsp = false, then MTSP and menvcfg.MTSP flag is implemented as read-only zero.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>MTSP</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MTSP</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Indicates Trap Stack Pointer</td>
    </tr>
  </table>
  <h2 id='b_24_machine_level_environment_configuration_register_menvcfg.dita'><center>MENVCFG</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MENVCFG</td>
      <td>0x30a</td>
      <td>32</td>
      <td>read-write</td>
      <td>MENVCFG Register. This register defines the lower-half of the Machine-level environment configuration bits. <p>If Supervisor or User privilege mode is implemented in addition to Machine privilege mode, then Stsp extension implements the MTSP flag in the menvcfg register. If both Supervisor and User modes are implemented, then Stsp extension requires additional STSP flag to be allocated in menvcfg register. <p>Except for MTSP and STSP flags, the other fields in the Machine-level environment configuration register are defined by the <a href='#f_1_risc_v_references.dita'>here</a>RISC-V Instruction Set Manual Volume 2, Version 20211203, Revised 20231023, Sep 2023.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='142'>31..9</th>
      <th width='142'>8</th>
      <th width='142'>7</th>
      <th width='142'>6</th>
      <th width='142'>5&nbsp;&nbsp;&nbsp;&nbsp;4</th>
      <th width='142'>3..1</th>
      <th width='142'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>MTSP</center></td>
      <td><center>CBZE</center></td>
      <td><center>CBCFE</center></td>
      <td><center>CBIE</center></td>
      <td><center>RESERVED</center></td>
      <td><center>FIOM</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>9</td>
      <td></td>
      <td>Reserved, implemented as read-only zero</td>
    </tr>
    <tr>
      <td>MTSP</td>
      <td>8</td>
      <td>8</td>
      <td></td>
      <td>Machine-level Trap Stack Pointer Management; configured by option -rtia_stsp</td>
    </tr>
    <tr>
      <td>CBZE</td>
      <td>7</td>
      <td>7</td>
      <td></td>
      <td>Defined by privileged ISA</td>
    </tr>
    <tr>
      <td>CBCFE</td>
      <td>6</td>
      <td>6</td>
      <td></td>
      <td>CBIE</td>
    </tr>
    <tr>
      <td>CBIE</td>
      <td>5</td>
      <td>4</td>
      <td></td>
      <td>Field CBIE</td>
    </tr>
    <tr>
      <td>R</td>
      <td>3</td>
      <td>1</td>
      <td></td>
      <td>Field R</td>
    </tr>
    <tr>
      <td>FIOM</td>
      <td>0</td>
      <td>0</td>
      <td></td>
      <td>Defined by privileged ISA</td>
    </tr>
  </table>
  <h2 id='b_28_machine_level_environment_configuration_high_register_menvcfgh.dita'><center>MENVCFGH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MENVCFGH</td>
      <td>0x31a</td>
      <td>32</td>
      <td>read-write</td>
      <td>MENVCFGH Register. This register defines the upper-half of the Machine-level environment configuration bits. <p>If Supervisor or User privilege mode is implemented in addition to Machine privilege mode, then Stsp extension implements the MTSP flag in the menvcfg register. If both Supervisor and User modes are implemented, then Stsp extension requires additional STSP flag to be allocated in menvcfg register.</td>
    </tr>
    <tr>
      <td>MCOUNTEREN</td>
      <td>0x306</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MCOUNTEREN</td>
    </tr>
    <tr>
      <td>MCOUNTINHIBIT</td>
      <td>0x320</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MCOUNTINHIBIT</td>
    </tr>
    <tr>
      <td>MCYCLE</td>
      <td>0xb00</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MCYCLE</td>
    </tr>
    <tr>
      <td>MCYCLEH</td>
      <td>0xb80</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MCYCLEH</td>
    </tr>
    <tr>
      <td>CYCLE</td>
      <td>0xc00</td>
      <td>32</td>
      <td>read-only</td>
      <td>CSR CYCLE</td>
    </tr>
    <tr>
      <td>CYCLEH</td>
      <td>0xc80</td>
      <td>32</td>
      <td>read-only</td>
      <td>CSR CYCLEH</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31</th>
      <th width='333'>30</th>
      <th width='333'>29..0</th>
    </tr>
    <tr>
      <td><center>STCE</center></td>
      <td><center>PBMTE</center></td>
      <td><center>Reserved29</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>STCE</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Supervisor-level time-compare enable, enables the S-mode time compare device and the local interrupt source associated to it; Configured by option -rtia_sstc</td>
    </tr>
    <tr>
      <td>PBMTE</td>
      <td>30</td>
      <td>30</td>
      <td></td>
      <td>Defined by Zicboz</td>
    </tr>
    <tr>
      <td>RESERVED29</td>
      <td>29</td>
      <td>0</td>
      <td></td>
      <td>Reserved, implemented as read-only zero</td>
    </tr>
  </table>
  <h2 id='b_91_timer_register_time.dita'><center>TIME</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TIME</td>
      <td>0xc01</td>
      <td>32</td>
      <td>read-only</td>
      <td>TIME Register. This register describes lower-half bits of user-level time register. It also acts as a Timer for RDTIME instruction. If the mcounteren.TM = 0 , then access to the time	imeh is disabled. Attempt to read (including RDTIME instruction) the (time	imeh ) CSR causes illegal instruction exception.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>time</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TIME</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>Lower 32 bits of the register</td>
    </tr>
  </table>
  <h2 id='b_92_timer_high_register_timeh.dita'><center>TIMEH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TIMEH</td>
      <td>0xc81</td>
      <td>32</td>
      <td>read-only</td>
      <td>TIMEH Register. This register describes upper-half bits of user-level time register. <p> If the mcounteren.TM = 0, then access to the time/timeh is disabled. Attempt to read (including `RDTIME` instruction) the (time/timeh) CSR causes illegal instruction exception.</td>
    </tr>
    <tr>
      <td>MINSTRET</td>
      <td>0xb02</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MINSTRET</td>
    </tr>
    <tr>
      <td>MINSTRETH</td>
      <td>0xb82</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MINSTRETH</td>
    </tr>
    <tr>
      <td>INSTRET</td>
      <td>0xc02</td>
      <td>32</td>
      <td>read-only</td>
      <td>CSR INSTRET</td>
    </tr>
    <tr>
      <td>INSTRETH</td>
      <td>0xc82</td>
      <td>32</td>
      <td>read-only</td>
      <td>CSR INSTRETH</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>timeh</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TIMEH</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>Upper 32 bits of the register</td>
    </tr>
  </table>
  <h2 id='b_57_arc_v_ecc_diagnostic_register_arcv_mecc_diagnostic.dita'><center>MECC_DIAGNOSTIC</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MECC_DIAGNOSTIC</td>
      <td>0x7c4</td>
      <td>32</td>
      <td>read-write</td>
      <td>MECC_DIAGNOSTIC Register. This register describes the ECC Status and Diagnostic information.</td>
    </tr>
    <tr>
      <td>MESB_CONTROL</td>
      <td>0x7ea</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR MESB_CONTROL</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='200'>31..14</th>
      <th width='200'>13</th>
      <th width='200'>12..9</th>
      <th width='200'>8</th>
      <th width='200'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>I</center></td>
      <td><center>ECC_RAM_ID</center></td>
      <td><center>P</center></td>
      <td><center>ECC_CODE</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>14</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>I</td>
      <td>13</td>
      <td>13</td>
      <td>0</td>
      <td>This field records whether the ECC or parity exception is generated for an instruction or data access. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Instruction fetch</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Data access</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>ECC_RAM_ID</td>
      <td>12</td>
      <td>9</td>
      <td>0</td>
      <td>This field records the memory responsible for generating the ECC or parity exception. <p>All other values are Reserved </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>ICCM</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Instruction Cache tag</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Instruction Cache data</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>DCCM</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>Data cache tag</td>
          </tr>
          <tr>
            <td><center>0x5</center></td>
            <td>V5</td>
            <td>Data cache data</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>P</td>
      <td>8</td>
      <td>8</td>
      <td>0</td>
      <td>This field indicates whether an ECC or parity exception is precise. When an instruction with the ECC exception is allowed to commit, the P field is set to 1 and an interrupt is generated </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Imprecise ECC or parity exception</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Precise ECC or parity exception</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>ECC_CODE</td>
      <td>7</td>
      <td>0</td>
      <td>0</td>
      <td>This field records the ECC code on ECC or parity error exceptions. This field is also used when the software access to the ECC code is enabled to read or write the ECC code.</td>
    </tr>
  </table>
  <h2 id='b_112_arc_v_cache_control_register_arcv_mcache_ctl_modified.dita'><center>MCACHE_CTL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MCACHE_CTL</td>
      <td>0x7c8</td>
      <td>32</td>
      <td>read-write</td>
      <td>MCACHE_CTL Register. This register is used to program the cache behavior. This includes level-1 instruction cache <p>This includes level-1 instruction cache <p>The control bits for each cache are in a separate byte of this register; if a particular cache is not implemented in the core, then the corresponding byte in arcv_mcache_ctl is a WARL field whose value is always 0. <p>The arcv_mcache_ctl register is always implemented; if a core does not have any caches, then the entire register returns 0 when read and all writes to it are ignored. <p>, data cache,and level-0 data cache (critical pointer cache), and level-2 unified cache. <p>, data cache and level-0 data cache (critical pointer cache), and level-2 unified cache. <p>A write of zero to the cache enable bits ( IC_ENDC_ENL2_EN) does not trigger an invalidation cache maintenance operation. As such, caches are explicitly invalidated using cache maintenance operations before they are disabled by software. <p> , , <p>In configuration without ECC, the IC_ECC_CTL and IC_ECC_RW fields are reserved.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='166'>31</th>
      <th width='166'>30..5</th>
      <th width='166'>4</th>
      <th width='166'>3</th>
      <th width='166'>2&nbsp;&nbsp;&nbsp;&nbsp;1</th>
      <th width='166'>0</th>
    </tr>
    <tr>
      <td><center>SU_EN</center></td>
      <td><center>Reserved30</center></td>
      <td><center>IC_WP_EN</center></td>
      <td><center>IC_ECC_RW</center></td>
      <td><center>IC_ECC_CTL</center></td>
      <td><center>IC_EN</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>SU_EN</td>
      <td>31</td>
      <td>31</td>
      <td>0</td>
      <td></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>The register is only accessible in machine and supervisor modePARA This register is enabled only when the Supervisor mode is configured.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED30</td>
      <td>30</td>
      <td>5</td>
      <td>0</td>
      <td>Field Reserved30</td>
    </tr>
    <tr>
      <td>IC_WP_EN</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Instruction Cache Way Prediction enable </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>IC_ECC_RW</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Enables or disables write access to the stored ECC bits from the instruction cache maintenance operations: </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>IC_ECC_CTL</td>
      <td>2</td>
      <td>1</td>
      <td>1</td>
      <td>Controls the ECC behavior for the instruction cache </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disable error checking</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Raise an exception on uncorrectable error</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Raise an exception on detection of any error</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Reserved value, writing this value will write 0</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>IC_EN</td>
      <td>0</td>
      <td>0</td>
      <td>1</td>
      <td>Enables or disables the instruction cache: </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enabled</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_61_arc_v_cache_maintenance_operation_register_arcv_mcache_op.dita'><center>MCACHE_OP</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MCACHE_OP</td>
      <td>0x7c9</td>
      <td>32</td>
      <td>read-write</td>
      <td>MCACHE_OP Register. A write to this CSR triggers a cache maintenance operation defined by the value written in the CSR. <p>A write to bits[23:0] of this register triggers a cache maintenance operation defined by the value written in the CSR. The table below specifies the encoding for all available cache management operations.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30</th>
      <th width='250'>29..24</th>
      <th width='250'>23..0</th>
    </tr>
    <tr>
      <td><center>RESERVED</center></td>
      <td><center>IS</center></td>
      <td><center>Reserved29</center></td>
      <td><center>CacheMaintenanceEncoding(CACHE_EN)</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>R</td>
      <td>31</td>
      <td>31</td>
      <td>0</td>
      <td>Field R</td>
    </tr>
    <tr>
      <td>IS</td>
      <td>30</td>
      <td>30</td>
      <td>0</td>
      <td>Status of instruction cache maintenance operation. This bit is asserted by hardware when an instruction cache maintenance (for example: Instruction cache locking) is in progress. This is a read-only bit. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>No outstanding instruction cache operation</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Instruction cache operation in progress</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED29</td>
      <td>29</td>
      <td>24</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>CACHEMAINTENANCEENCODING_CACHE_EN_</td>
      <td>23</td>
      <td>0</td>
      <td>0</td>
      <td>Field CacheMaintenanceEncoding(CACHE_EN)</td>
    </tr>
  </table>
  <h2 id='b_62_arc_v_cache_maintenance_address_register_arcv_mcache_addr.dita'><center>MCACHE_ADDR</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MCACHE_ADDR</td>
      <td>0x7ca</td>
      <td>32</td>
      <td>read-write</td>
      <td>MCACHE_ADDR Register. For address-based operations, this CSR defines the address that will be looked-up in the cache. The address granularity for these operations is one cache line. For region-based operations, this register defines the start address of the operation. For index-based operations, this CSR defines the {line offset, set index, way} as described in . <p> is an example of the layout of the arcv_mcache_addr register for an index based operation, assuming a 32KB cache, 64-byte line size, and 2-way set-associative.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='200'>31..14</th>
      <th width='200'>13</th>
      <th width='200'>12..6</th>
      <th width='200'>5..2</th>
      <th width='200'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>NA</center></td>
      <td><center>Way</center></td>
      <td><center>Set_Index</center></td>
      <td><center>Line_Offset</center></td>
      <td><center>NA1</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>NA</td>
      <td>31</td>
      <td>14</td>
      <td>0</td>
      <td>Not Applicable</td>
    </tr>
    <tr>
      <td>WAY</td>
      <td>13</td>
      <td>13</td>
      <td>0</td>
      <td> C = B + log(cache ways) <p>2</td>
    </tr>
    <tr>
      <td>SET_INDEX</td>
      <td>12</td>
      <td>6</td>
      <td>0</td>
      <td> B = A + log(cache size/cache ways*cache line size) <p>2</td>
    </tr>
    <tr>
      <td>LINE_OFFSET</td>
      <td>5</td>
      <td>2</td>
      <td>0</td>
      <td> A = log(cache line size) <p>2</td>
    </tr>
    <tr>
      <td>NA1</td>
      <td>1</td>
      <td>0</td>
      <td>0</td>
      <td>Field NA1</td>
    </tr>
  </table>
  <h2 id='b_63_arc_v_cache_maintenance_lines_register_arcv_mcache_lines.dita'><center>MCACHE_LINES</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MCACHE_LINES</td>
      <td>0x7cb</td>
      <td>32</td>
      <td>read-write</td>
      <td>MCACHE_LINES Register. For region-based maintenance operations, this CSR defines the address range in terms of cache lines. As an example, if one wants to invalidate a 4 KB address range and the cache line is 64 Bytes, the value written in this CSR should be 64 (4 KB/64). <p>If arcv_mcache_lines is zero, the address based operation target a single line specified in arcv_mcache_addr .</td>
    </tr>
  </table>
  <h2 id='b_64_arc_v_cache_maintenance_data_register_arcv_mcache_data.dita'><center>MCACHE_DATA</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MCACHE_DATA</td>
      <td>0x7cc</td>
      <td>32</td>
      <td>read-write</td>
      <td>MCACHE_DATA Register. This register is used for index-based cache operations. It provides the data to be written into the cache ( I_IDX_WRITE_DATA, I_IDX_WRITE_TAG) and holds the data read from the cache (I_IDX_READ_DATA, I_IDX_READ_TAG). The layout of the register depends on the cache management operation. <p> is an example of the layout of the arcv_mcache_data register for I_IDX_WRITE_TAG, I_IDX_READ_TAG, assuming a 32KB cache <p>When reading or writing cache data memories using index-based cache maintenance operations, the arcv_mcache_data register contains a word-sized data value to be written or read. <p>When reading or writing cache tag memories using index-based cache maintenance operations, the arcv_mcache_data register contains a tag value to be written or read. <p> s, 64-byte line size, and 2-way set-associative.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>data</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>DATA</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>Field data</td>
    </tr>
  </table>
  <h2 id='c_11_arc_v_l1_instruction_cache_build_configuration_register_arcv_icache_build.dita'><center>ARCV_ICACHE_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_ICACHE_BUILD</td>
      <td>0xfd1</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_ICACHE_BUILD Register. This register indicates the version number of the first-level private instruction cache of the processor, along with the configuration of the cache itself. In all cases, any non-enumerated values are reserved.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='142'>31..23</th>
      <th width='142'>22</th>
      <th width='142'>21&nbsp;&nbsp;&nbsp;&nbsp;20</th>
      <th width='142'>19..16</th>
      <th width='142'>15..12</th>
      <th width='142'>11..8</th>
      <th width='142'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>D</center></td>
      <td><center>Reserved21</center></td>
      <td><center>BSize</center></td>
      <td><center>Size</center></td>
      <td><center>ASSOC</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>23</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>D</td>
      <td>22</td>
      <td>22</td>
      <td>0</td>
      <td>Set to 1 if the I-cache is disabled on reset, otherwise 0.</td>
    </tr>
    <tr>
      <td>RESERVED21</td>
      <td>21</td>
      <td>20</td>
      <td>0</td>
      <td>Field Reserved21</td>
    </tr>
    <tr>
      <td>BSIZE</td>
      <td>19</td>
      <td>16</td>
      <td>1</td>
      <td>Block size</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>16 bytes</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>32 bytes</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>64 bytes</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>128 bytes</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SIZE</td>
      <td>15</td>
      <td>12</td>
      <td>3</td>
      <td>Cache capacity:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>4KB</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>8KB</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>16KB</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>32KB</td>
          </tr>
          <tr>
            <td><center>0x5</center></td>
            <td>V5</td>
            <td>64KB</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>ASSOC</td>
      <td>11</td>
      <td>8</td>
      <td>1</td>
      <td>Cache associativity:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Direct-mapped (1-way set associative)</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Two-way set associative</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Four-way set associative</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates the version of the L1 Instruction Cache (always non-zero if included) <p> 0x1 : Current Versio</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_12_arc_v_iccm_build_configuration_register_arcv_iccm_build.dita'><center>ARCV_ICCM_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_ICCM_BUILD</td>
      <td>0xfd2</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_ICCM_BUILD Register. This register describes the size and version number of the Instruction Closely Coupled Memory (ICCM). In all cases, any non-enumerated values are reserved.</td>
    </tr>
    <tr>
      <td>JVT</td>
      <td>0x17</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR JVT</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..16</th>
      <th width='250'>15..12</th>
      <th width='250'>11..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>ICCM1_SIZE</center></td>
      <td><center>ICCM0_SIZE</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>16</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>ICCM1_SIZE</td>
      <td>15</td>
      <td>12</td>
      <td>0</td>
      <td>Capacity of ICCM1, using the same encodings as ICCM0_Size.</td>
    </tr>
    <tr>
      <td>ICCM0_SIZE</td>
      <td>11</td>
      <td>8</td>
      <td>8</td>
      <td>Capacity of ICCM0:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>4KB</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>8KB</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>16KB</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>32KB</td>
          </tr>
          <tr>
            <td><center>0x5</center></td>
            <td>V5</td>
            <td>64KB</td>
          </tr>
          <tr>
            <td><center>0x6</center></td>
            <td>V6</td>
            <td>128KB</td>
          </tr>
          <tr>
            <td><center>0x7</center></td>
            <td>V7</td>
            <td>256KB</td>
          </tr>
          <tr>
            <td><center>0x8</center></td>
            <td>V8</td>
            <td>512KB</td>
          </tr>
          <tr>
            <td><center>0x9</center></td>
            <td>V9</td>
            <td>1MB</td>
          </tr>
          <tr>
            <td><center>0xA</center></td>
            <td>VHA</td>
            <td>2 MB</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Provides the version of the ICCM (always non-zero if ICCM0 and/or ICCM1 is included) <p> 0x1 : Current Versio</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_5_arc_v_build_configuration_register_arcv_bcr_build.dita'><center>ARCV_BCR_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_BCR_BUILD</td>
      <td>0xfcb</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_BCR_BUILD Register. This register specifies which build configuration register implementation is present.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..8</th>
      <th width='500'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>8</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates the version of the BCR implementation (always non-zero) <p>0x1 : BCRs located in the CSR address range 0xFC0 to 0xFE</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>BCRs located in the CSR address range 0xFC0 to 0xFEF</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_3_arc_v_core_safety_build_configuration_register_arcv_sfty_build.dita'><center>ARCV_MSFTY_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MSFTY_BUILD</td>
      <td>0xfc6</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_MSFTY_BUILD Register. The register describes the safety configuration.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='125'>31</th>
      <th width='125'>30</th>
      <th width='125'>29</th>
      <th width='125'>28..26</th>
      <th width='125'>25..20</th>
      <th width='125'>19&nbsp;&nbsp;&nbsp;&nbsp;18</th>
      <th width='125'>17..8</th>
      <th width='125'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>HEI</center></td>
      <td><center>Reserved29</center></td>
      <td><center>SBE_DPT</center></td>
      <td><center>Reserved25</center></td>
      <td><center>ASIL</center></td>
      <td><center>Reserved17</center></td>
      <td><center>VERSION</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>31</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>HEI</td>
      <td>30</td>
      <td>30</td>
      <td>1</td>
      <td>Indicates if Hardware Error Injection is configured.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Hardware support for latent checks is not configured</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Hardware support for latent checks is configured</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED29</td>
      <td>29</td>
      <td>29</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>SBE_DPT</td>
      <td>28</td>
      <td>26</td>
      <td>1</td>
      <td>Indicates single-bit error address syndrome register depth. This field is configured through -sbe_addr_depth option.   All non-enumerated values are reserved.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Depth 1</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Depth 2</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Depth 3</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>Depth 4</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED25</td>
      <td>25</td>
      <td>20</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>ASIL</td>
      <td>19</td>
      <td>18</td>
      <td>0</td>
      <td>ASIL level of the core.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>ASIL-D</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>ASIL-B</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Hybrid ASIL D/QM</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Hybrid ASIL-D/B</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED17</td>
      <td>17</td>
      <td>8</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Version of Safety Hardware.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_6_arc_v_pmp_build_configuration_register_arcv_pmp_build.dita'><center>ARCV_PMP_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_PMP_BUILD</td>
      <td>0xfcc</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_PMP_BUILD Register. This register indicates the current PMP configuration information. In all cases, any non-enumerated values are reserved.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..17</th>
      <th width='250'>16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>S</center></td>
      <td><center>Regions</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>17</td>
      <td>5</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>S</td>
      <td>16</td>
      <td>16</td>
      <td>0</td>
      <td>Indicates sPMP support. Set to 1 if the processor supports the sPMP extension.</td>
    </tr>
    <tr>
      <td>REGIONS</td>
      <td>15</td>
      <td>8</td>
      <td>16</td>
      <td>Number of supported PMP regions.</td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates the version of PMP (always non-zero if PMP is included)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_8_arc_v_pma_build_configuration_register_arcv_pma_build.dita'><center>ARCV_PMA_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_PMA_BUILD</td>
      <td>0xfce</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_PMA_BUILD Register. This register indicates the current PMA configuration information. In all cases, any non-enumerated values are reserved.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..16</th>
      <th width='333'>15..8</th>
      <th width='333'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>Regions</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>16</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>REGIONS</td>
      <td>15</td>
      <td>8</td>
      <td>6</td>
      <td>Indicates the number of supported PMA regions.</td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates the version of PMA (always non-zero if PMA is included).</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_20_arc_v_security_build_configuration_arcv_sec_build.dita'><center>ARCV_SEC_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_SEC_BUILD</td>
      <td>0xfdb</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_SEC_BUILD Register. This register describes the security build configurations.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='200'>31</th>
      <th width='200'>30..24</th>
      <th width='200'>23..16</th>
      <th width='200'>15..8</th>
      <th width='200'>7..0</th>
    </tr>
    <tr>
      <td><center>M</center></td>
      <td><center>Reserved30</center></td>
      <td><center>FIXED_WID</center></td>
      <td><center>NUM_WIDS</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>M</td>
      <td>31</td>
      <td>31</td>
      <td>1</td>
      <td>Provides the configuration of wid_mode :</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>static</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>dynamic</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED30</td>
      <td>30</td>
      <td>24</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>FIXED_WID</td>
      <td>23</td>
      <td>16</td>
      <td>0</td>
      <td>WID of core 0 when wid_mode is static (indicated by M field clear)</td>
    </tr>
    <tr>
      <td>NUM_WIDS</td>
      <td>15</td>
      <td>8</td>
      <td>32</td>
      <td>The number of different World IDs supported.</td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Provides version of security (always non-zero if security is included)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_4_arc_v_timer_build_configuration_register_arcv_timer_build.dita'><center>ARCV_TIMER_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_TIMER_BUILD</td>
      <td>0xfca</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_TIMER_BUILD Register. The register indicates the presence of the processor timer's auxiliary registers.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..12</th>
      <th width='250'>11..9</th>
      <th width='250'>8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>base_address</center></td>
      <td><center>Reserved11</center></td>
      <td><center>S</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>BASE_ADDRESS</td>
      <td>31</td>
      <td>12</td>
      <td>917520</td>
      <td>Base address of memory-mapped timer registers, excluding lower 12 bits (all assumed to be zero).</td>
    </tr>
    <tr>
      <td>RESERVED11</td>
      <td>11</td>
      <td>9</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>S</td>
      <td>8</td>
      <td>8</td>
      <td>0</td>
      <td>Indicates sstc extension.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>sstc extension not supported</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>sstc extension supported</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>ARC-V timer version number.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_14_arc_v_core_local_interrupter_build_configuration_register_arcv_clint_build.dita'><center>ARCV_CLINT_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_CLINT_BUILD</td>
      <td>0xfd4</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_CLINT_BUILD Register. This register describes the information about core local interrupter features configured at design time.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='111'>31..28</th>
      <th width='111'>27..9</th>
      <th width='111'>8</th>
      <th width='111'>7&nbsp;&nbsp;&nbsp;&nbsp;6</th>
      <th width='111'>5&nbsp;&nbsp;&nbsp;&nbsp;4</th>
      <th width='111'>3</th>
      <th width='111'>2</th>
      <th width='111'>1</th>
      <th width='111'>0</th>
    </tr>
    <tr>
      <td><center>Version</center></td>
      <td><center>Reserved27</center></td>
      <td><center>RNMI</center></td>
      <td><center>Reserved7</center></td>
      <td><center>MJPRI</center></td>
      <td><center>SSWI</center></td>
      <td><center>SSTC</center></td>
      <td><center>SNVI</center></td>
      <td><center>STSP</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>31</td>
      <td>28</td>
      <td>1</td>
      <td>Indicates ARC-V Clint build version <p>0x1 : Current Version</td>
    </tr>
    <tr>
      <td>RESERVED27</td>
      <td>27</td>
      <td>9</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>RNMI</td>
      <td>8</td>
      <td>8</td>
      <td>1</td>
      <td>Resumable non-maskable interrupts</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Implemented</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED7</td>
      <td>7</td>
      <td>6</td>
      <td>0</td>
      <td>Field Reserved7</td>
    </tr>
    <tr>
      <td>MJPRI</td>
      <td>5</td>
      <td>4</td>
      <td>1</td>
      <td>Number of major interrupts priorities</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Major interrupt priorities are not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>64 major interrupt priorities</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>128 major interrupt priorities</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SSWI</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Supervisor level interrupt device</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Implemented</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SSTC</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>Supervisor level and virtual supervisor level timer device</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Implemented</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SNVI</td>
      <td>1</td>
      <td>1</td>
      <td>1</td>
      <td>Nested vectored interrupt handling mode</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Implemented</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>STSP</td>
      <td>0</td>
      <td>0</td>
      <td>1</td>
      <td>Trap stack pointer support</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Implemented</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_15_arc_v_incoming_msi_controller_build_configuration_register_arcv_imsic_build.dita'><center>ARCV_IMSIC_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_IMSIC_BUILD</td>
      <td>0xfd5</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_IMSIC_BUILD Register. This register describes the information about incoming MSI controller features configured at design time.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='142'>31..28</th>
      <th width='142'>27..20</th>
      <th width='142'>19..16</th>
      <th width='142'>15..12</th>
      <th width='142'>11..8</th>
      <th width='142'>7..4</th>
      <th width='142'>3..0</th>
    </tr>
    <tr>
      <td><center>Version</center></td>
      <td><center>Reserved27</center></td>
      <td><center>EIDLV</center></td>
      <td><center>GIFNUM</center></td>
      <td><center>GIFSZ</center></td>
      <td><center>SIFSZ</center></td>
      <td><center>MIFSZ</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>31</td>
      <td>28</td>
      <td>1</td>
      <td>Indicates ARC-V IMSIC build version <p>0x1 : Current Version</td>
    </tr>
    <tr>
      <td>RESERVED27</td>
      <td>27</td>
      <td>20</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>EIDLV</td>
      <td>19</td>
      <td>16</td>
      <td>1</td>
      <td>External interrupt delivery option</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>External interrupt delivery is not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>DMSI delivery is implemented</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>MSI delivery is implemented</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Both MSI and DMSI delivery implemented Note: Bit #3 and #2 are reserved in EIDLV field</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>GIFNUM</td>
      <td>15</td>
      <td>12</td>
      <td>0</td>
      <td>Number of virtual guest interrupt files   All non-enumerated values are reserved.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Two guest interrupt files</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>Four guest interrupt files</td>
          </tr>
          <tr>
            <td><center>0x8</center></td>
            <td>V8</td>
            <td>Eight guest interrupt files</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>GIFSZ</td>
      <td>11</td>
      <td>8</td>
      <td>0</td>
      <td>Virtual guest interrupt file size   All non-enumerated values are reserved.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>64 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>128 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>196 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>256 external interrupts</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SIFSZ</td>
      <td>7</td>
      <td>4</td>
      <td>0</td>
      <td>Supervisor interrupt file size   All non-enumerated values are reserved.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>64 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>128 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>196 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>256 external interrupts</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>MIFSZ</td>
      <td>3</td>
      <td>0</td>
      <td>1</td>
      <td>Machine interrupt file size   All non-enumerated values are reserved.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not implemented</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>64 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>128 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>196 external interrupts</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>256 external interrupts</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_19_arc_v_trigger_build_configuration_register_arcv_triggers_build.dita'><center>ARCV_TRIGGERS_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_TRIGGERS_BUILD</td>
      <td>0xfd9</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_TRIGGERS_BUILD Register. This register describes the trigger information. In all cases, any non-enumerated values are reserved.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..12</th>
      <th width='333'>11..8</th>
      <th width='333'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>TRIG_NUM</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>12</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>TRIG_NUM</td>
      <td>11</td>
      <td>8</td>
      <td>2</td>
      <td>Number of triggers configured:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>0 triggers configured</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>2 triggers configured</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>4 triggers configured</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>8 triggers configured</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Provides the Trigger Version (always non-zero if triggers are included)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_27_arc_v_mmio_build_configuration_register_arcv_mmio_build.dita'><center>ARCV_MMIO_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MMIO_BUILD</td>
      <td>0xfc1</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_MMIO_BUILD Register. This register defines the base address in memory for all memory mapped I/O (MMIO) registers that are implemented in the processor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..12</th>
      <th width='500'>11..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>MMIO_BASE_ADDR[31:20]</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>12</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>MMIO_BASE_ADDR_31_20_</td>
      <td>11</td>
      <td>0</td>
      <td>3584</td>
      <td>This register contains bits [31:20] of the base address of the MMIO region. The lower bits of the MMIO base address are always 0 and are therefore not represented in this register.</td>
    </tr>
  </table>
  <h2 id='c_23_arc_v_isa_options_build_configuration_register_arcv_isa_opts_build.dita'><center>ARCV_ISA_OPTS_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_ISA_OPTS_BUILD</td>
      <td>0xfde</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_ISA_OPTS_BUILD Register. This register describes the ISA options for the processor. <p>This revised version works in conjunction with the misa register, requiring that A, C, E, M and S are appropriately set to reflect the core configuration of the extensions covered by those bits in the misa register.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..24</th>
      <th width='333'>23..5</th>
      <th width='333'>4..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>ISA_options</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>24</td>
      <td>3</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>ISA_OPTIONS</td>
      <td>23</td>
      <td>5</td>
      <td>106719</td>
      <td>Set to 1 if the Zic64rs extension is supported.</td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>4</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates the version of the ISA options:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_10_arc_v_dccm_build_configuration_register_arcv_dccm_build.dita'><center>ARCV_DCCM_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_DCCM_BUILD</td>
      <td>0xfd0</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_DCCM_BUILD Register. This register describes the size and version number of the Data Closely Coupled Memory (DCCM). In all cases, any non-enumerated values are reserved.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='200'>31..20</th>
      <th width='200'>19..17</th>
      <th width='200'>16..12</th>
      <th width='200'>11..8</th>
      <th width='200'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>Cycles</center></td>
      <td><center>Reserved16</center></td>
      <td><center>Size</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>20</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>CYCLES</td>
      <td>19</td>
      <td>17</td>
      <td>1</td>
      <td>Two-cycle or single-cycle DCCM:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Not present</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Single cycle memory</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Two-cycle memory; always includes four banks</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED16</td>
      <td>16</td>
      <td>12</td>
      <td>0</td>
      <td>Field Reserved16</td>
    </tr>
    <tr>
      <td>SIZE</td>
      <td>11</td>
      <td>8</td>
      <td>9</td>
      <td>Indicates DCCM size.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>4KB</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>8KB</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>16KB</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>32KB</td>
          </tr>
          <tr>
            <td><center>0x5</center></td>
            <td>V5</td>
            <td>64KB</td>
          </tr>
          <tr>
            <td><center>0x6</center></td>
            <td>V6</td>
            <td>128KB</td>
          </tr>
          <tr>
            <td><center>0x7</center></td>
            <td>V7</td>
            <td>256KB</td>
          </tr>
          <tr>
            <td><center>0x8</center></td>
            <td>V8</td>
            <td>512KB</td>
          </tr>
          <tr>
            <td><center>0x9</center></td>
            <td>V9</td>
            <td>1MB</td>
          </tr>
          <tr>
            <td><center>0xA</center></td>
            <td>VHA</td>
            <td>2 MB</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates version of the DCCM (always non-zero if DCCM is included)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version for ARC-V Processors</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_22_arc_v_private_peripheral_build_configuration_register_arcv_dmp_per_build.dita'><center>ARCV_DMP_PER_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_DMP_PER_BUILD</td>
      <td>0xfdd</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_DMP_PER_BUILD Register. This register describes the size and version for the private peripheral interface. In all cases, any non-enumerated values are reserved.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..20</th>
      <th width='333'>19..8</th>
      <th width='333'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>PER0_SIZE</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>20</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>PER0_SIZE</td>
      <td>19</td>
      <td>8</td>
      <td>1</td>
      <td>Size of the private peripheral interface (in MB)</td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Private Peripheral Interface Version (always non-zero if included)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='c_25_arc_v_ras_build_configuration_register_arcv_ras_build.dita'><center>ARCV_RAS_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_RAS_BUILD</td>
      <td>0xfe0</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_RAS_BUILD Register. This register describes memory ECC protection. In all cases, any non-enumerated values are reserved.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='166'>31..20</th>
      <th width='166'>19..17</th>
      <th width='166'>16..14</th>
      <th width='166'>13..11</th>
      <th width='166'>10..8</th>
      <th width='166'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>ICP</center></td>
      <td><center>Reserved16</center></td>
      <td><center>IP</center></td>
      <td><center>DP</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>20</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>ICP</td>
      <td>19</td>
      <td>17</td>
      <td>6</td>
      <td>Protection applied to L1 Instruction Cache</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>None</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>ECC protection on data</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>ECC protection on data and address</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Parity protection on data</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED16</td>
      <td>16</td>
      <td>14</td>
      <td>0</td>
      <td>Field Reserved16</td>
    </tr>
    <tr>
      <td>IP</td>
      <td>13</td>
      <td>11</td>
      <td>6</td>
      <td>Protection on ICCM</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>None</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>ECC protection on data</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>ECC protection on data and address</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Parity protection on data</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>DP</td>
      <td>10</td>
      <td>8</td>
      <td>6</td>
      <td>Protection on DCCM</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>None</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>ECC protection on data</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>ECC protection on data and address</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Parity protection on data</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates RAS Version (always non-zero if included)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version for ARC-V processors</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_46_debug_control_and_status_register_dcsr.dita'><center>DCSR</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>DCSR</td>
      <td>0x7b0</td>
      <td>32</td>
      <td>read-write</td>
      <td>DCSR Register. This register provides additional information about the core's state upon entering the debug mode and allows the external debugger control core's debug behavior more precisely. Although this register is in CSR space, it can be read or written from the debug mode only.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='55'>31..28</th>
      <th width='55'>27</th>
      <th width='55'>26..24</th>
      <th width='55'>23..20</th>
      <th width='55'>19</th>
      <th width='55'>18..16</th>
      <th width='55'>15</th>
      <th width='55'>14&nbsp;&nbsp;&nbsp;&nbsp;13</th>
      <th width='55'>12</th>
      <th width='55'>11</th>
      <th width='55'>10</th>
      <th width='55'>9</th>
      <th width='55'>8..6</th>
      <th width='55'>5</th>
      <th width='55'>4</th>
      <th width='55'>3</th>
      <th width='55'>2</th>
      <th width='55'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>debugver</center></td>
      <td><center>Reserved27</center></td>
      <td><center>extcause</center></td>
      <td><center>Reserved23</center></td>
      <td><center>cetrig</center></td>
      <td><center>Reserved18</center></td>
      <td><center>ebreakm</center></td>
      <td><center>Reserved14</center></td>
      <td><center>ebreaku</center></td>
      <td><center>stepie</center></td>
      <td><center>Reserved10</center></td>
      <td><center>Reserved9</center></td>
      <td><center>cause</center></td>
      <td><center>Reserved5</center></td>
      <td><center>mprven</center></td>
      <td><center>nmip</center></td>
      <td><center>step</center></td>
      <td><center>prv</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>DEBUGVER</td>
      <td>31</td>
      <td>28</td>
      <td></td>
      <td></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>There is no debug support.</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>Debug support exists.</td>
          </tr>
          <tr>
            <td><center>0xF</center></td>
            <td>VHF</td>
            <td>There is debug support, but it does not conform to any available version of this specifications.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED27</td>
      <td>27</td>
      <td>27</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>EXTCAUSE</td>
      <td>26</td>
      <td>24</td>
      <td></td>
      <td></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>The hart entered a critical error state</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>20</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>CETRIG</td>
      <td>19</td>
      <td>19</td>
      <td></td>
      <td>Determines the behavior of a hart in a critical-error state</td>
    </tr>
    <tr>
      <td>RESERVED18</td>
      <td>18</td>
      <td>16</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>EBREAKM</td>
      <td>15</td>
      <td>15</td>
      <td></td>
      <td></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>This denotes exception. ebreak instructions in M-mode behave as described in the Privileged Specification.</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>ebreak instructions in M-mode enter Debug Mode.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED14</td>
      <td>14</td>
      <td>13</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>EBREAKU</td>
      <td>12</td>
      <td>12</td>
      <td></td>
      <td></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>This denotes exception. ebreak instructions in U-mode behave as described in the Privileged Specification.</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>ebreak instructions in U-mode enter Debug Mode.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>STEPIE</td>
      <td>11</td>
      <td>11</td>
      <td></td>
      <td></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Interrupts (including NMI) are disabled during single stepping with dcsr.step set.</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Interrupts (including NMI) are enabled during single stepping with dcsr.step set.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED10</td>
      <td>10</td>
      <td>10</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>RESERVED9</td>
      <td>9</td>
      <td>9</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>CAUSE</td>
      <td>8</td>
      <td>6</td>
      <td></td>
      <td>Explains why Debug Mode was entered.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>An ebreak instruction was executed</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>A Trigger Module trigger fired with action=1.</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>The debugger requested entry to Debug Mode using dmcontrol.haltreq.</td>
          </tr>
          <tr>
            <td><center>0x4</center></td>
            <td>V4</td>
            <td>The hart single stepped because dcsr.step was set.</td>
          </tr>
          <tr>
            <td><center>0x5</center></td>
            <td>V5</td>
            <td>The hart halted because resethaltreq bit is set.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED5</td>
      <td>5</td>
      <td>5</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>MPRVEN</td>
      <td>4</td>
      <td>4</td>
      <td></td>
      <td></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>mstatus.mprv in mstatus is ignored in Debug Mode.</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>mstatus.mprv in mstatus takes effect in Debug Mode.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>NMIP</td>
      <td>3</td>
      <td>3</td>
      <td></td>
      <td>When set, there is a Non-Maskable-Interrupt (NMI) pending for the hart.</td>
    </tr>
    <tr>
      <td>STEP</td>
      <td>2</td>
      <td>2</td>
      <td></td>
      <td>When set and hart is in Debug Mode, the hart will execute a single instruction and then enter Debug Mode again. The debugger must not change the value of this bit while the hart is running</td>
    </tr>
    <tr>
      <td>PRV</td>
      <td>1</td>
      <td>0</td>
      <td></td>
      <td>Contains the privilege mode the hart was operating in when Debug Mode was entered.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>User mode</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Machine mode</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_47_debug_pc_register_dpc.dita'><center>DPC</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>DPC</td>
      <td>0x7b1</td>
      <td>32</td>
      <td>read-write</td>
      <td>DPC Register. This register contains the virtual address of the next instruction to be executed upon exiting the debug mode. Upon entering the debug mode, the value of this register is set in such a way that if debugger resumes the core without changing dpc, the control flow remains the same as if debug mode was not entered. Execution of the program buffer does not change the value of this register unless one of instructions in the program buffer does it explicitly.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>dpc</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>DPC</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>It contains the virtual address of the next instruction to be executed upon exiting the debug mode.</td>
    </tr>
  </table>
  <h2 id='b_134_debug_control_register_arcv_dbg_ctrl.dita'><center>ARCV_DBG_CTRL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_DBG_CTRL</td>
      <td>0x7bd</td>
      <td>32</td>
      <td>read-write</td>
      <td>ARCV_DBG_CTRL Register. This register provides the capability for an external debugger to select the privilege mode used when accessing indirect registers with abstract commands. It also provides a capability to initiate a soft reset. <p>Although this register is in CSR space, it can be read and written only from the debug mode. <p>The correct 6-bit pattern must be written to SOFT_RESET to initiate a soft reset. This reduces the probability of an erroneous write causing a soft reset, compared to writing just a single bit.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..26</th>
      <th width='333'>25..2</th>
      <th width='333'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>SOFT_RESET</center></td>
      <td><center>Reserved25</center></td>
      <td><center>MODE</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>SOFT_RESET</td>
      <td>31</td>
      <td>26</td>
      <td>0</td>
      <td>Writing 101010 to the soft_reset field will initiate a soft reset. This field always reads as zero, as it is cleared by both soft and hard reset.</td>
    </tr>
    <tr>
      <td>RESERVED25</td>
      <td>25</td>
      <td>2</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>MODE</td>
      <td>1</td>
      <td>0</td>
      <td>0</td>
      <td>Effective privilege mode to use when performing iCSR read/write abstract commands.</td>
    </tr>
  </table>
  <h2 id='b_99_arc_v_soft_reset_pc_register_arcv_sr_epc.dita'><center>ARCV_SR_EPC</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_SR_EPC</td>
      <td>0xff0</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_SR_EPC Register. After a soft reset, the arcv_sr_epc register contains the value of PC, at the time soft reset was initiated. The format of this register is same as that of mepc .</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>sr_epc</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>SR_EPC</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>the value of PC, at the time soft reset was initiated</td>
    </tr>
  </table>
  <h2 id='b_100_arc_v_soft_reset_mstatus_register_arcv_sr_mstatus.dita'><center>ARCV_SR_MSTATUS</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_SR_MSTATUS</td>
      <td>0xff1</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_SR_MSTATUS Register. After a soft reset, the arcv_sr_mstatus register contains the value of the mstatus register, at the time soft reset was initiated. The format of this register is same as that of mstatus .</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>sr_mstatus</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>SR_MSTATUS</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>the value of mstatus register, at the time soft reset was initiated</td>
    </tr>
  </table>
  <h2 id='b_2_arc_v_soft_reset_mstatush_register_arcv_sr_mstatush.dita'><center>ARCV_SR_MSTATUSH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_SR_MSTATUSH</td>
      <td>0xff2</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_SR_MSTATUSH Register. After a soft reset, thearcv_sr_mtatush register contains the value of the mstatush register at the time soft reset is initiated. The format of this register is same as that of mstatush .</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>sr_mstatush</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>SR_MSTATUSH</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>the value of mstatush register, at the time soft reset was initiated</td>
    </tr>
  </table>
  <h2 id='b_101_arc_v_soft_reset_execution_state_register_arcv_sr_xstate.dita'><center>ARCV_SR_XSTATE</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_SR_XSTATE</td>
      <td>0xff3</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_SR_XSTATE Register. The contents of an internal core state is saved to this resister upon a soft reset. The saved state is defined as shown in .</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='55'>31..23</th>
      <th width='55'>22..17</th>
      <th width='55'>16</th>
      <th width='55'>15&nbsp;&nbsp;&nbsp;&nbsp;14</th>
      <th width='55'>13</th>
      <th width='55'>12</th>
      <th width='55'>11</th>
      <th width='55'>10</th>
      <th width='55'>9</th>
      <th width='55'>8</th>
      <th width='55'>7</th>
      <th width='55'>6</th>
      <th width='55'>5</th>
      <th width='55'>4</th>
      <th width='55'>3</th>
      <th width='55'>2</th>
      <th width='55'>1</th>
      <th width='55'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>mcause[5:0]</center></td>
      <td><center>V</center></td>
      <td><center>PRV</center></td>
      <td><center>PSR</center></td>
      <td><center>FR</center></td>
      <td><center>CR</center></td>
      <td><center>EXL</center></td>
      <td><center>FPL</center></td>
      <td><center>DIV</center></td>
      <td><center>PTW</center></td>
      <td><center>PF</center></td>
      <td><center>WF</center></td>
      <td><center>LSP</center></td>
      <td><center>LSC</center></td>
      <td><center>LSU</center></td>
      <td><center>IFU</center></td>
      <td><center>SR</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>23</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>MCAUSE_5_0_</td>
      <td>22</td>
      <td>17</td>
      <td>0</td>
      <td>This field contains the value of the lowe, 6 bits of the mcause register, at the time soft reset was initiated</td>
    </tr>
    <tr>
      <td>V</td>
      <td>16</td>
      <td>16</td>
      <td>0</td>
      <td>This fields contains the value of the virtualization mode when soft reset was applied.</td>
    </tr>
    <tr>
      <td>PRV</td>
      <td>15</td>
      <td>14</td>
      <td>0</td>
      <td>This field contains the standard encoding of the nominal privilege mode in operation when soft reset was applied.</td>
    </tr>
    <tr>
      <td>PSR</td>
      <td>13</td>
      <td>13</td>
      <td>0</td>
      <td>Field PSR</td>
    </tr>
    <tr>
      <td>FR</td>
      <td>12</td>
      <td>12</td>
      <td>0</td>
      <td>This bit is set if there was a pending floating-point unit retirement when soft reset was applied.</td>
    </tr>
    <tr>
      <td>CR</td>
      <td>11</td>
      <td>11</td>
      <td>0</td>
      <td>This bit is set if there was a pending core register retirement when soft reset was applied.</td>
    </tr>
    <tr>
      <td>EXL</td>
      <td>10</td>
      <td>10</td>
      <td>0</td>
      <td>This bit is set if the execution unit was actively processing instructions, when soft reset was applied.</td>
    </tr>
    <tr>
      <td>FPL</td>
      <td>9</td>
      <td>9</td>
      <td>0</td>
      <td>This bit is set if there was a floating-point instruction in progress when soft reset was applied.</td>
    </tr>
    <tr>
      <td>DIV</td>
      <td>8</td>
      <td>8</td>
      <td>0</td>
      <td>This bit is set if there was an integer divide/remainder instruction in progress, when soft reset was applied.</td>
    </tr>
    <tr>
      <td>PTW</td>
      <td>7</td>
      <td>7</td>
      <td>0</td>
      <td>This bit is set if there was a PTW in progress when soft reset was applied.</td>
    </tr>
    <tr>
      <td>PF</td>
      <td>6</td>
      <td>6</td>
      <td>0</td>
      <td>This bit is set if there was an outstanding (read) prefetch transaction when soft reset was applied.</td>
    </tr>
    <tr>
      <td>WF</td>
      <td>5</td>
      <td>5</td>
      <td>0</td>
      <td>Field WF</td>
    </tr>
    <tr>
      <td>LSP</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>This bit is set if there was an outstanding transaction to the private peripheral memory bus when soft reset was applied.</td>
    </tr>
    <tr>
      <td>LSC</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>This bit is set if there was an outstanding cached load/store memory transactions when soft reset was applied.</td>
    </tr>
    <tr>
      <td>LSU</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>This bit is set if there was an outstanding uncached load/store memory transaction when soft reset was applied.</td>
    </tr>
    <tr>
      <td>IFU</td>
      <td>1</td>
      <td>1</td>
      <td>0</td>
      <td>This bit is set if there was an outstanding instruction fetch memory transaction, when soft reset was applied.</td>
    </tr>
    <tr>
      <td>SR</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>This bit is set when a soft reset is initiated, and can be used by boot software to distinguish between hard and soft reset situations.</td>
    </tr>
  </table>
  <h2 id='b_135_arc_v_iccm_control_status_register_arcv_miccm_ctl.dita'><center>MICCM_CTL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MICCM_CTL</td>
      <td>0x7c0</td>
      <td>32</td>
      <td>read-write</td>
      <td>MICCM_CTL Register. This register determines the base addresses of the ICCM segments. If ICCMarcv_miccm_ctl register will read as zero and writes to all bits will be ignored. <p>n not included in a build configuration, the corresponding fields ICCMn_Base, Dn, Rn and En will read as zero and writes to those fields will be ignored. In the absence of any ICCM, the entire</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='125'>31..20</th>
      <th width='125'>19..8</th>
      <th width='125'>7</th>
      <th width='125'>6</th>
      <th width='125'>5&nbsp;&nbsp;&nbsp;&nbsp;4</th>
      <th width='125'>3</th>
      <th width='125'>2</th>
      <th width='125'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>ICCM0_Base</center></td>
      <td><center>ICCM1_Base</center></td>
      <td><center>D1</center></td>
      <td><center>R1</center></td>
      <td><center>E1</center></td>
      <td><center>D0</center></td>
      <td><center>R0</center></td>
      <td><center>E0</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ICCM0_BASE</td>
      <td>31</td>
      <td>20</td>
      <td>0</td>
      <td>This describes the base address of ICCM0.</td>
    </tr>
    <tr>
      <td>ICCM1_BASE</td>
      <td>19</td>
      <td>8</td>
      <td>0</td>
      <td>This describes the base address of ICCM1.</td>
    </tr>
    <tr>
      <td>D1</td>
      <td>7</td>
      <td>7</td>
      <td>0</td>
      <td>Disable ICCM1. <p>Setting this bit to 1 disables access to the ICCM1 but retains the state of ICCM1</td>
    </tr>
    <tr>
      <td>R1</td>
      <td>6</td>
      <td>6</td>
      <td>0</td>
      <td>RWECC bit for ICCM1. This field controls whether software can access the ECC code (syndrome) stored in memory. This could be used to inject ECC errors in the ICCM. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disable software access to ECC code</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enable software access to ECC code</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>E1</td>
      <td>5</td>
      <td>4</td>
      <td>0</td>
      <td>ECCEN bits for ICCM1. This bit shows Protection (ECC/parity) error control for the ICCM0. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disable parity/ECC</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Generate exceptions on uncorrectable ECC/parity error</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Generate exceptions on any type of parity/ECC error (including single-bit ECC error)</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Reserved</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>D0</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Disable ICCM <p>Setting this bit to 1 disables access to the ICCM but retains the state of ICCM</td>
    </tr>
    <tr>
      <td>R0</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>RWECC bit for ICCM0. This field controls whether software can access the ECC code (syndrome) stored in memory. This could be used to inject ECC errors in the ICCM. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disable software access to ECC code</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enable software access to ECC code</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>E0</td>
      <td>1</td>
      <td>0</td>
      <td>1</td>
      <td>ECCEN bits for ICCM0. This bit shows Protection (ECC/parity) error control for the ICCM0. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disable parity/ECC</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Generate exceptions on uncorrectable ECC/parity error</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Generate exceptions on any type of parity/ECC error (including single-bit ECC error)</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Reserved</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_22_machine_level_interrupt_enable_register_mie.dita'><center>MIE</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MIE</td>
      <td>0x304</td>
      <td>32</td>
      <td>read-write</td>
      <td>MIE Register. This register shows lower-half of the Machine-level interrupt-enable bits. <p>The ARC-V hart conforms to the standard portion of Machine-level major interrupt sources defined by the <a href='#f_1_risc_v_references.dita'>here</a>RISC-V Instruction Set Manual Volume 1, Version 20191213, Revised 20230723, Jul 2023 and <a href='#f_1_risc_v_references.dita'>here</a>RISC-V Advanced Interrupt Architecture, Version 1.0.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='58'>31..18</th>
      <th width='58'>17</th>
      <th width='58'>16..14</th>
      <th width='58'>13</th>
      <th width='58'>12</th>
      <th width='58'>11</th>
      <th width='58'>10</th>
      <th width='58'>9</th>
      <th width='58'>8</th>
      <th width='58'>7</th>
      <th width='58'>6</th>
      <th width='58'>5</th>
      <th width='58'>4</th>
      <th width='58'>3</th>
      <th width='58'>2</th>
      <th width='58'>1</th>
      <th width='58'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>DBG</center></td>
      <td><center>RESERVED</center></td>
      <td><center>COV</center></td>
      <td><center>R1</center></td>
      <td><center>MEI</center></td>
      <td><center>R2</center></td>
      <td><center>SEI</center></td>
      <td><center>R3</center></td>
      <td><center>MTI</center></td>
      <td><center>R4</center></td>
      <td><center>STI</center></td>
      <td><center>R5</center></td>
      <td><center>MSI</center></td>
      <td><center>R6</center></td>
      <td><center>SSI</center></td>
      <td><center>R7</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>18</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>DBG</td>
      <td>17</td>
      <td>17</td>
      <td></td>
      <td>Debug or trace interrupt-enable</td>
    </tr>
    <tr>
      <td>R</td>
      <td>16</td>
      <td>14</td>
      <td></td>
      <td>Field R</td>
    </tr>
    <tr>
      <td>COV</td>
      <td>13</td>
      <td>13</td>
      <td></td>
      <td>Local counter overflow interrupt-enable</td>
    </tr>
    <tr>
      <td>R1</td>
      <td>12</td>
      <td>12</td>
      <td></td>
      <td>Field R1</td>
    </tr>
    <tr>
      <td>MEI</td>
      <td>11</td>
      <td>11</td>
      <td></td>
      <td>Machine-level external interrupt-enable; configured by option -rtia_imsic_m_mode_file</td>
    </tr>
    <tr>
      <td>R2</td>
      <td>10</td>
      <td>10</td>
      <td></td>
      <td>Field R2</td>
    </tr>
    <tr>
      <td>SEI</td>
      <td>9</td>
      <td>9</td>
      <td></td>
      <td>Supervisor-level external interrupt-enable; configured by option -rtia_imsic_s_mode_file</td>
    </tr>
    <tr>
      <td>R3</td>
      <td>8</td>
      <td>8</td>
      <td></td>
      <td>Field R3</td>
    </tr>
    <tr>
      <td>MTI</td>
      <td>7</td>
      <td>7</td>
      <td></td>
      <td>Machine-level timer interrupt-enable</td>
    </tr>
    <tr>
      <td>R4</td>
      <td>6</td>
      <td>6</td>
      <td></td>
      <td>Field R4</td>
    </tr>
    <tr>
      <td>STI</td>
      <td>5</td>
      <td>5</td>
      <td></td>
      <td>Supervisor-level timer interrupt-enable; configured by option -rtia_sstc</td>
    </tr>
    <tr>
      <td>R5</td>
      <td>4</td>
      <td>4</td>
      <td></td>
      <td>Field R5</td>
    </tr>
    <tr>
      <td>MSI</td>
      <td>3</td>
      <td>3</td>
      <td></td>
      <td>Machine-level software interrupt-enable</td>
    </tr>
    <tr>
      <td>R6</td>
      <td>2</td>
      <td>2</td>
      <td></td>
      <td>Field R6</td>
    </tr>
    <tr>
      <td>SSI</td>
      <td>1</td>
      <td>1</td>
      <td></td>
      <td>Supervisor-level software interrupt-enable; configured by option -rtia_sswi</td>
    </tr>
    <tr>
      <td>R7</td>
      <td>0</td>
      <td>0</td>
      <td></td>
      <td>Field R7</td>
    </tr>
  </table>
  <h2 id='b_27_machine_level_interrupt_enable_high_register_mieh.dita'><center>MIEH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MIEH</td>
      <td>0x314</td>
      <td>32</td>
      <td>read-write</td>
      <td>MIEH Register. This register shows upper-half of the Machine-level interrupt-enable bits. <p>The ARC-V hart conforms to the standard portion of Machine-level major interrupt sources defined by the <a href='#f_1_risc_v_references.dita'>here</a>RISC-V Instruction Set Manual Volume 1, Version 20191213, Revised 20230723, Jul 2023 and <a href='#f_1_risc_v_references.dita'>here</a>RISC-V Advanced Interrupt Architecture, Version 1.0. <p>If the interrupt-enable bit is set to 0, the corresponding local interrupt source remains inactive within the hart. <p>The interrupt-enable bit state does not affect corresponding interrupt-pending bit in mip or miph. The interrupt source can set the interrupt-pending bit even the corresponding interrupt-enable is zero. However, if not enabled, the interrupt pending bit will not be shown at lower privileges even the delegation is allowed and configured in mideleg or midelegh.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='142'>31..17</th>
      <th width='142'>16</th>
      <th width='142'>15..12</th>
      <th width='142'>11</th>
      <th width='142'>10..4</th>
      <th width='142'>3</th>
      <th width='142'>2..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>WDT</center></td>
      <td><center>RESERVED</center></td>
      <td><center>HRAS</center></td>
      <td><center>R1</center></td>
      <td><center>LRAS</center></td>
      <td><center>R2</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>17</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>WDT</td>
      <td>16</td>
      <td>16</td>
      <td></td>
      <td>High priority RAS interrupt-enable</td>
    </tr>
    <tr>
      <td>R</td>
      <td>15</td>
      <td>12</td>
      <td></td>
      <td>Field R</td>
    </tr>
    <tr>
      <td>HRAS</td>
      <td>11</td>
      <td>11</td>
      <td></td>
      <td>High priority RAS interrupt-enable</td>
    </tr>
    <tr>
      <td>R1</td>
      <td>10</td>
      <td>4</td>
      <td></td>
      <td>Field R1</td>
    </tr>
    <tr>
      <td>LRAS</td>
      <td>3</td>
      <td>3</td>
      <td></td>
      <td>Low priority RAS interrupt-enable</td>
    </tr>
    <tr>
      <td>R2</td>
      <td>2</td>
      <td>0</td>
      <td></td>
      <td>Field R2</td>
    </tr>
  </table>
  <h2 id='b_32_machine_level_interrupt_pending_register_mip.dita'><center>MIP</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MIP</td>
      <td>0x344</td>
      <td>32</td>
      <td>read-write</td>
      <td>MIP Register. This register shows lower-half of the Machine-level interrupt-pending bits. <p>The registers contain pending bits for S-mode local interrupts and correspond to the implemented bits of the sie and sieh registers.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='58'>31..18</th>
      <th width='58'>17</th>
      <th width='58'>16..14</th>
      <th width='58'>13</th>
      <th width='58'>12</th>
      <th width='58'>11</th>
      <th width='58'>10</th>
      <th width='58'>9</th>
      <th width='58'>8</th>
      <th width='58'>7</th>
      <th width='58'>6</th>
      <th width='58'>5</th>
      <th width='58'>4</th>
      <th width='58'>3</th>
      <th width='58'>2</th>
      <th width='58'>1</th>
      <th width='58'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>DBG</center></td>
      <td><center>RESERVED</center></td>
      <td><center>COV</center></td>
      <td><center>GEI</center></td>
      <td><center>MEI</center></td>
      <td><center>VEI</center></td>
      <td><center>SEI</center></td>
      <td><center>R1</center></td>
      <td><center>MTI</center></td>
      <td><center>VTI</center></td>
      <td><center>STI</center></td>
      <td><center>R2</center></td>
      <td><center>MSI</center></td>
      <td><center>VSI</center></td>
      <td><center>SSI</center></td>
      <td><center>R3</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>18</td>
      <td></td>
      <td>Field Reserved31</td>
    </tr>
    <tr>
      <td>DBG</td>
      <td>17</td>
      <td>17</td>
      <td></td>
      <td>Debug or trace interrupt-pending bit</td>
    </tr>
    <tr>
      <td>R</td>
      <td>16</td>
      <td>14</td>
      <td></td>
      <td>Field R</td>
    </tr>
    <tr>
      <td>COV</td>
      <td>13</td>
      <td>13</td>
      <td></td>
      <td>Local counter overflow interrupt-pending</td>
    </tr>
    <tr>
      <td>GEI</td>
      <td>12</td>
      <td>12</td>
      <td></td>
      <td>Hypervisor guest external interrupt-pending; configured by option -rtia_imsic_v_mode_file</td>
    </tr>
    <tr>
      <td>MEI</td>
      <td>11</td>
      <td>11</td>
      <td></td>
      <td>Machine-level external interrupt-pending; configured by option -rtia_imsic_m_mode_file</td>
    </tr>
    <tr>
      <td>VEI</td>
      <td>10</td>
      <td>10</td>
      <td></td>
      <td>VS-level external interrupt-pending; configured by option -rtia_imsic_v_mode_file</td>
    </tr>
    <tr>
      <td>SEI</td>
      <td>9</td>
      <td>9</td>
      <td></td>
      <td>Supervisor-level external interrupt-pending; configured by option -rtia_imsic_s_mode_file</td>
    </tr>
    <tr>
      <td>R1</td>
      <td>8</td>
      <td>8</td>
      <td></td>
      <td>Field R1</td>
    </tr>
    <tr>
      <td>MTI</td>
      <td>7</td>
      <td>7</td>
      <td></td>
      <td>Machine-level timer interrupt-pending</td>
    </tr>
    <tr>
      <td>VTI</td>
      <td>6</td>
      <td>6</td>
      <td></td>
      <td>VS-level timer interrupt-pending; configured by option <p> -rtia_sstc</td>
    </tr>
    <tr>
      <td>STI</td>
      <td>5</td>
      <td>5</td>
      <td></td>
      <td>Supervisor-level timer interrupt-pending; configured by option -rtia_sstc</td>
    </tr>
    <tr>
      <td>R2</td>
      <td>4</td>
      <td>4</td>
      <td></td>
      <td>Field R2</td>
    </tr>
    <tr>
      <td>MSI</td>
      <td>3</td>
      <td>3</td>
      <td></td>
      <td>Machine-level software interrupt-pending</td>
    </tr>
    <tr>
      <td>VSI</td>
      <td>2</td>
      <td>2</td>
      <td></td>
      <td>VS-level software interrupt-pending</td>
    </tr>
    <tr>
      <td>SSI</td>
      <td>1</td>
      <td>1</td>
      <td></td>
      <td>Supervisor-level software interrupt-pending; configured by option -rtia_sswi</td>
    </tr>
    <tr>
      <td>R3</td>
      <td>0</td>
      <td>0</td>
      <td></td>
      <td>Field R3</td>
    </tr>
  </table>
  <h2 id='b_35_machine_level_interrupt_pending_high_register_miph.dita'><center>MIPH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MIPH</td>
      <td>0x354</td>
      <td>32</td>
      <td>read-write</td>
      <td>MIPH Register. This register implements upper-half of the Machine-level interrupt-pending bits.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='142'>31..17</th>
      <th width='142'>16</th>
      <th width='142'>15..12</th>
      <th width='142'>11</th>
      <th width='142'>10..4</th>
      <th width='142'>3</th>
      <th width='142'>2..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>WDT</center></td>
      <td><center>Reserved15</center></td>
      <td><center>HRAS</center></td>
      <td><center>RESERVED</center></td>
      <td><center>LRAS</center></td>
      <td><center>R1</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>17</td>
      <td></td>
      <td>Reserved, implemented as read-only zero</td>
    </tr>
    <tr>
      <td>WDT</td>
      <td>16</td>
      <td>16</td>
      <td></td>
      <td>Watchdog timer interrupt-pending</td>
    </tr>
    <tr>
      <td>RESERVED15</td>
      <td>15</td>
      <td>12</td>
      <td></td>
      <td>Field Reserved15</td>
    </tr>
    <tr>
      <td>HRAS</td>
      <td>11</td>
      <td>11</td>
      <td></td>
      <td>High priority RAS interrupt-pending</td>
    </tr>
    <tr>
      <td>R</td>
      <td>10</td>
      <td>4</td>
      <td></td>
      <td>Field R</td>
    </tr>
    <tr>
      <td>LRAS</td>
      <td>3</td>
      <td>3</td>
      <td></td>
      <td>Low priority RAS interrupt-pending</td>
    </tr>
    <tr>
      <td>R1</td>
      <td>2</td>
      <td>0</td>
      <td></td>
      <td>Field R1</td>
    </tr>
  </table>
  <h2 id='b_36_machine_level_top_external_interrupt_register_mtopei.dita'><center>MTOPEI</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MTOPEI</td>
      <td>0x35c</td>
      <td>32</td>
      <td>read-write</td>
      <td>MTOPEI Register. This register is the interface to the Machine-level IMSIC interrupt file. It reports the top priority pending-and-enabled external interrupt information to the hart.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..24</th>
      <th width='250'>23..16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>EIID</center></td>
      <td><center>Reserved15</center></td>
      <td><center>EIPRIO</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>24</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>EIID</td>
      <td>23</td>
      <td>16</td>
      <td></td>
      <td>External interrupt identity</td>
    </tr>
    <tr>
      <td>RESERVED15</td>
      <td>15</td>
      <td>8</td>
      <td></td>
      <td>Field Reserved15</td>
    </tr>
    <tr>
      <td>EIPRIO</td>
      <td>7</td>
      <td>0</td>
      <td></td>
      <td>External interrupt priority</td>
    </tr>
  </table>
  <h2 id='b_98_machine_level_top_interrupt_register_mtopi.dita'><center>MTOPI</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MTOPI</td>
      <td>0xfb0</td>
      <td>32</td>
      <td>read-only</td>
      <td>MTOPI Register. This register acts as an interface to the Core Local Interrupt controller (CLINT). It reports the machine-level top priority pending-and-enabled major interrupt information to the hart. The mtopi.IPRIO field reports the priority configured in the iprio array for the highest priority pending-and-enabled major interrupt. If an external interrupt is pending, the mtopi.IPRIO reflects the top pending-and-enabled external interrupt priority as provided by the external interrupt controller (such as IMSIC). IPRIOiprio#K.PRIO-rtia_imsic_m_file_size <p>In case of major interrupts with default priorities (corresponding iprio#K.PRIO[#N] field is set to 0) is pending, the mtopi.IPRIO field reports the value as follows: <p>When reading from the mtopi, it is important to note that this operation does not influence the state of the interrupt-pending bit in the mip or miph. For edge-triggered major interrupts, the software interrupt handler must explicitly clear the interrupt-pending bit by setting it to zero in the mip or miph. In contrast, for level-triggered major interrupts, the interrupt-pending bit in the mip or miph is read-only and should be cleared by ensuring that the interrupt request originator de-asserts the interrupt request signal. <p> The width of the field is equal to the width of field and depends on number of external interrupts (the size of M-mode IMSIC interrupt file defined by configuration option). <p>If the major interrupt default priority is higher than Machine level external interrupt default priority, then mtopi.IPRIO = 0. <p>If the major interrupt default priority is lower than Machine level external interrupt default priority, then mtopi.IPRIO = 255. <p>A read of mtopi register returns zero if no enabled major interrupts are pending. <p>If the design omits the M-mode interrupt file, the external interrupt controller (other than IMSIC) must report the highest pending-and-enabled external interrupt priority. If the external interrupt controller does not support direct reporting of the pending interrupt's priority, the mtopi.IPRIO field width is equal to 6 bits and the major external interrupt priority field in the iprio iCSRs should be writable.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..22</th>
      <th width='250'>21..16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>IID</center></td>
      <td><center>Reserved15</center></td>
      <td><center>IPRIO</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>22</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>IID</td>
      <td>21</td>
      <td>16</td>
      <td></td>
      <td>Major interrupt identity</td>
    </tr>
    <tr>
      <td>RESERVED15</td>
      <td>15</td>
      <td>8</td>
      <td></td>
      <td>Field Reserved15</td>
    </tr>
    <tr>
      <td>IPRIO</td>
      <td>7</td>
      <td>0</td>
      <td></td>
      <td>Major interrupt priority</td>
    </tr>
  </table>
  <h2 id='b_137_arc_v_dccm_control_status_register_arcv_mdccm_ctl.dita'><center>MDCCM_CTL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MDCCM_CTL</td>
      <td>0x7c2</td>
      <td>32</td>
      <td>read-write</td>
      <td>MDCCM_CTL Register. This register describes the base address, software access to ECC code and ECC/parity error control of the DCCM. <p>After reset the DCCM_base field is set to the default base addresses for DCCM if DCCM is included in the core. The default base address is defined at build-time by the -dccm_base option. The R and D fields contain 0x0 after reset, and E contains 0x1 after reset.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='200'>31..20</th>
      <th width='200'>19..4</th>
      <th width='200'>3</th>
      <th width='200'>2</th>
      <th width='200'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>DCCM_Base</center></td>
      <td><center>Reserved19</center></td>
      <td><center>D</center></td>
      <td><center>RESERVED</center></td>
      <td><center>E</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>DCCM_BASE</td>
      <td>31</td>
      <td>20</td>
      <td>2048</td>
      <td>This describes the base address of DCCM.</td>
    </tr>
    <tr>
      <td>RESERVED19</td>
      <td>19</td>
      <td>4</td>
      <td>0</td>
      <td>Field Reserved19</td>
    </tr>
    <tr>
      <td>D</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Disable DCCM <p>Setting this bit to 1 disables access to the DCCM. The contents of DCCM is retained when it is disabled.</td>
    </tr>
    <tr>
      <td>R</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>RWECC bit for DCCM. This field controls whether software can access the ECC code (syndrome) stored in memory. This could be used to inject ECC errors in the DCCM. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disable software access to ECC code</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enable software access to ECC code</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>E</td>
      <td>1</td>
      <td>0</td>
      <td>1</td>
      <td>ECCEN bit for DCCM. These bits control Protection (ECC/parity) error control for the DCCM. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disable parity/ECC</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Generate exceptions on uncorrectable ECC/parity error</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Generate exceptions on any type of parity/ECC error (including single-bit ECC error)</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Reserved</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_58_arc_v_private_peripheral_base_arcv_per0_base.dita'><center>ARCV_PER0_BASE</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_PER0_BASE</td>
      <td>0x7c6</td>
      <td>32</td>
      <td>read-write</td>
      <td>ARCV_PER0_BASE Register. This register defines the base address of the private peripheral aperture.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..20</th>
      <th width='500'>19..0</th>
    </tr>
    <tr>
      <td><center>PER0_BASE</center></td>
      <td><center>Reserved19</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>PER0_BASE</td>
      <td>31</td>
      <td>20</td>
      <td>3840</td>
      <td>The base address is aligned on a 1 MB boundary.</td>
    </tr>
    <tr>
      <td>RESERVED19</td>
      <td>19</td>
      <td>0</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
  </table>
  <h2 id='b_59_arc_v_private_peripheral_size_arcv_per0_size.dita'><center>ARCV_PER0_SIZE</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_PER0_SIZE</td>
      <td>0x7c7</td>
      <td>32</td>
      <td>read-write</td>
      <td>ARCV_PER0_SIZE Register. This register defines the size of the private peripheral aperture.</td>
    </tr>
    <tr>
      <td>PMP_CFG0</td>
      <td>0x3a0</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_CFG0</td>
    </tr>
    <tr>
      <td>PMP_CFG1</td>
      <td>0x3a1</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_CFG1</td>
    </tr>
    <tr>
      <td>PMP_CFG2</td>
      <td>0x3a2</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_CFG2</td>
    </tr>
    <tr>
      <td>PMP_CFG3</td>
      <td>0x3a3</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_CFG3</td>
    </tr>
    <tr>
      <td>PMP_ADDR0</td>
      <td>0x3b0</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR0</td>
    </tr>
    <tr>
      <td>PMP_ADDR1</td>
      <td>0x3b1</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR1</td>
    </tr>
    <tr>
      <td>PMP_ADDR2</td>
      <td>0x3b2</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR2</td>
    </tr>
    <tr>
      <td>PMP_ADDR3</td>
      <td>0x3b3</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR3</td>
    </tr>
    <tr>
      <td>PMP_ADDR4</td>
      <td>0x3b4</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR4</td>
    </tr>
    <tr>
      <td>PMP_ADDR5</td>
      <td>0x3b5</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR5</td>
    </tr>
    <tr>
      <td>PMP_ADDR6</td>
      <td>0x3b6</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR6</td>
    </tr>
    <tr>
      <td>PMP_ADDR7</td>
      <td>0x3b7</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR7</td>
    </tr>
    <tr>
      <td>PMP_ADDR8</td>
      <td>0x3b8</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR8</td>
    </tr>
    <tr>
      <td>PMP_ADDR9</td>
      <td>0x3b9</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR9</td>
    </tr>
    <tr>
      <td>PMP_ADDR10</td>
      <td>0x3ba</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR10</td>
    </tr>
    <tr>
      <td>PMP_ADDR11</td>
      <td>0x3bb</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR11</td>
    </tr>
    <tr>
      <td>PMP_ADDR12</td>
      <td>0x3bc</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR12</td>
    </tr>
    <tr>
      <td>PMP_ADDR13</td>
      <td>0x3bd</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR13</td>
    </tr>
    <tr>
      <td>PMP_ADDR14</td>
      <td>0x3be</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR14</td>
    </tr>
    <tr>
      <td>PMP_ADDR15</td>
      <td>0x3bf</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMP_ADDR15</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..12</th>
      <th width='500'>11..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>PER0_SIZE</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>12</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>PER0_SIZE</td>
      <td>11</td>
      <td>0</td>
      <td>1</td>
      <td>The size of the private peripheral aperture is specified in integer multiples of 1 MB. <p>Note: The private peripheral aperture range is defined as: PER_BASE &lt;= PER aperture &lt; PER + SIZE .</td>
    </tr>
  </table>
  <h2 id='b_41_machine_security_configuration_high_register_mseccfgh.dita'><center>MSEC_CFG_HI</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSEC_CFG_HI</td>
      <td>0x757</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSEC_CFG_HI Register. Higher part of machine security configuration</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
  </table>
  <h2 id='b_40_machine_security_configuration_register_mseccfg.dita'><center>MSEC_CFG_LO</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSEC_CFG_LO</td>
      <td>0x747</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSEC_CFG_LO Register. Lower-half of machine security configuration.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..3</th>
      <th width='250'>2</th>
      <th width='250'>1</th>
      <th width='250'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>RLB</center></td>
      <td><center>MMWP</center></td>
      <td><center>MML</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>3</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>RLB</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>Rule locking bypass</td>
    </tr>
    <tr>
      <td>MMWP</td>
      <td>1</td>
      <td>1</td>
      <td>0</td>
      <td>Machine mode whitelist policy</td>
    </tr>
    <tr>
      <td>MML</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>Machine mode lock down</td>
    </tr>
  </table>
  <h2 id='b_65_arc_v_pma_configuration_registers_arcv_pmacfg0_and_arcv_pmacfg1.dita'><center>PMA_CFG0</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>PMA_CFG0</td>
      <td>0x7ce</td>
      <td>32</td>
      <td>read-write</td>
      <td>PMA_CFG0 Register. These registers holds the configurations for the eight PMA entries, as shown in and . <p>The layout of each 8-bit configuration field is as shown in . <p>For more information about memory attributes, see <a href='#../concepts/memory_attributes_2.dita'>here</a>. <p>n = n represents 0, 1, 2, 3, 4, 5, 6, 7. <p> Encoding of Memory Attributes pmancfg[4:1] Memory Attributes 0000 Device non-idempotent (with side effects) 0001 Device idempotent (without side effects) 0010 Normal non-cacheable, non-bufferable 0011 Normal non-cacheable, bufferable 0100 ... 0111 Reserved 1000 Normal cacheable write back, no allocate, Reserved 1001 Normal cacheable write back, write allocate, Reserved for RMX-100/RMX-110-FS 1010 Normal cacheable write back, read allocate, Reserved for RMX-100/RMX-110-FS 1011 Normal cacheable write back, read and write allocate, Reserved for RMX-100/RMX-110-FS 1100 ... 1110 Reserved 1111 Empty region. Any attempt to access this region raises a synchronous trap</td>
    </tr>
    <tr>
      <td>PMA_CFG1</td>
      <td>0x7cf</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMA_CFG1</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..24</th>
      <th width='250'>23..16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>pma3cfg</center></td>
      <td><center>pma2cfg</center></td>
      <td><center>pma1cfg</center></td>
      <td><center>pma0cfg</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>PMA3CFG</td>
      <td>31</td>
      <td>24</td>
      <td>0</td>
      <td>Field pma3cfg</td>
    </tr>
    <tr>
      <td>PMA2CFG</td>
      <td>23</td>
      <td>16</td>
      <td>0</td>
      <td>Field pma2cfg</td>
    </tr>
    <tr>
      <td>PMA1CFG</td>
      <td>15</td>
      <td>8</td>
      <td>0</td>
      <td>Field pma1cfg</td>
    </tr>
    <tr>
      <td>PMA0CFG</td>
      <td>7</td>
      <td>0</td>
      <td>0</td>
      <td>Field pma0cfg</td>
    </tr>
  </table>
  <h2 id='b_73_arc_v_pma_address_registers_arcv_pmaaddr0_arcv_pmaaddr7.dita'><center>PMA_ADDR0</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>PMA_ADDR0</td>
      <td>0x7d8</td>
      <td>32</td>
      <td>read-write</td>
      <td>PMA_ADDR0 Register. PMA address registers encode both the base address and the NAPOT (Naturally Aligned Power of Two) size of one PMA region. <p>A region of size 2R bytes, starting at address A, is encoded by placing 1s in bits [R-4:0], a 0 in bit [R-3], and when R &lt; PALEN, the value (A &gt;&gt; R) is stored in bits [MXLEN-1:R]. As the minimum region size is 4 Kbytes, the minimum value of R is 12. The maximum value of R is PALEN, in this case A is 0 and no bits from A are stored in the PMA address register. These patterns are depicted in . <p>Any PMA address register value for which R &lt; 12 or R &gt; PALEN is reserved. If a reserved value is written to a PMA address register the EN bit in the corresponding PMA entry will be cleared, and disable the PMA entry. <p> defines the physical address length (PALEN bits), which depends on MXLEN and virtual memory. <p> PMA Address Register Encoding PMA Address Registers Match Size (Bytes) yyyy...yyyyyyyyyyy Reserved ... Reserved yyyy...yy011111111 Reserved yyyy...y0111111111 212 (4 KBytes) yyyy...01111111111 213 (8 KBytes) ... yy01...11111111111 2XLEN y011...11111111111 2XLEN+1 0111...11111111111 Reserved yy01...11111111111 2XLEN(32) y011...11111111111 2XLEN+1(33) - Reserved 0111...11111111111 2XLEN+2(34) - Reserved 1111...11111111111 Reserved</td>
    </tr>
    <tr>
      <td>PMA_ADDR1</td>
      <td>0x7d9</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMA_ADDR1</td>
    </tr>
    <tr>
      <td>PMA_ADDR2</td>
      <td>0x7da</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMA_ADDR2</td>
    </tr>
    <tr>
      <td>PMA_ADDR3</td>
      <td>0x7db</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMA_ADDR3</td>
    </tr>
    <tr>
      <td>PMA_ADDR4</td>
      <td>0x7dc</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMA_ADDR4</td>
    </tr>
    <tr>
      <td>PMA_ADDR5</td>
      <td>0x7dd</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR PMA_ADDR5</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>address[33:2](WARL)</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ADDRESS_33_2__WARL_</td>
      <td>31</td>
      <td>0</td>
      <td>511</td>
      <td>Field address[33:2](WARL)</td>
    </tr>
  </table>
  <h2 id='b_66_arc_v_watchdog_timer_password_register_arcv_mwdt_passwd.dita'><center>MWDT_PASSWD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MWDT_PASSWD</td>
      <td>0x7d0</td>
      <td>32</td>
      <td>read-write</td>
      <td>MWDT_PASSWD Register. Each Watchdog timer has a private set of indirectly addressable CSRs, which can be accessed by writing to the arcv_mwdt_passwd register with the correct password and required timer value in the TIMER_NUM field. If an incorrect password is written to the arcv_mwdt_passwd, then a watchdog timeout request is raised. <p>If the value written to the TIMER_NUM field of the arcv_mwdt_passwd register is outside the range of implemented WDT timers, then any access to the (non-existent) indirectly addressable WDT CSRs results in an illegal instruction exception. <p>The watchdog password register is used to allow access to all the registers for each timer. When the password register is written with the correct fields, it enables the software to program any one watchdog-related CSR (including arcv_mwdt_passwd) for the timer written in the TIMER_NUM field. <p>After programming any one CSR (except arcv_mwdt_passwd), the writes to the CSRs are locked. Any write to the locked CSR (except arcv_mwdt_passwd) raises an illegal instruction exception. <p>Any write to the password register, with an incorrect password (both PASSWORD and MST_PASSWORD) raises a watchdog timeout request. Reads from the arcv_mwdt_passwd register always return zero. Each timer can have a different unlock PASSWORD. <p>When arcv_mwdt_passwd is locked: <p>When arcv_mwdt_passwd is unlocked: <p>The following flow chart describes the working of the arcv_mwdt_passwd register. <p> Up to four watchdog timers can be configured per core. The software accesses these timers through the CSR interface of the WDT component. This comprises a set of three directly accessed CSRs: arcv_mwdt_build, arcv_mwdt_esr, arcv_mwdt_passwd and five indirectly accessed CSRs: arcv_mwdt_ctrl, arcv_mwdt_period, arcv_mwdt_lthresh, arcv_mwdt_uthresh, and arcv_mwdt_count. <p>Write to the TIMER_NUM field with the correct password (both MST_PASSWORD and PASSWORD), update the selected watchdog timer and unlock all associated CSRs including arcv_mwdt_passwd itself. <p>Write to the TIMER_NUM field with the correct MST_PASSWORD (no need to match the PASSWORD) and the RST bit set to 1, reset the timer indicated by TIMER_NUM and its CSRs to their default values which include the internal counter, timeout request, interrupt, and the PASSWORD. <p>Write tothe MST_PASSWORD, TIMER_NUM, and RST fields has no effect. <p>Write to the PASSWORD field with a new PASSWORD or the S_E bit, update the unlock password, or generate a software event for the timer indicated by TIMER_NUM respectively. <p> arcv_mwdt_passwd Register Functionality Flowchart</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='166'>31</th>
      <th width='166'>30</th>
      <th width='166'>29&nbsp;&nbsp;&nbsp;&nbsp;28</th>
      <th width='166'>27..16</th>
      <th width='166'>15..8</th>
      <th width='166'>7..0</th>
    </tr>
    <tr>
      <td><center>S_E</center></td>
      <td><center>RST</center></td>
      <td><center>TN</center></td>
      <td><center>Reserved27</center></td>
      <td><center>MST_PASSWORD</center></td>
      <td><center>PASSWORD</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>S_E</td>
      <td>31</td>
      <td>31</td>
      <td>0</td>
      <td>Used to raise a software event: <p>When arcv_mwdt_passwd is locked, write to this field has no effect. <p>When arcv_mwdt_passwd is unlocked, whether to enable the software event or not is specified as follows: <p> 0x0: Ignored <p> 0x1: Software event is raised and works for each mode as follows : <p>Countdown timer mode ( arcv_mwdt_ctrl[4]=0x0): Write 1 with correct password automatically loads the value in the arcv_mwdt_period register to the internal counter. <p>Window timer mode ( arcv_mwdt_ctrl[4]=0x1): Write 1 with correct password raises a software event (as opposed to hardware event) for validation of the internal counter against the upper and lower count limits.</td>
    </tr>
    <tr>
      <td>RST</td>
      <td>30</td>
      <td>30</td>
      <td>0</td>
      <td>When set, this bit specifies that all the writeable watchdog registers to be reset to default values and the timeout request to be cleared for the watchdog timer number specified in TIMER_NUM field. <p>When arcv_mwdt_passwd is locked, writing 1 to this field resets the timer indicated by the TIMER_NUM field, only if the MST_PASSWORD is matching. If the MST_PASSWORD is not matching, then it will raise a timeout request. <p>When arcv_mwdt_passwd is unlocked, write to this field has no effect.</td>
    </tr>
    <tr>
      <td>TN</td>
      <td>29</td>
      <td>28</td>
      <td>0</td>
      <td>Specifies the number of the timers for which all the other fields in this register are applicable. <p>When arcv_mwdt_passwd is locked, write the valid number of the timer to unlock this register (along with the correct PASSWORD and MST_PASSWORD). <p>When arcv_mwdt_passwd is unlocked, write to this field has no effect.</td>
    </tr>
    <tr>
      <td>RESERVED27</td>
      <td>27</td>
      <td>16</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>MST_PASSWORD</td>
      <td>15</td>
      <td>8</td>
      <td>0</td>
      <td>Master password field to access the watchdog timer CSRs. This password is fixed to default value after reset. <p>When arcv_mwdt_passwd is locked, write correct MST_PASSWORD (that is, the default value) to this field to unlock this register (along with the correct writes to the other fields) <p>When arcv_mwdt_passwd is unlocked, write to this field has no effect.</td>
    </tr>
    <tr>
      <td>PASSWORD</td>
      <td>7</td>
      <td>0</td>
      <td>0</td>
      <td>Password field to access the watchdog timer CSRs: <p>When arcv_mwdt_passwd is locked, write correct PASSWORD to this field to unlock this register (along with the correct writes to the other fields) <p>When arcv_mwdt_passwd is unlocked, write this field to update PASSWORD with a new value</td>
    </tr>
  </table>
  <h2 id='b_120_arc_v_watchdog_timer_control_register_arcv_mwdt_ctrl.dita'><center>MWDT_CTRL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MWDT_CTRL</td>
      <td>0x7d3</td>
      <td>32</td>
      <td>read-write</td>
      <td>MWDT_CTRL Register. The watchdog control register is used to program a watchdog timer. <p> <p>You must unlock this register before writing to it. You can unlock the register by writing the correct pass code to the arcv_mwdt_passwd register. Otherwise, an illegal instruction exception is raised. <p> After a write, this register is locked</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='166'>31..6</th>
      <th width='166'>5</th>
      <th width='166'>4</th>
      <th width='166'>3</th>
      <th width='166'>2&nbsp;&nbsp;&nbsp;&nbsp;1</th>
      <th width='166'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>NH</center></td>
      <td><center>W</center></td>
      <td><center>F</center></td>
      <td><center>EVENT</center></td>
      <td><center>E</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>6</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>NH</td>
      <td>5</td>
      <td>5</td>
      <td>0</td>
      <td>This bit specifies whether to decrement the watchdog timer counter only when the processor is running or not <p></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Watchdog counts every cycle, when enabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Watchdog counts only when processor is not halted, when enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>W</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Enable watchdog timer operating mode</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Enable countdown timer mode</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enable window timer mode</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>F</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Indicates a timeout error has occurred</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>No error has occurred</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>The watchdog timer counter has reached the value 0 , an illegal window event. Clearing this bit once it has been set resets the interrupt, reset or external time out signal Writing 1 to this field has no effect, and does not raise a timeout event. Writing 0 clears the timeout flag</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>EVENT</td>
      <td>2</td>
      <td>1</td>
      <td>0</td>
      <td>Specifies the action of the watchdog timer when a time out error occurs: <p></td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Assert a level interrupt. Writing the corresponding bit in the arcv_mwd t_esr clears the error (All watchdogs with this enabled combined. The status register needs to be read to determine which watchdog had a timeout and generated the interrupt).</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Assert (active high) external reset enable signal wdt_reset n . Writing the corresponding bit in the arcv_wdt_esr clears the error, if there are more than one timers. If there is a single timer, writing into F bit of this register clears the error.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>E</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>Enables the watchdog timer (the internal counter begins decrementing)</td>
    </tr>
  </table>
  <h2 id='b_69_arc_v_watchdog_timer_period_register_arcv_mwdt_period.dita'><center>MWDT_PERIOD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MWDT_PERIOD</td>
      <td>0x7d4</td>
      <td>32</td>
      <td>read-write</td>
      <td>MWDT_PERIOD Register. The watchdog timer period register stores the initial value for the timer's internal counter. This register can store a 32-bit or a 16-bit period value. The width of this register is configured at build time. Any unused bits in this register are 0 (WARL). When this register is written, the internal counter of the selected timer is automatically loaded with the value. The internal counter is automatically loaded from the value in arcv_mwdt_period, when the S_E bit is set in arcv_mwdt_passwd. <p>You must unlock this register before writing to it. You can unlock the register by writing the correct pass code to the arcv_mwdt_passwd register. Otherwise, an illegal instruction exception is raised. <p>After a write, this register is locked.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>Period</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>PERIOD</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>This bit stores the initial value for the timer's internal counter. This register can store a 32-bit or a 16-bit period value.</td>
    </tr>
  </table>
  <h2 id='b_7_arc_v_watchdog_timer_counter_register_arcv_mwdt_count.dita'><center>MWDT_COUNT</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MWDT_COUNT</td>
      <td>0xffc</td>
      <td>32</td>
      <td>read-only</td>
      <td>MWDT_COUNT Register. When read, the arcv_mwdt_count register returns the current value of the internal counter for the selected WDT timer.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>Count</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>COUNT</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>This returns the current value of the internal counter for the selected WDT timer.</td>
    </tr>
  </table>
  <h2 id='b_70_arc_v_watchdog_timer_lower_threshold_register_arcv_mwdt_lthresh.dita'><center>MWDT_LTHRESH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MWDT_LTHRESH</td>
      <td>0x7d5</td>
      <td>32</td>
      <td>read-write</td>
      <td>MWDT_LTHRESH Register. The lower threshold register stores the comparison value for the lower limit for the watchdog-timer window mode feature. This register can store a 32-bit or 16-bit threshold value. The width of this register is configured at build time. Any unused bits in this register always read as zeros. The value of this register when programmed must be less than the value stored in arcv_mwdt_uthresh. <p>You must unlock this register before writing to it. You can unlock the register by writing the correct pass code to the arcv_mwdt_passwd register. Otherwise, an illegal instruction exception is raised. <p>After a write, the register is immediately locked. Attempts to write to this register without unlocking it first, results in an illegal instruction trap.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>LowerThreshold</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>LOWERTHRESHOLD</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>The lower threshold register stores the comparison value for the lower limit for the enhanced watchdog-timer window mode feature.</td>
    </tr>
  </table>
  <h2 id='b_71_arc_v_watchdog_timer_upper_threshold_register_arcv_mwdt_uthresh.dita'><center>MWDT_UTHRESH</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MWDT_UTHRESH</td>
      <td>0x7d6</td>
      <td>32</td>
      <td>read-write</td>
      <td>MWDT_UTHRESH Register. The upper threshold register stores the comparison value for the upper limit for the watchdog-timer window mode feature. This register can store a 32-bit or 16-bit threshold value. The width of this register is configured at build time. Any unused bits in this register always read as zeros. The value of this register when programmed must be greater than the value stored in arcv_mwdt_lthresh and less than the arcv_mwdt_count value when programmed. <p>You must unlock this register before writing to it. You can unlock the register by writing the correct pass code to the arcv_mwdt_passwd register. <p>After a write, the register is immediately locked. Attempts to write to this register without unlocking it first, results in an illegal instruction trap.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>UpperThreshold</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>UPPERTHRESHOLD</td>
      <td>31</td>
      <td>0</td>
      <td>0</td>
      <td>The upper threshold register stores the comparison value for the upper limit for the enhanced watchdog-timer window mode feature.</td>
    </tr>
  </table>
  <h2 id='c_1_arc_v_watchdog_timer_build_configuration_register_arcv_mwdt_build.dita'><center>ARCV_MWDT_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MWDT_BUILD</td>
      <td>0xfc0</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_MWDT_BUILD Register. The register describes the watchdog timer configuration.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='166'>31</th>
      <th width='166'>30..17</th>
      <th width='166'>16..14</th>
      <th width='166'>13..10</th>
      <th width='166'>9&nbsp;&nbsp;&nbsp;&nbsp;8</th>
      <th width='166'>7..0</th>
    </tr>
    <tr>
      <td><center>C</center></td>
      <td><center>Freq</center></td>
      <td><center>Scale</center></td>
      <td><center>Sizes</center></td>
      <td><center>NT</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>C</td>
      <td>31</td>
      <td>31</td>
      <td>1</td>
      <td>Indicates if WDT supports an external clock source:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>External clock source not supported</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>External clock source is supported</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>FREQ</td>
      <td>30</td>
      <td>17</td>
      <td>2000</td>
      <td>When an external clock source is supported, the Freq field contains the frequency specified by the -watchdog_clk_freq option, in Hz, divided by 10 raised to the power of the Scale field.</td>
    </tr>
    <tr>
      <td>SCALE</td>
      <td>16</td>
      <td>14</td>
      <td>4</td>
      <td>When an external clock source is supported, the Scale field is a power-of-ten scaling factor of the Freq field, and with values in the range 0..7 it is capable of scaling by factors of 1, 10, 100, ... , 10,000,000 .</td>
    </tr>
    <tr>
      <td>SIZES</td>
      <td>13</td>
      <td>10</td>
      <td>15</td>
      <td>Sizes is a 4-bit vector, with 1 bit for each WDT counter, to indicate whether it is 16 or 32 bits in size. The encoding of each bit is:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>16 bits</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>32 bits</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>NT</td>
      <td>9</td>
      <td>8</td>
      <td>0</td>
      <td>Number of timers implemented, encoded as an unsigned 3-bit integer. Supported values are 1,2,3, or 4, encoded as follows:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>1 watchdog timer</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>2 watchdog timers</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>3 watchdog timers</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>4 watchdog timers This field contains the value of the -watchdog_num option</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>This is the version number of this WDT implementation (always non-zero if WDT is included)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current Version</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_80_arc_v_core_safety_password_register_arcv_msfty_passwd.dita'><center>MSFTY_PASSWD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSFTY_PASSWD</td>
      <td>0x7f0</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSFTY_PASSWD Register. This register shall be written with a 0x2 before a write to other safety registers is allowed. This register defaults back to 0x1 after the write to the safety password register is completed. Writes to safety registers without the preceding PASSWD write, are treated as an illegal instruction and trigger the regular illegal instruction exception. <p>Reads from safety registers do not need to be preceded by a PASSWD write. Once the PASSWD is written, the PASSWD remains active until a safety register is written. That is, even if program flow is preempted between the PASSWD write and the safety register write due to an interrupt, the safety register can be written on returning from the ISR. <p>The password writes and subsequent safety register writes are not considered atomic operations. <p>This register protects write access for the following registers: <p> arcv_msfty_ctrl <p> arcv_msfty_diag <p> arcv_msfty_shadow_ctrl</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..2</th>
      <th width='500'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>PWD</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>2</td>
      <td>0</td>
      <td>Field Reserved31</td>
    </tr>
    <tr>
      <td>PWD</td>
      <td>1</td>
      <td>0</td>
      <td>1</td>
      <td>This describes status bits reflect safety password status: </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Disabled</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Enabled</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_138_arcv_core_safety_control_register_arcv_msfty_ctrl.dita'><center>MSFTY_CTRL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSFTY_CTRL</td>
      <td>0x7f1</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSFTY_CTRL Register. This register defines the core safety control fields. <p>As there are two cores (DCLS: Main, Shadow), the safety controller enables lockstep comparisons when the arcv_msfty_ctrl bits; [1:0] from both cores are set to 0x2 and, when the core comes out of reset and has reached a known state. Once bits [1:0] are set to 0x1 by either core, it takes up to two cycles (in case of DCLS time diversity of two) for the safety controller to disable error propagation. The safety errors are disabled until the lockstep mode is set. LSE/LSS Bit Definition LSE LSS Lockstep Mode 0x1 0x1 Disabled 0x1 0x2 Illegal or transition to lockstep disable mode 0x2 0x1 Disabled 0x2 0x2 Enabled <p>To detect errors, the core should poll bits [3:2] (LSS: main/shadow instance are in lockstep) to verify that enable/disable is acknowledged by the safety controller. If bit [3:2] is not set or cleared because of bits [1:0] being updated in five cycles (maximum), an error has occurred. <p>Bits[29:28] reflect the status of the external Hybrid Mode pins. If this configuration option is not selected, these bits default to 0x1 . Values of 0x0 and 0x3 are illegal and trigger a parity error. Bits[31:30] reflect the debug isolation status (controlled from external inputs). The lists the NSI bits debug isolation statuses. Debug Isolation (NSI) NSI Bit Debug Status 0x0 Illegal 0x1 Isolation disabled 0x2 Debug isolated 0x3 Illegal</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..4</th>
      <th width='333'>3&nbsp;&nbsp;&nbsp;&nbsp;2</th>
      <th width='333'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>LSS</center></td>
      <td><center>LSE</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>4</td>
      <td>89478485</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>LSS</td>
      <td>3</td>
      <td>2</td>
      <td>1</td>
      <td>This field indicates the status of lockstep comparison values:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Lockstep disabled (default)</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Lockstep comparison enabled</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>LSE</td>
      <td>1</td>
      <td>0</td>
      <td>1</td>
      <td>This field indicates values to enable or disable the lockstep comparison:</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Lockstep disabled (default)</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Lockstep comparison enabled</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_82_arc_v_core_safety_diagnostic_register_arcv_msfty_diag.dita'><center>MSFTY_DIAG</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSFTY_DIAG</td>
      <td>0x7f2</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSFTY_DIAG Register. This is a dual-rail diagnostic error injection control register for latent checks. Injection on multiple mechanisms can be initiated in parallel. Error Injection complete will be set when all injection sequences are complete. Error injection on Safety Monitor aggregators (SMI) should not run in parallel with other safety mechanisms error injection.. <p>RAS CSR must run memory ECC diagnosis error injection sequence by setting arcv_msfty_diag.MEI field to 0x2 to mask the error without reporting to the top-level error indicator during diagnosis error injection. After the error injection is done, software must again program this field to 0x1 to unmask and continue reporting truth memory ECC error to top-level error indicator.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='100'>31&nbsp;&nbsp;&nbsp;&nbsp;30</th>
      <th width='100'>29&nbsp;&nbsp;&nbsp;&nbsp;28</th>
      <th width='100'>27&nbsp;&nbsp;&nbsp;&nbsp;26</th>
      <th width='100'>25..12</th>
      <th width='100'>11&nbsp;&nbsp;&nbsp;&nbsp;10</th>
      <th width='100'>9&nbsp;&nbsp;&nbsp;&nbsp;8</th>
      <th width='100'>7&nbsp;&nbsp;&nbsp;&nbsp;6</th>
      <th width='100'>5&nbsp;&nbsp;&nbsp;&nbsp;4</th>
      <th width='100'>3&nbsp;&nbsp;&nbsp;&nbsp;2</th>
      <th width='100'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>DI</center></td>
      <td><center>EIC</center></td>
      <td><center>CLF</center></td>
      <td><center>Reserved25</center></td>
      <td><center>CEI</center></td>
      <td><center>WEI</center></td>
      <td><center>E2E</center></td>
      <td><center>SMI</center></td>
      <td><center>MEI</center></td>
      <td><center>LR</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>DI</td>
      <td>31</td>
      <td>30</td>
      <td>1</td>
      <td>Error injection start indicator. Works in conjunction with other injection bits being set. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Default value of the field</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Diagnostic Error injection initiated</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>EIC</td>
      <td>29</td>
      <td>28</td>
      <td>1</td>
      <td>Error Injection completion indicator. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Default value of the field</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Error injection complete</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>CLF</td>
      <td>27</td>
      <td>26</td>
      <td>1</td>
      <td>Clear Latent Fault. Software reset to clear latent check failure indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Default value of the field</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Indicates Clears latent fault failure. This defaults back to 0x1 on the next cycle</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED25</td>
      <td>25</td>
      <td>12</td>
      <td>5461</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>CEI</td>
      <td>11</td>
      <td>10</td>
      <td>1</td>
      <td>Comparator error injection. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Default value of the field</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Start injection. DI bits must be set for injection to start</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>WEI</td>
      <td>9</td>
      <td>8</td>
      <td>1</td>
      <td>Watchdog Timer error injection on parity decoders. (Exist if ASIL-B: -cpu_safety = 1 or 3) </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Default value of the field</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Start injection. DI bits must be set for injection to start</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>E2E</td>
      <td>7</td>
      <td>6</td>
      <td>1</td>
      <td>Field E2E</td>
    </tr>
    <tr>
      <td>SMI</td>
      <td>5</td>
      <td>4</td>
      <td>1</td>
      <td>Safety Monitor Error Injection on error aggregators. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Default value of the field</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Start injection. DI bits must be set for injection to start</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>MEI</td>
      <td>3</td>
      <td>2</td>
      <td>1</td>
      <td>Memory Error Injection on error aggregators. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Default value of the field</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Start injection. DI bits must be set for injection to start</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>LR</td>
      <td>1</td>
      <td>0</td>
      <td>1</td>
      <td>Lock Reset. Software reset to clear of sticky alarms. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Default value of the field</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>Clears the safety alarm. These bits default to 0x1 on the next cycle.</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_139_arcv_core_safety_control_register_stl_arcv_msfty_stl_ctrl.dita'><center>MSFTY_STL_CTRL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSFTY_STL_CTRL</td>
      <td>0x7f3</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSFTY_STL_CTRL Register. This register reflects the STL error.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..2</th>
      <th width='500'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>STL</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>2</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>STL</td>
      <td>1</td>
      <td>0</td>
      <td>1</td>
      <td>Indicates STL error. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Illegal</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>No STL error (default)</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>STL error</td>
          </tr>
          <tr>
            <td><center>0x3</center></td>
            <td>V3</td>
            <td>Illegal</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_140_arcv_core_safety_control_register_arcv_msfty_shadow_ctrl.dita'><center>MSFTY_SHADOW_CTRL</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSFTY_SHADOW_CTRL</td>
      <td>0x7f4</td>
      <td>32</td>
      <td>read-write</td>
      <td>MSFTY_SHADOW_CTRL Register. This register controls clock gating of the shadow copy of the lockstep core.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='500'>31..1</th>
      <th width='500'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>SH</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>1</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>SH</td>
      <td>0</td>
      <td>0</td>
      <td>1</td>
      <td>This field controls clock gating of the shadow core and it is implemented with TMR <p>TMR represents Triple Modular Redundancy. logic: </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Disable the Clock gating (default)</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Enable the Clock gating</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_106_arc_v_core_safety_error_status_register_arcv_msfty_error_status.dita'><center>MSFTY_ERROR_STATUS</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MSFTY_ERROR_STATUS</td>
      <td>0xff8</td>
      <td>32</td>
      <td>read-only</td>
      <td>MSFTY_ERROR_STATUS Register. This register provides error status of all the components. The register is only updated on a read request. This register also reports errors in the diagnostic modes.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='71'>31..13</th>
      <th width='71'>12</th>
      <th width='71'>11</th>
      <th width='71'>10</th>
      <th width='71'>9</th>
      <th width='71'>8</th>
      <th width='71'>7</th>
      <th width='71'>6</th>
      <th width='71'>5</th>
      <th width='71'>4</th>
      <th width='71'>3</th>
      <th width='71'>2</th>
      <th width='71'>1</th>
      <th width='71'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>BE</center></td>
      <td><center>SBO</center></td>
      <td><center>STL</center></td>
      <td><center>LF</center></td>
      <td><center>ISO</center></td>
      <td><center>SME</center></td>
      <td><center>TRE</center></td>
      <td><center>E2EE</center></td>
      <td><center>WDT</center></td>
      <td><center>WDP</center></td>
      <td><center>MAE</center></td>
      <td><center>ME</center></td>
      <td><center>CM</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>13</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>BE</td>
      <td>12</td>
      <td>12</td>
      <td>0</td>
      <td>Aggregated BUS ECC error indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SBO</td>
      <td>11</td>
      <td>11</td>
      <td>0</td>
      <td>Aggregated SBE syndrome register overflow indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>STL</td>
      <td>10</td>
      <td>10</td>
      <td>0</td>
      <td>STL error indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>LF</td>
      <td>9</td>
      <td>9</td>
      <td>0</td>
      <td>Latent fault check failure indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>ISO</td>
      <td>8</td>
      <td>8</td>
      <td>0</td>
      <td>Safety Isolation error indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SME</td>
      <td>7</td>
      <td>7</td>
      <td>0</td>
      <td>Safety Monitor error indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>TRE</td>
      <td>6</td>
      <td>6</td>
      <td>0</td>
      <td>Transient error indicator (EDC/Parity register protection error)</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>E2EE</td>
      <td>5</td>
      <td>5</td>
      <td>0</td>
      <td>E2E error indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>WDT</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Watchdog timeout indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>WDP</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Indicator of parity error on watchdog register</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>MAE</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>Aggregated address error on memory read</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>ME</td>
      <td>1</td>
      <td>1</td>
      <td>0</td>
      <td>Aggregated memory DBE error indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>CM</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>Comparator mismatch error indicator</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='b_42_debug_trace_trigger_select_register_tselect.dita'><center>TSELECT</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TSELECT</td>
      <td>0x7a0</td>
      <td>32</td>
      <td>read-write</td>
      <td>TSELECT Register. This register selects the trigger whose data should be connected to other trigger registers. An attempt to write a value which is greater than the index of the last trigger, resets the value of this register to the index of the last trigger. Debugger must restore the value of this register before resuming the execution because this register may be used by the target program when debug mode is entered.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>index</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>INDEX</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Field index</td>
    </tr>
  </table>
  <h2 id='b_43_first_debug_trace_trigger_data_register_tdata1.dita'><center>TDATA1</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TDATA1</td>
      <td>0x7a1</td>
      <td>32</td>
      <td>read-write</td>
      <td>TDATA1 Register. This register controls the operating mode of the selected trigger and its base parameters. Other parameters can be specified through tdata2 and tdata3 registers, if required.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..28</th>
      <th width='333'>27</th>
      <th width='333'>26..0</th>
    </tr>
    <tr>
      <td><center>type</center></td>
      <td><center>dmode</center></td>
      <td><center>data</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TYPE</td>
      <td>31</td>
      <td>28</td>
      <td>15</td>
      <td>Selects the trigger behavior: </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>There is no trigger at this tselect value.</td>
          </tr>
          <tr>
            <td><center>0x6</center></td>
            <td>V6</td>
            <td>This trigger is an address/data match trigger. The remaining bits are described in mcontrol6 register.</td>
          </tr>
          <tr>
            <td><center>0xF</center></td>
            <td>VHF</td>
            <td>This trigger may operate in a different mode (for example, 6 or 7), but currently it does nothing and is in disabled state. Debugger may enable this trigger by replacing 15 with one of the supported types.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>DMODE</td>
      <td>27</td>
      <td>27</td>
      <td>0</td>
      <td>If tdata1.type is 0, then this bit is hard-wired to 0. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Both, debug and M-mode can write the tdata registers at the selected tselect.</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Only debug Mode can write the tdata registers at the selected tselect. Writes from other modes are ignored.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>DATA</td>
      <td>26</td>
      <td>0</td>
      <td>0</td>
      <td>This stores trigger-specific data. If tdata1.type is 0, then this field is hard-wired to 0.</td>
    </tr>
  </table>
  <h2 id='b_44_second_debug_trace_trigger_data_register_tdata2.dita'><center>TDATA2</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TDATA2</td>
      <td>0x7a2</td>
      <td>32</td>
      <td>read-write</td>
      <td>TDATA2 Register. This register provides trigger-specific data.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>data</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>DATA</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Indicates trigger-specific data.</td>
    </tr>
  </table>
  <h2 id='b_45_trigger_types_information_register_tinfo.dita'><center>TINFO</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>TINFO</td>
      <td>0x7a4</td>
      <td>32</td>
      <td>read-only</td>
      <td>TINFO Register. This register provides the information about trigger types supported by the selected trigger.</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT3</td>
      <td>0x323</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT3</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT4</td>
      <td>0x324</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT4</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT5</td>
      <td>0x325</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT5</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT6</td>
      <td>0x326</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT6</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT7</td>
      <td>0x327</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT7</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT8</td>
      <td>0x328</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT8</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT9</td>
      <td>0x329</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT9</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT10</td>
      <td>0x32a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT10</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT11</td>
      <td>0x32b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT11</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT12</td>
      <td>0x32c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT12</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT13</td>
      <td>0x32d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT13</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT14</td>
      <td>0x32e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT14</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT15</td>
      <td>0x32f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT15</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT16</td>
      <td>0x330</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT16</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT17</td>
      <td>0x331</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT17</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT18</td>
      <td>0x332</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT18</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT19</td>
      <td>0x333</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT19</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT20</td>
      <td>0x334</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT20</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT21</td>
      <td>0x335</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT21</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT22</td>
      <td>0x336</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT22</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT23</td>
      <td>0x337</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT23</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT24</td>
      <td>0x338</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT24</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT25</td>
      <td>0x339</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT25</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT26</td>
      <td>0x33a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT26</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT27</td>
      <td>0x33b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT27</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT28</td>
      <td>0x33c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT28</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT29</td>
      <td>0x33d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT29</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT30</td>
      <td>0x33e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT30</td>
    </tr>
    <tr>
      <td>CSR_MHPMEVENT31</td>
      <td>0x33f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMEVENT31</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..24</th>
      <th width='333'>23..16</th>
      <th width='333'>15..0</th>
    </tr>
    <tr>
      <td><center>version</center></td>
      <td><center>Reserved23</center></td>
      <td><center>info</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>31</td>
      <td>24</td>
      <td>1</td>
      <td>Contains the version of the Sdtrig extension implemented. </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Supports triggers as described in the ratified version 1.0.</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>16</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>INFO</td>
      <td>15</td>
      <td>0</td>
      <td>32960</td>
      <td>One bit for each possible tdata1.type enumerated in tdata1. Bit N corresponds to type N. If the bit is set, then that type is supported by the currently selected trigger. If the currently selected trigger doesn't exist, this field contains 1.</td>
    </tr>
  </table>
  <h2 id='b_72_arc_v_performance_counters_event_index_register_arcv_mhpmeventindex.dita'><center>ARCV_MHPMEVENTINDEX</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MHPMEVENTINDEX</td>
      <td>0x7d7</td>
      <td>32</td>
      <td>read-write</td>
      <td>ARCV_MHPMEVENTINDEX Register. The register selects the event whose name should be shown by arcv_mhpmeventname0 to arcv_mhpmeventname3 registers.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='1000'>31..0</th>
    </tr>
    <tr>
      <td><center>Event_Index</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>EVENT_INDEX</td>
      <td>31</td>
      <td>0</td>
      <td></td>
      <td>Field Event_Index</td>
    </tr>
  </table>
  <h2 id='b_74_arc_v_machine_counter_overflow_interrupt_enable_register_arcv_mcounterinten.dita'><center>ARCV_MCOUNTERINTEN</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MCOUNTERINTEN</td>
      <td>0x7e8</td>
      <td>32</td>
      <td>read-write</td>
      <td>ARCV_MCOUNTERINTEN Register. The N-th bit of this register indicates whether N-th counter should trigger an interrupt on overflow.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='31'>31</th>
      <th width='31'>30</th>
      <th width='31'>29</th>
      <th width='31'>28</th>
      <th width='31'>27</th>
      <th width='31'>26</th>
      <th width='31'>25</th>
      <th width='31'>24</th>
      <th width='31'>23</th>
      <th width='31'>22</th>
      <th width='31'>21</th>
      <th width='31'>20</th>
      <th width='31'>19</th>
      <th width='31'>18</th>
      <th width='31'>17</th>
      <th width='31'>16</th>
      <th width='31'>15</th>
      <th width='31'>14</th>
      <th width='31'>13</th>
      <th width='31'>12</th>
      <th width='31'>11</th>
      <th width='31'>10</th>
      <th width='31'>9</th>
      <th width='31'>8</th>
      <th width='31'>7</th>
      <th width='31'>6</th>
      <th width='31'>5</th>
      <th width='31'>4</th>
      <th width='31'>3</th>
      <th width='31'>2</th>
      <th width='31'>1</th>
      <th width='31'>0</th>
    </tr>
    <tr>
      <td><center>HPM31</center></td>
      <td><center>HPM30</center></td>
      <td><center>HPM29</center></td>
      <td><center>HPM28</center></td>
      <td><center>HPM27</center></td>
      <td><center>HPM26</center></td>
      <td><center>HPM25</center></td>
      <td><center>HPM24</center></td>
      <td><center>HPM23</center></td>
      <td><center>HPM22</center></td>
      <td><center>HPM21</center></td>
      <td><center>HPM20</center></td>
      <td><center>HPM19</center></td>
      <td><center>HPM18</center></td>
      <td><center>HPM17</center></td>
      <td><center>HPM16</center></td>
      <td><center>HPM15</center></td>
      <td><center>HPM14</center></td>
      <td><center>HPM13</center></td>
      <td><center>HPM12</center></td>
      <td><center>HPM11</center></td>
      <td><center>HPM10</center></td>
      <td><center>HPM9</center></td>
      <td><center>HPM8</center></td>
      <td><center>HPM7</center></td>
      <td><center>HPM6</center></td>
      <td><center>HPM5</center></td>
      <td><center>HPM4</center></td>
      <td><center>HPM3</center></td>
      <td><center>IR</center></td>
      <td><center>HTM</center></td>
      <td><center>CY</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>HPM31</td>
      <td>31</td>
      <td>31</td>
      <td>0</td>
      <td>Field HPM31</td>
    </tr>
    <tr>
      <td>HPM30</td>
      <td>30</td>
      <td>30</td>
      <td>0</td>
      <td>Field HPM30</td>
    </tr>
    <tr>
      <td>HPM29</td>
      <td>29</td>
      <td>29</td>
      <td>0</td>
      <td>Field HPM29</td>
    </tr>
    <tr>
      <td>HPM28</td>
      <td>28</td>
      <td>28</td>
      <td>0</td>
      <td>Field HPM28</td>
    </tr>
    <tr>
      <td>HPM27</td>
      <td>27</td>
      <td>27</td>
      <td>0</td>
      <td>Field HPM27</td>
    </tr>
    <tr>
      <td>HPM26</td>
      <td>26</td>
      <td>26</td>
      <td>0</td>
      <td>Field HPM26</td>
    </tr>
    <tr>
      <td>HPM25</td>
      <td>25</td>
      <td>25</td>
      <td>0</td>
      <td>Field HPM25</td>
    </tr>
    <tr>
      <td>HPM24</td>
      <td>24</td>
      <td>24</td>
      <td>0</td>
      <td>Field HPM24</td>
    </tr>
    <tr>
      <td>HPM23</td>
      <td>23</td>
      <td>23</td>
      <td>0</td>
      <td>Field HPM23</td>
    </tr>
    <tr>
      <td>HPM22</td>
      <td>22</td>
      <td>22</td>
      <td>0</td>
      <td>Field HPM22</td>
    </tr>
    <tr>
      <td>HPM21</td>
      <td>21</td>
      <td>21</td>
      <td>0</td>
      <td>Field HPM21</td>
    </tr>
    <tr>
      <td>HPM20</td>
      <td>20</td>
      <td>20</td>
      <td>0</td>
      <td>Field HPM20</td>
    </tr>
    <tr>
      <td>HPM19</td>
      <td>19</td>
      <td>19</td>
      <td>0</td>
      <td>Field HPM19</td>
    </tr>
    <tr>
      <td>HPM18</td>
      <td>18</td>
      <td>18</td>
      <td>0</td>
      <td>Field HPM18</td>
    </tr>
    <tr>
      <td>HPM17</td>
      <td>17</td>
      <td>17</td>
      <td>0</td>
      <td>Field HPM17</td>
    </tr>
    <tr>
      <td>HPM16</td>
      <td>16</td>
      <td>16</td>
      <td>0</td>
      <td>Field HPM16</td>
    </tr>
    <tr>
      <td>HPM15</td>
      <td>15</td>
      <td>15</td>
      <td>0</td>
      <td>Field HPM15</td>
    </tr>
    <tr>
      <td>HPM14</td>
      <td>14</td>
      <td>14</td>
      <td>0</td>
      <td>Field HPM14</td>
    </tr>
    <tr>
      <td>HPM13</td>
      <td>13</td>
      <td>13</td>
      <td>0</td>
      <td>Field HPM13</td>
    </tr>
    <tr>
      <td>HPM12</td>
      <td>12</td>
      <td>12</td>
      <td>0</td>
      <td>Field HPM12</td>
    </tr>
    <tr>
      <td>HPM11</td>
      <td>11</td>
      <td>11</td>
      <td>0</td>
      <td>Field HPM11</td>
    </tr>
    <tr>
      <td>HPM10</td>
      <td>10</td>
      <td>10</td>
      <td>0</td>
      <td>Field HPM10</td>
    </tr>
    <tr>
      <td>HPM9</td>
      <td>9</td>
      <td>9</td>
      <td>0</td>
      <td>Field HPM9</td>
    </tr>
    <tr>
      <td>HPM8</td>
      <td>8</td>
      <td>8</td>
      <td>0</td>
      <td>Field HPM8</td>
    </tr>
    <tr>
      <td>HPM7</td>
      <td>7</td>
      <td>7</td>
      <td>0</td>
      <td>Field HPM7</td>
    </tr>
    <tr>
      <td>HPM6</td>
      <td>6</td>
      <td>6</td>
      <td>0</td>
      <td>Field HPM6</td>
    </tr>
    <tr>
      <td>HPM5</td>
      <td>5</td>
      <td>5</td>
      <td>0</td>
      <td>Field HPM5</td>
    </tr>
    <tr>
      <td>HPM4</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Field HPM4</td>
    </tr>
    <tr>
      <td>HPM3</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Field HPM3</td>
    </tr>
    <tr>
      <td>IR</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>Field IR</td>
    </tr>
    <tr>
      <td>HTM</td>
      <td>1</td>
      <td>1</td>
      <td>0</td>
      <td>Field HTM</td>
    </tr>
    <tr>
      <td>CY</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>Field CY</td>
    </tr>
  </table>
  <h2 id='b_75_arc_v_machine_counter_overflow_interrupt_pending_register_arcv_mcounterintact.dita'><center>ARCV_MCOUNTERINTACT</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MCOUNTERINTACT</td>
      <td>0x7e9</td>
      <td>32</td>
      <td>read-write</td>
      <td>ARCV_MCOUNTERINTACT Register. The N-th bit of this register indicates that N-th counter has overflown and triggered the performance counter overflow interrupt. The performance counter interrupt remains pending until all bits of arcv_mcounterintact register are cleared.</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER3</td>
      <td>0xb03</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER3</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER4</td>
      <td>0xb04</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER4</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER5</td>
      <td>0xb05</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER5</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER6</td>
      <td>0xb06</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER6</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER7</td>
      <td>0xb07</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER7</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER8</td>
      <td>0xb08</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER8</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER9</td>
      <td>0xb09</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER9</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER10</td>
      <td>0xb0a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER10</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER11</td>
      <td>0xb0b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER11</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER12</td>
      <td>0xb0c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER12</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER13</td>
      <td>0xb0d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER13</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER14</td>
      <td>0xb0e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER14</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER15</td>
      <td>0xb0f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER15</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER16</td>
      <td>0xb10</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER16</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER17</td>
      <td>0xb11</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER17</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER18</td>
      <td>0xb12</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER18</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER19</td>
      <td>0xb13</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER19</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER20</td>
      <td>0xb14</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER20</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER21</td>
      <td>0xb15</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER21</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER22</td>
      <td>0xb16</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER22</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER23</td>
      <td>0xb17</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER23</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER24</td>
      <td>0xb18</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER24</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER25</td>
      <td>0xb19</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER25</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER26</td>
      <td>0xb1a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER26</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER27</td>
      <td>0xb1b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER27</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER28</td>
      <td>0xb1c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER28</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER29</td>
      <td>0xb1d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER29</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER30</td>
      <td>0xb1e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER30</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER31</td>
      <td>0xb1f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER31</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER3H</td>
      <td>0xb83</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER3H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER4H</td>
      <td>0xb84</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER4H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER5H</td>
      <td>0xb85</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER5H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER6H</td>
      <td>0xb86</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER6H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER7H</td>
      <td>0xb87</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER7H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER8H</td>
      <td>0xb88</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER8H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER9H</td>
      <td>0xb89</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER9H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER10H</td>
      <td>0xb8a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER10H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER11H</td>
      <td>0xb8b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER11H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER12H</td>
      <td>0xb8c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER12H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER13H</td>
      <td>0xb8d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER13H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER14H</td>
      <td>0xb8e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER14H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER15H</td>
      <td>0xb8f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER15H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER16H</td>
      <td>0xb90</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER16H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER17H</td>
      <td>0xb91</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER17H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER18H</td>
      <td>0xb92</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER18H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER19H</td>
      <td>0xb93</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER19H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER20H</td>
      <td>0xb94</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER20H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER21H</td>
      <td>0xb95</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER21H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER22H</td>
      <td>0xb96</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER22H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER23H</td>
      <td>0xb97</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER23H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER24H</td>
      <td>0xb98</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER24H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER25H</td>
      <td>0xb99</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER25H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER26H</td>
      <td>0xb9a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER26H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER27H</td>
      <td>0xb9b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER27H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER28H</td>
      <td>0xb9c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER28H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER29H</td>
      <td>0xb9d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER29H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER30H</td>
      <td>0xb9e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER30H</td>
    </tr>
    <tr>
      <td>CSR_MHPMCOUNTER31H</td>
      <td>0xb9f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_MHPMCOUNTER31H</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='31'>31</th>
      <th width='31'>30</th>
      <th width='31'>29</th>
      <th width='31'>28</th>
      <th width='31'>27</th>
      <th width='31'>26</th>
      <th width='31'>25</th>
      <th width='31'>24</th>
      <th width='31'>23</th>
      <th width='31'>22</th>
      <th width='31'>21</th>
      <th width='31'>20</th>
      <th width='31'>19</th>
      <th width='31'>18</th>
      <th width='31'>17</th>
      <th width='31'>16</th>
      <th width='31'>15</th>
      <th width='31'>14</th>
      <th width='31'>13</th>
      <th width='31'>12</th>
      <th width='31'>11</th>
      <th width='31'>10</th>
      <th width='31'>9</th>
      <th width='31'>8</th>
      <th width='31'>7</th>
      <th width='31'>6</th>
      <th width='31'>5</th>
      <th width='31'>4</th>
      <th width='31'>3</th>
      <th width='31'>2</th>
      <th width='31'>1</th>
      <th width='31'>0</th>
    </tr>
    <tr>
      <td><center>HPM31</center></td>
      <td><center>HPM30</center></td>
      <td><center>HPM29</center></td>
      <td><center>HPM28</center></td>
      <td><center>HPM27</center></td>
      <td><center>HPM26</center></td>
      <td><center>HPM25</center></td>
      <td><center>HPM24</center></td>
      <td><center>HPM23</center></td>
      <td><center>HPM22</center></td>
      <td><center>HPM21</center></td>
      <td><center>HPM20</center></td>
      <td><center>HPM19</center></td>
      <td><center>HPM18</center></td>
      <td><center>HPM17</center></td>
      <td><center>HPM16</center></td>
      <td><center>HPM15</center></td>
      <td><center>HPM14</center></td>
      <td><center>HPM13</center></td>
      <td><center>HPM12</center></td>
      <td><center>HPM11</center></td>
      <td><center>HPM10</center></td>
      <td><center>HPM9</center></td>
      <td><center>HPM8</center></td>
      <td><center>HPM7</center></td>
      <td><center>HPM6</center></td>
      <td><center>HPM5</center></td>
      <td><center>HPM4</center></td>
      <td><center>HPM3</center></td>
      <td><center>IR</center></td>
      <td><center>TM</center></td>
      <td><center>CY</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>HPM31</td>
      <td>31</td>
      <td>31</td>
      <td>0</td>
      <td>Field HPM31</td>
    </tr>
    <tr>
      <td>HPM30</td>
      <td>30</td>
      <td>30</td>
      <td>0</td>
      <td>Field HPM30</td>
    </tr>
    <tr>
      <td>HPM29</td>
      <td>29</td>
      <td>29</td>
      <td>0</td>
      <td>Field HPM29</td>
    </tr>
    <tr>
      <td>HPM28</td>
      <td>28</td>
      <td>28</td>
      <td>0</td>
      <td>Field HPM28</td>
    </tr>
    <tr>
      <td>HPM27</td>
      <td>27</td>
      <td>27</td>
      <td>0</td>
      <td>Field HPM27</td>
    </tr>
    <tr>
      <td>HPM26</td>
      <td>26</td>
      <td>26</td>
      <td>0</td>
      <td>Field HPM26</td>
    </tr>
    <tr>
      <td>HPM25</td>
      <td>25</td>
      <td>25</td>
      <td>0</td>
      <td>Field HPM25</td>
    </tr>
    <tr>
      <td>HPM24</td>
      <td>24</td>
      <td>24</td>
      <td>0</td>
      <td>Field HPM24</td>
    </tr>
    <tr>
      <td>HPM23</td>
      <td>23</td>
      <td>23</td>
      <td>0</td>
      <td>Field HPM23</td>
    </tr>
    <tr>
      <td>HPM22</td>
      <td>22</td>
      <td>22</td>
      <td>0</td>
      <td>Field HPM22</td>
    </tr>
    <tr>
      <td>HPM21</td>
      <td>21</td>
      <td>21</td>
      <td>0</td>
      <td>Field HPM21</td>
    </tr>
    <tr>
      <td>HPM20</td>
      <td>20</td>
      <td>20</td>
      <td>0</td>
      <td>Field HPM20</td>
    </tr>
    <tr>
      <td>HPM19</td>
      <td>19</td>
      <td>19</td>
      <td>0</td>
      <td>Field HPM19</td>
    </tr>
    <tr>
      <td>HPM18</td>
      <td>18</td>
      <td>18</td>
      <td>0</td>
      <td>Field HPM18</td>
    </tr>
    <tr>
      <td>HPM17</td>
      <td>17</td>
      <td>17</td>
      <td>0</td>
      <td>Field HPM17</td>
    </tr>
    <tr>
      <td>HPM16</td>
      <td>16</td>
      <td>16</td>
      <td>0</td>
      <td>Field HPM16</td>
    </tr>
    <tr>
      <td>HPM15</td>
      <td>15</td>
      <td>15</td>
      <td>0</td>
      <td>Field HPM15</td>
    </tr>
    <tr>
      <td>HPM14</td>
      <td>14</td>
      <td>14</td>
      <td>0</td>
      <td>Field HPM14</td>
    </tr>
    <tr>
      <td>HPM13</td>
      <td>13</td>
      <td>13</td>
      <td>0</td>
      <td>Field HPM13</td>
    </tr>
    <tr>
      <td>HPM12</td>
      <td>12</td>
      <td>12</td>
      <td>0</td>
      <td>Field HPM12</td>
    </tr>
    <tr>
      <td>HPM11</td>
      <td>11</td>
      <td>11</td>
      <td>0</td>
      <td>Field HPM11</td>
    </tr>
    <tr>
      <td>HPM10</td>
      <td>10</td>
      <td>10</td>
      <td>0</td>
      <td>Field HPM10</td>
    </tr>
    <tr>
      <td>HPM9</td>
      <td>9</td>
      <td>9</td>
      <td>0</td>
      <td>Field HPM9</td>
    </tr>
    <tr>
      <td>HPM8</td>
      <td>8</td>
      <td>8</td>
      <td>0</td>
      <td>Field HPM8</td>
    </tr>
    <tr>
      <td>HPM7</td>
      <td>7</td>
      <td>7</td>
      <td>0</td>
      <td>Field HPM7</td>
    </tr>
    <tr>
      <td>HPM6</td>
      <td>6</td>
      <td>6</td>
      <td>0</td>
      <td>Field HPM6</td>
    </tr>
    <tr>
      <td>HPM5</td>
      <td>5</td>
      <td>5</td>
      <td>0</td>
      <td>Field HPM5</td>
    </tr>
    <tr>
      <td>HPM4</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Field HPM4</td>
    </tr>
    <tr>
      <td>HPM3</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Field HPM3</td>
    </tr>
    <tr>
      <td>IR</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>Field IR</td>
    </tr>
    <tr>
      <td>TM</td>
      <td>1</td>
      <td>1</td>
      <td>0</td>
      <td>Field TM</td>
    </tr>
    <tr>
      <td>CY</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>Field CY</td>
    </tr>
  </table>
  <h2 id='b_102_arc_v_performance_counter_event_name_0_register_arcv_mhpmeventname0.dita'><center>ARCV_MHPMEVENTNAME0</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MHPMEVENTNAME0</td>
      <td>0xff4</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_MHPMEVENTNAME0 Register. If there is no countable event whose index is equal to arcv_mhpmeventindex value, then this register contains 0. Otherwise, it contains ASCII symbols 1-4 of the event name.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..24</th>
      <th width='250'>23..16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Character4</center></td>
      <td><center>Character3</center></td>
      <td><center>Character2</center></td>
      <td><center>Character1</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>CHARACTER4</td>
      <td>31</td>
      <td>24</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER3</td>
      <td>23</td>
      <td>16</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER2</td>
      <td>15</td>
      <td>8</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER1</td>
      <td>7</td>
      <td>0</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
  </table>
  <h2 id='b_103_arc_v_performance_counter_event_name_1_register_arcv_mhpmeventname1.dita'><center>ARCV_MHPMEVENTNAME1</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MHPMEVENTNAME1</td>
      <td>0xff5</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_MHPMEVENTNAME1 Register. If there is no countable event whose index is equal to arcv_mhpmeventindex value, then this register contains 0. Otherwise, it contains ASCII symbols 5-8 of the event name.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..24</th>
      <th width='250'>23..16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Character8</center></td>
      <td><center>Character7</center></td>
      <td><center>Character6</center></td>
      <td><center>Character5</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>CHARACTER8</td>
      <td>31</td>
      <td>24</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER7</td>
      <td>23</td>
      <td>16</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER6</td>
      <td>15</td>
      <td>8</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER5</td>
      <td>7</td>
      <td>0</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
  </table>
  <h2 id='b_104_arc_v_performance_counter_event_name_2_register_arcv_mhpmeventname2.dita'><center>ARCV_MHPMEVENTNAME2</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MHPMEVENTNAME2</td>
      <td>0xff6</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_MHPMEVENTNAME2 Register. If there is no countable event whose index is equal to arcv_mhpmeventindex value, then this register contains 0. Otherwise, it contains ASCII symbols 9-12 of the event name.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..24</th>
      <th width='250'>23..16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Character12</center></td>
      <td><center>Character11</center></td>
      <td><center>Character10</center></td>
      <td><center>Character9</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>CHARACTER12</td>
      <td>31</td>
      <td>24</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER11</td>
      <td>23</td>
      <td>16</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER10</td>
      <td>15</td>
      <td>8</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER9</td>
      <td>7</td>
      <td>0</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
  </table>
  <h2 id='b_105_arc_v_performance_counter_event_name_3_register_arcv_mhpmeventname3.dita'><center>ARCV_MHPMEVENTNAME3</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_MHPMEVENTNAME3</td>
      <td>0xff7</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_MHPMEVENTNAME3 Register. If there is no countable event whose index is equal toarcv_mhpmeventindexvalue, then this register contains 0. Otherwise, it contains ASCII symbols 13-16 of the event name.</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER3</td>
      <td>0xc03</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER3</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER4</td>
      <td>0xc04</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER4</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER5</td>
      <td>0xc05</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER5</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER6</td>
      <td>0xc06</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER6</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER7</td>
      <td>0xc07</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER7</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER8</td>
      <td>0xc08</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER8</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER9</td>
      <td>0xc09</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER9</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER10</td>
      <td>0xc0a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER10</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER11</td>
      <td>0xc0b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER11</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER12</td>
      <td>0xc0c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER12</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER13</td>
      <td>0xc0d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER13</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER14</td>
      <td>0xc0e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER14</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER15</td>
      <td>0xc0f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER15</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER16</td>
      <td>0xc10</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER16</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER17</td>
      <td>0xc11</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER17</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER18</td>
      <td>0xc12</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER18</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER19</td>
      <td>0xc13</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER19</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER20</td>
      <td>0xc14</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER20</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER21</td>
      <td>0xc15</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER21</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER22</td>
      <td>0xc16</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER22</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER23</td>
      <td>0xc17</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER23</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER24</td>
      <td>0xc18</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER24</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER25</td>
      <td>0xc19</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER25</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER26</td>
      <td>0xc1a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER26</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER27</td>
      <td>0xc1b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER27</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER28</td>
      <td>0xc1c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER28</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER29</td>
      <td>0xc1d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER29</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER30</td>
      <td>0xc1e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER30</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER31</td>
      <td>0xc1f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER31</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER3H</td>
      <td>0xc83</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER3H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER4H</td>
      <td>0xc84</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER4H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER5H</td>
      <td>0xc85</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER5H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER6H</td>
      <td>0xc86</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER6H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER7H</td>
      <td>0xc87</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER7H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER8H</td>
      <td>0xc88</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER8H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER9H</td>
      <td>0xc89</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER9H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER10H</td>
      <td>0xc8a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER10H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER11H</td>
      <td>0xc8b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER11H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER12H</td>
      <td>0xc8c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER12H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER13H</td>
      <td>0xc8d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER13H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER14H</td>
      <td>0xc8e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER14H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER15H</td>
      <td>0xc8f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER15H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER16H</td>
      <td>0xc90</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER16H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER17H</td>
      <td>0xc91</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER17H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER18H</td>
      <td>0xc92</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER18H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER19H</td>
      <td>0xc93</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER19H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER20H</td>
      <td>0xc94</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER20H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER21H</td>
      <td>0xc95</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER21H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER22H</td>
      <td>0xc96</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER22H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER23H</td>
      <td>0xc97</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER23H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER24H</td>
      <td>0xc98</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER24H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER25H</td>
      <td>0xc99</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER25H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER26H</td>
      <td>0xc9a</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER26H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER27H</td>
      <td>0xc9b</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER27H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER28H</td>
      <td>0xc9c</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER28H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER29H</td>
      <td>0xc9d</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER29H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER30H</td>
      <td>0xc9e</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER30H</td>
    </tr>
    <tr>
      <td>CSR_HPMCOUNTER31H</td>
      <td>0xc9f</td>
      <td>32</td>
      <td>read-write</td>
      <td>CSR CSR_HPMCOUNTER31H</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31..24</th>
      <th width='250'>23..16</th>
      <th width='250'>15..8</th>
      <th width='250'>7..0</th>
    </tr>
    <tr>
      <td><center>Character16</center></td>
      <td><center>Character15</center></td>
      <td><center>Character14</center></td>
      <td><center>Character13</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>CHARACTER16</td>
      <td>31</td>
      <td>24</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER15</td>
      <td>23</td>
      <td>16</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER14</td>
      <td>15</td>
      <td>8</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
    <tr>
      <td>CHARACTER13</td>
      <td>7</td>
      <td>0</td>
      <td></td>
      <td>ASCII character</td>
    </tr>
  </table>
  <h2 id='c_2_arc_v_performance_counter_build_configuration_register_arcv_hpm_build.dita'><center>ARCV_HPM_BUILD</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>ARCV_HPM_BUILD</td>
      <td>0xfc3</td>
      <td>32</td>
      <td>read-only</td>
      <td>ARCV_HPM_BUILD Register. This register describes the configuration of the performance monitor. The register is readable even if hardware performance monitor is not present in the current configuration. In this case, the value of this register is 0.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='166'>31..24</th>
      <th width='166'>23..16</th>
      <th width='166'>15..11</th>
      <th width='166'>10</th>
      <th width='166'>9&nbsp;&nbsp;&nbsp;&nbsp;8</th>
      <th width='166'>7..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>c</center></td>
      <td><center>Reserved15</center></td>
      <td><center>i</center></td>
      <td><center>s</center></td>
      <td><center>Version</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>24</td>
      <td>0</td>
      <td>RAZ/IOW</td>
    </tr>
    <tr>
      <td>C</td>
      <td>23</td>
      <td>16</td>
      <td>8</td>
      <td>The number of available configurable counters.</td>
    </tr>
    <tr>
      <td>RESERVED15</td>
      <td>15</td>
      <td>11</td>
      <td>0</td>
      <td>Field Reserved15</td>
    </tr>
    <tr>
      <td>I</td>
      <td>10</td>
      <td>10</td>
      <td>1</td>
      <td>Indicates the ability of the HPM logic to generate an interrupt on counter overflow.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Interrupt capability excluded</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Interrupt capability included</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>S</td>
      <td>9</td>
      <td>8</td>
      <td>2</td>
      <td>Indicates counter size.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>32 bit</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>48 bit</td>
          </tr>
          <tr>
            <td><center>0x2</center></td>
            <td>V2</td>
            <td>64 bit</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>VERSION</td>
      <td>7</td>
      <td>0</td>
      <td>1</td>
      <td>Version of the Performance counter.</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Current version</td>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>HPM is not present</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h1><center>core registers for ARCv5EM</center></h1>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>R0</td>
      <td>0x0</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register zero</td>
    </tr>
    <tr>
      <td>R1</td>
      <td>0x1</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register ra</td>
    </tr>
    <tr>
      <td>R2</td>
      <td>0x2</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register sp</td>
    </tr>
    <tr>
      <td>R3</td>
      <td>0x3</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register gp</td>
    </tr>
    <tr>
      <td>R4</td>
      <td>0x4</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register tp</td>
    </tr>
    <tr>
      <td>R5</td>
      <td>0x5</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register t0</td>
    </tr>
    <tr>
      <td>R6</td>
      <td>0x6</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register t1</td>
    </tr>
    <tr>
      <td>R7</td>
      <td>0x7</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register t2</td>
    </tr>
    <tr>
      <td>R8</td>
      <td>0x8</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s0</td>
    </tr>
    <tr>
      <td>R9</td>
      <td>0x9</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s1</td>
    </tr>
    <tr>
      <td>R10</td>
      <td>0xa</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register a0</td>
    </tr>
    <tr>
      <td>R11</td>
      <td>0xb</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register a1</td>
    </tr>
    <tr>
      <td>R12</td>
      <td>0xc</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register a2</td>
    </tr>
    <tr>
      <td>R13</td>
      <td>0xd</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register a3</td>
    </tr>
    <tr>
      <td>R14</td>
      <td>0xe</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register a4</td>
    </tr>
    <tr>
      <td>R15</td>
      <td>0xf</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register a5</td>
    </tr>
    <tr>
      <td>R16</td>
      <td>0x10</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register a6</td>
    </tr>
    <tr>
      <td>R17</td>
      <td>0x11</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register a7</td>
    </tr>
    <tr>
      <td>R18</td>
      <td>0x12</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s2</td>
    </tr>
    <tr>
      <td>R19</td>
      <td>0x13</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s3</td>
    </tr>
    <tr>
      <td>R20</td>
      <td>0x14</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s4</td>
    </tr>
    <tr>
      <td>R21</td>
      <td>0x15</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s5</td>
    </tr>
    <tr>
      <td>R22</td>
      <td>0x16</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s6</td>
    </tr>
    <tr>
      <td>R23</td>
      <td>0x17</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s7</td>
    </tr>
    <tr>
      <td>R24</td>
      <td>0x18</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s8</td>
    </tr>
    <tr>
      <td>R25</td>
      <td>0x19</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s9</td>
    </tr>
    <tr>
      <td>R26</td>
      <td>0x1a</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s10</td>
    </tr>
    <tr>
      <td>R27</td>
      <td>0x1b</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register s11</td>
    </tr>
    <tr>
      <td>R28</td>
      <td>0x1c</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register t3</td>
    </tr>
    <tr>
      <td>R29</td>
      <td>0x1d</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register t4</td>
    </tr>
    <tr>
      <td>R30</td>
      <td>0x1e</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register t5</td>
    </tr>
    <tr>
      <td>R31</td>
      <td>0x1f</td>
      <td>32</td>
      <td>read-write</td>
      <td> core register t6</td>
    </tr>
  </table>
  <h1><center>RAS registers for ARCv5EM</center></h1>
  <h2 id='mmio_safety_error_status_register_mmio_sfty_error_status.dita'><center>MMIO_SFTY_ERROR_STATUS</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_ERROR_STATUS</td>
      <td>0x30100</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Error Status Register. This register is a duplicate of arcv_msfty_error_status register. This is the error status register for diagnosis of external error control unit.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='71'>31..13</th>
      <th width='71'>12</th>
      <th width='71'>11</th>
      <th width='71'>10</th>
      <th width='71'>9</th>
      <th width='71'>8</th>
      <th width='71'>7</th>
      <th width='71'>6</th>
      <th width='71'>5</th>
      <th width='71'>4</th>
      <th width='71'>3</th>
      <th width='71'>2</th>
      <th width='71'>1</th>
      <th width='71'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>BE</center></td>
      <td><center>SBO</center></td>
      <td><center>STL</center></td>
      <td><center>LF</center></td>
      <td><center>ISO</center></td>
      <td><center>SME</center></td>
      <td><center>TRE</center></td>
      <td><center>E2EE</center></td>
      <td><center>WDT</center></td>
      <td><center>WDP</center></td>
      <td><center>MAE</center></td>
      <td><center>ME</center></td>
      <td><center>CM</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>13</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>BE</td>
      <td>12</td>
      <td>12</td>
      <td>0</td>
      <td>Aggregated BUS ECC error indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SBO</td>
      <td>11</td>
      <td>11</td>
      <td>0</td>
      <td>Aggregated SBE syndrome register overflow indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>STL</td>
      <td>10</td>
      <td>10</td>
      <td>0</td>
      <td>STL error indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>LF</td>
      <td>9</td>
      <td>9</td>
      <td>0</td>
      <td>Latent fault check failure indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>ISO</td>
      <td>8</td>
      <td>8</td>
      <td>0</td>
      <td>Safety Isolation error indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SME</td>
      <td>7</td>
      <td>7</td>
      <td>0</td>
      <td>Safety Monitor error indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>TRE</td>
      <td>6</td>
      <td>6</td>
      <td>0</td>
      <td>Transient error indicator (EDC/Parity register protection error) </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>E2EE</td>
      <td>5</td>
      <td>5</td>
      <td>0</td>
      <td>E2E error indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>WDT</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Watchdog timeout indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>WDP</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Indicator of parity error on watchdog register </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>MAE</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>Aggregated address error on memory read </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>ME</td>
      <td>1</td>
      <td>1</td>
      <td>0</td>
      <td>Aggregated memory DBE error indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>CM</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>Comparator mismatch error indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='mmio_safety_latent_error_status_register_mmio_sfty_latent_error_status.dita'><center>MMIO_SFTY_LATENT_ERROR_STATUS</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_LATENT_ERROR_STATUS</td>
      <td>0x30104</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Latent Error Status Register. When executing hardware error injection, latent error asserts top level error signal and record in the arcv_msfty_error_status.LF bit and mmio_sfty_error_status.LF bit. The failed safety mechanism that causes the latent error is recorded in mmio_sfty_latent_error_status register.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='200'>31..5</th>
      <th width='200'>4</th>
      <th width='200'>3</th>
      <th width='200'>2&nbsp;&nbsp;&nbsp;&nbsp;1</th>
      <th width='200'>0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>WDF</center></td>
      <td><center>SMF</center></td>
      <td><center>RESERVED</center></td>
      <td><center>CEF</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>5</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>WDF</td>
      <td>4</td>
      <td>4</td>
      <td>0</td>
      <td>Watchdog error injection failure indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>SMF</td>
      <td>3</td>
      <td>3</td>
      <td>0</td>
      <td>Safety monitor error injection failure indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>R</td>
      <td>2</td>
      <td>1</td>
      <td>0</td>
      <td>Field R</td>
    </tr>
    <tr>
      <td>CEF</td>
      <td>0</td>
      <td>0</td>
      <td>0</td>
      <td>Comparator error injection failure indicator </td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Default. No error detected</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Error detected</td>
          </tr>
        </table>
      </td>
    </tr>
  </table>
  <h2 id='mmio_safety_status_register_mmio_sfty_status.dita'><center>MMIO_SFTY_STATUS</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_STATUS</td>
      <td>0x30108</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Status Register. This is the status register for safety.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='333'>31..3</th>
      <th width='333'>2</th>
      <th width='333'>1&nbsp;&nbsp;&nbsp;&nbsp;0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>NSI</center></td>
      <td><center>Reserved1</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>3</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>NSI</td>
      <td>2</td>
      <td>2</td>
      <td>0</td>
      <td>This field is status bits reflect safety isolation status</td>
    </tr>
    <tr>
      <td></td>
      <td></td>
      <td></td>
      <td></td>
      <td>
        <table border='1'>
          <tr>
            <th>Enumerated value</th>
            <th>name</th>
            <th>desc</th>
          </tr>
          <tr>
            <td><center>0x0</center></td>
            <td>V0</td>
            <td>Safety Isolation disabled</td>
          </tr>
          <tr>
            <td><center>0x1</center></td>
            <td>V1</td>
            <td>Safety Isolation enabled</td>
          </tr>
        </table>
      </td>
    </tr>
    <tr>
      <td>RESERVED1</td>
      <td>1</td>
      <td>0</td>
      <td>0</td>
      <td>Reserved</td>
    </tr>
  </table>
  <h2 id='mmio_safety_sbe_count_register_mmio_sfty_sbe_cnt.dita'><center>MMIO_SFTY_SBE_CNT</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_SBE_CNT</td>
      <td>0x30000</td>
      <td>32</td>
      <td>read-write</td>
      <td>MMIO Safety SBE Count Register. This register counts the single bit ECC errors on each memory. Each SRAM implements a 4-bit SBE counter. When each SRAM SBE counter field reaches the maximum value (0xF ), the value is kept and no new single-bit error are counted. Software can write a 0 to clear this register. Values other than 0 are ignored. <p>Access variation: RW = User read/write is privilege violation.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='200'>31..16</th>
      <th width='200'>15..12</th>
      <th width='200'>11..8</th>
      <th width='200'>7..4</th>
      <th width='200'>3..0</th>
    </tr>
    <tr>
      <td><center>Reserved31</center></td>
      <td><center>I_CacheData</center></td>
      <td><center>I_CacheTag</center></td>
      <td><center>DCCM</center></td>
      <td><center>ICCM0</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>RESERVED31</td>
      <td>31</td>
      <td>16</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>I_CACHEDATA</td>
      <td>15</td>
      <td>12</td>
      <td></td>
      <td>Instruction Cache Data</td>
    </tr>
    <tr>
      <td>I_CACHETAG</td>
      <td>11</td>
      <td>8</td>
      <td></td>
      <td>Instruction Cache Tag</td>
    </tr>
    <tr>
      <td>DCCM</td>
      <td>7</td>
      <td>4</td>
      <td></td>
      <td>DCCM error</td>
    </tr>
    <tr>
      <td>ICCM0</td>
      <td>3</td>
      <td>0</td>
      <td></td>
      <td>ICCM0 error</td>
    </tr>
  </table>
  <h2 id='mmio_safety_iccm_dbe_address_syndrome_register_mmio_sfty_iccm_dbe_adr_synd.dita'><center>MMIO_SFTY_ICCM_DBE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_ICCM_DBE_ADR_SYND</td>
      <td>0x30014</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety ICCM DBE Address Syndrome Register. This register is used to record the syndrome and address of double bit ECC errors on ICCM. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for DBE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..20</th>
      <th width='250'>19..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates double bit ECC error reported on ICCM</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the double bit ECC error on ICCM</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>20</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>19</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the double bit ECC error on ICCM</td>
    </tr>
  </table>
  <h2 id='mmio_safety_iccm_ade_address_syndrome_register_mmio_sfty_iccm_ade_adr_synd.dita'><center>MMIO_SFTY_ICCM_ADE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_ICCM_ADE_ADR_SYND</td>
      <td>0x30018</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety ICCM ADE Address Syndrome Register. This register is used to record the syndrome and address ofaddress ECC errors on ICCM. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for ADE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..20</th>
      <th width='250'>19..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates ADE error reported on ICCM</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the ADE error on ICCM</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>20</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>19</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the ADE error on ICCM</td>
    </tr>
  </table>
  <h2 id='mmio_safety_dccm_dbe_address_syndrome_register_mmio_sfty_dccm_dbe_adr_synd.dita'><center>MMIO_SFTY_DCCM_DBE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_DCCM_DBE_ADR_SYND</td>
      <td>0x3002c</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety DCCM DBE Address Syndrome Register. This register is used to record the syndrome and address of double bit ECC errors on DCCM. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for DBE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..21</th>
      <th width='250'>20..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates double bit ECC error reported on DCCM</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the double bit ECC error on DCCM</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>21</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>20</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the double bit ECC error on DCCM</td>
    </tr>
  </table>
  <h2 id='mmio_safety_dccm_ade_address_syndrome_register_mmio_sfty_dccm_ade_adr_synd.dita'><center>MMIO_SFTY_DCCM_ADE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_DCCM_ADE_ADR_SYND</td>
      <td>0x30030</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety DCCM ADE Address Syndrome Register. This register is used to record the syndrome and address decode errors on DCCM. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for ADE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..21</th>
      <th width='250'>20..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates ADE error reported on DCCM</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the ADE error on DCCM</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>21</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>20</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the ADE error on DCCM</td>
    </tr>
  </table>
  <h2 id='mmio_safety_instruction_cache_tag_dbe_address_syndrome_register_mmio_sfty_ic_tag_dbe_adr_synd.dita'><center>MMIO_SFTY_IC_TAG_DBE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_IC_TAG_DBE_ADR_SYND</td>
      <td>0x30044</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Instruction Cache Tag DBE Address Syndrome Register. This register is used to record the syndrome and address of double bit ECC errors on Instruction Cache Tag. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for DBE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..15</th>
      <th width='250'>14..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates double bit ECC error reported on Instruction Cache Tag</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the double bit ECC error on Instruction Cache Tag</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>15</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>14</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the double bit ECC error on Instruction Cache Tag</td>
    </tr>
  </table>
  <h2 id='mmio_safety_instruction_cache_tag_ade_address_syndrome_register_mmio_sfty_ic_tag_ade_adr_synd.dita'><center>MMIO_SFTY_IC_TAG_ADE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_IC_TAG_ADE_ADR_SYND</td>
      <td>0x30048</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Instruction Cache Tag ADE Address Syndrome Register. This register is used to record the syndrome and address decode errors on Instruction Cache Tag. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for ADE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..15</th>
      <th width='250'>14..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates ADE error reported on Instruction Cache Tag</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the ADE error on Instruction Cache Tag</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>15</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>14</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the ADE error on Instruction Cache Tag</td>
    </tr>
  </table>
  <h2 id='mmio_safety_instruction_cache_data_dbe_address_syndrome_register_mmio_sfty_ic_data_dbe_adr_synd.dita'><center>MMIO_SFTY_IC_DATA_DBE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_IC_DATA_DBE_ADR_SYND</td>
      <td>0x3005c</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Instruction Cache Data DBE Address Syndrome Register. This register is used to record the syndrome and address of double bit ECC errors on Instruction Cache Data. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for DBE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..15</th>
      <th width='250'>14..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates double bit ECC error reported on Instruction Cache Data</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the double bit ECC error on Instruction Cache Data</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>15</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>14</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the double bit ECC error on Instruction Cache Data</td>
    </tr>
  </table>
  <h2 id='mmio_safety_instruction_cache_data_ade_address_syndrome_register_mmio_sfty_ic_data_ade_adr_synd.dita'><center>MMIO_SFTY_IC_DATA_ADE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_IC_DATA_ADE_ADR_SYND</td>
      <td>0x30060</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Instruction Cache Data ADE Address Syndrome Register. This register is used to record the syndrome and address decode errors on Instruction Cache Data. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is no overflow for ADE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..15</th>
      <th width='250'>14..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates ADE error reported on Instruction Cache Data</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the ADE error on Instruction Cache Data</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>15</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>14</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the ADE error on Instruction Cache Data</td>
    </tr>
  </table>
  <h2 id='mmio_safety_data_cache_tag_dbe_address_syndrome_register_mmio_sfty_dc_tag_dbe_adr_synd.dita'><center>MMIO_SFTY_DC_TAG_DBE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_DC_TAG_DBE_ADR_SYND</td>
      <td>0x30074</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Data Cache Tag DBE Address Syndrome Register. This register is used to record the syndrome and address of double bit ECC errors on Data Cache Tag. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for DBE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..15</th>
      <th width='250'>14..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates double bit ECC error reported on Data Cache Tag</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the double bit ECC error on Data Cache Tag</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>15</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>14</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the double bit ECC error on Data Cache Tag</td>
    </tr>
  </table>
  <h2 id='mmio_safety_data_cache_tag_ade_address_syndrome_register_mmio_sfty_dc_tag_ade_adr_synd.dita'><center>MMIO_SFTY_DC_TAG_ADE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_DC_TAG_ADE_ADR_SYND</td>
      <td>0x30078</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Data Cache Tag ADE Address Syndrome Register. This register is used to record the syndrome and address decode errors on Data Cache Tag. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is no overflow for ADE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..15</th>
      <th width='250'>14..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates ADE error reported on Data Cache Tag</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the ADE error on Data Cache Tag</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>15</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>14</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the ADE error on Data Cache Tag</td>
    </tr>
  </table>
  <h2 id='mmio_safety_data_cache_data_dbe_address_syndrome_register_mmio_sfty_dc_data_dbe_adr_synd.dita'><center>MMIO_SFTY_DC_DATA_DBE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_DC_DATA_DBE_ADR_SYND</td>
      <td>0x3008c</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Data Cache Data DBE Address Syndrome Register. This register is used to record the syndrome and address of double bit ECC errors on Data Cache Data. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is be no overflow for DBE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..15</th>
      <th width='250'>14..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates double bit ECC error reported on Data Cache Data</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the double bit ECC error on Data Cache Data</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>15</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>14</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the double bit ECC error on Data Cache Data</td>
    </tr>
  </table>
  <h2 id='mmio_safety_data_cache_data_ade_address_syndrome_register_mmio_sfty_dc_data_ade_adr_synd.dita'><center>MMIO_SFTY_DC_DATA_ADE_ADR_SYND</center></h2>
  <table border='1'>
    <tr>
      <th>Name</th>
      <th>address</th>
      <th>size</th>
      <th>access</th>
      <th>description</th>
    </tr>
    <tr>
      <td>MMIO_SFTY_DC_DATA_ADE_ADR_SYND</td>
      <td>0x30090</td>
      <td>32</td>
      <td>read-only</td>
      <td>MMIO Safety Data Cache Data ADE Address Syndrome Register. This register is used to record the syndrome and address decode errors on Data Cache Data. The repeated error on same address will not be recorded again. It will be cleared to all zero after read. There is no overflow for ADE, it is treated as fatal event by safety monitor.</td>
    </tr>
  </table>
  <p>Register</p>
  <table border='1'>
    <tr>
      <th width='250'>31</th>
      <th width='250'>30..24</th>
      <th width='250'>23..15</th>
      <th width='250'>14..0</th>
    </tr>
    <tr>
      <td><center>Valid</center></td>
      <td><center>Syndrome</center></td>
      <td><center>Reserved23</center></td>
      <td><center>Address</center></td>
    </tr>
  </table>
  <p>Fields</p>
  <table border='1'>
    <tr>
      <th>Field name</th>
      <th>&nbsp;&nbsp;hi&nbsp;&nbsp;</th>
      <th>&nbsp;&nbsp;lo&nbsp;&nbsp;</th>
      <th>reset</th>
      <th>description</th>
    </tr>
    <tr>
      <td>VALID</td>
      <td>31</td>
      <td>31</td>
      <td></td>
      <td>Indicates ADE error reported on Data Cache Data</td>
    </tr>
    <tr>
      <td>SYNDROME</td>
      <td>30</td>
      <td>24</td>
      <td></td>
      <td>Indicates recorded syndrome of the ADE error on Data Cache Data</td>
    </tr>
    <tr>
      <td>RESERVED23</td>
      <td>23</td>
      <td>15</td>
      <td></td>
      <td>Reserved</td>
    </tr>
    <tr>
      <td>ADDRESS</td>
      <td>14</td>
      <td>0</td>
      <td></td>
      <td>Indicates recorded address of the ADE error on Data Cache Data</td>
    </tr>
  </table>
</html>

