{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714888005813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714888005813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 13:46:45 2024 " "Processing started: Sun May 05 13:46:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714888005813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714888005813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SRAM -c SRAM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SRAM -c SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714888005813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714888006254 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1714888006883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_8_1200mv_85c_slow.vo D:/file/SRAMC/SRAM/pro/simulation/modelsim/ simulation " "Generated file SRAM_8_1200mv_85c_slow.vo in folder \"D:/file/SRAMC/SRAM/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714888007071 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1714888007118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_8_1200mv_0c_slow.vo D:/file/SRAMC/SRAM/pro/simulation/modelsim/ simulation " "Generated file SRAM_8_1200mv_0c_slow.vo in folder \"D:/file/SRAMC/SRAM/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714888007291 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1714888007338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_min_1200mv_0c_fast.vo D:/file/SRAMC/SRAM/pro/simulation/modelsim/ simulation " "Generated file SRAM_min_1200mv_0c_fast.vo in folder \"D:/file/SRAMC/SRAM/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714888007511 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1714888007558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM.vo D:/file/SRAMC/SRAM/pro/simulation/modelsim/ simulation " "Generated file SRAM.vo in folder \"D:/file/SRAMC/SRAM/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714888007731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_8_1200mv_85c_v_slow.sdo D:/file/SRAMC/SRAM/pro/simulation/modelsim/ simulation " "Generated file SRAM_8_1200mv_85c_v_slow.sdo in folder \"D:/file/SRAMC/SRAM/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714888008014 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_8_1200mv_0c_v_slow.sdo D:/file/SRAMC/SRAM/pro/simulation/modelsim/ simulation " "Generated file SRAM_8_1200mv_0c_v_slow.sdo in folder \"D:/file/SRAMC/SRAM/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714888008282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_min_1200mv_0c_v_fast.sdo D:/file/SRAMC/SRAM/pro/simulation/modelsim/ simulation " "Generated file SRAM_min_1200mv_0c_v_fast.sdo in folder \"D:/file/SRAMC/SRAM/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714888008549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_v.sdo D:/file/SRAMC/SRAM/pro/simulation/modelsim/ simulation " "Generated file SRAM_v.sdo in folder \"D:/file/SRAMC/SRAM/pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714888008817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714888009666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 13:46:49 2024 " "Processing ended: Sun May 05 13:46:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714888009666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714888009666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714888009666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714888009666 ""}
