{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655959956174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655959956181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 07:52:35 2022 " "Processing started: Thu Jun 23 07:52:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655959956181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959956181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959956181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655959956907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655959956907 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "IP_DMA.qsys " "Elaborating Platform Designer system entity \"IP_DMA.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655959969794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:55 Progress: Loading Concentrator_sim/IP_DMA.qsys " "2022.06.23.07:52:55 Progress: Loading Concentrator_sim/IP_DMA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959975376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:56 Progress: Reading input file " "2022.06.23.07:52:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959976260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:56 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.06.23.07:52:56 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959976400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:57 Progress: Parameterizing module clk_0 " "2022.06.23.07:52:57 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959977618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:57 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.06.23.07:52:57 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959977620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:57 Progress: Parameterizing module jtag_uart_0 " "2022.06.23.07:52:57 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959977811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:57 Progress: Adding msgdma_0 \[altera_msgdma 18.1\] " "2022.06.23.07:52:57 Progress: Adding msgdma_0 \[altera_msgdma 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959977813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:57 Progress: Parameterizing module msgdma_0 " "2022.06.23.07:52:57 Progress: Parameterizing module msgdma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959977943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:57 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.06.23.07:52:57 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959977945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:58 Progress: Parameterizing module nios2_gen2_0 " "2022.06.23.07:52:58 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959978184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:58 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.06.23.07:52:58 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959978189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:58 Progress: Parameterizing module onchip_memory2_0 " "2022.06.23.07:52:58 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959978227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:58 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2022.06.23.07:52:58 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959978229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:58 Progress: Parameterizing module sysid_qsys_0 " "2022.06.23.07:52:58 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959978831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:58 Progress: Building connections " "2022.06.23.07:52:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959978832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:58 Progress: Parameterizing connections " "2022.06.23.07:52:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959978896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:52:58 Progress: Validating " "2022.06.23.07:52:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959978899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.23.07:53:01 Progress: Done reading input file " "2022.06.23.07:53:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959981357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "IP_DMA.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959983075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host " "IP_DMA.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959983077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "IP_DMA.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959983078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "IP_DMA.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959983079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA: Generating IP_DMA \"IP_DMA\" for QUARTUS_SYNTH " "IP_DMA: Generating IP_DMA \"IP_DMA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959983947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'IP_DMA_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'IP_DMA_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959990931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=IP_DMA_jtag_uart_0 --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0002_jtag_uart_0_gen//IP_DMA_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=IP_DMA_jtag_uart_0 --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0002_jtag_uart_0_gen//IP_DMA_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959990931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'IP_DMA_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'IP_DMA_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959991539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"IP_DMA\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"IP_DMA\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959991549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Msgdma_0: \"IP_DMA\" instantiated altera_msgdma \"msgdma_0\" " "Msgdma_0: \"IP_DMA\" instantiated altera_msgdma \"msgdma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959992447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"IP_DMA\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"IP_DMA\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959993267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'IP_DMA_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'IP_DMA_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959993284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=IP_DMA_onchip_memory2_0 --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0003_onchip_memory2_0_gen//IP_DMA_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=IP_DMA_onchip_memory2_0 --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0003_onchip_memory2_0_gen//IP_DMA_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959993285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'IP_DMA_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'IP_DMA_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959994047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"IP_DMA\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"IP_DMA\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959994061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"IP_DMA\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"IP_DMA\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959994076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959999099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655959999592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960000077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960000512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960000965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960001419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"IP_DMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"IP_DMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960004549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"IP_DMA\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"IP_DMA\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960004564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"IP_DMA\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"IP_DMA\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960004573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dispatcher_internal: \"msgdma_0\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\" " "Dispatcher_internal: \"msgdma_0\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960004580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_mstr_internal: \"msgdma_0\" instantiated dma_write_master \"write_mstr_internal\" " "Write_mstr_internal: \"msgdma_0\" instantiated dma_write_master \"write_mstr_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960004588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'IP_DMA_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'IP_DMA_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960004605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=IP_DMA_nios2_gen2_0_cpu --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0009_cpu_gen//IP_DMA_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=IP_DMA_nios2_gen2_0_cpu --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0009_cpu_gen//IP_DMA_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960004606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:25 (*) Starting Nios II generation " "Cpu: # 2022.06.23 07:53:25 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:25 (*)   Checking for plaintext license. " "Cpu: # 2022.06.23 07:53:25 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.06.23 07:53:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.06.23 07:53:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:26 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.06.23 07:53:26 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:26 (*)   Plaintext license not found. " "Cpu: # 2022.06.23 07:53:26 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:26 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.06.23 07:53:26 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:26 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.06.23 07:53:26 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:26 (*)   Creating all objects for CPU " "Cpu: # 2022.06.23 07:53:26 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:27 (*)   Generating RTL from CPU objects " "Cpu: # 2022.06.23 07:53:27 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:27 (*)   Creating plain-text RTL " "Cpu: # 2022.06.23 07:53:27 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.23 07:53:28 (*) Done Nios II generation " "Cpu: # 2022.06.23 07:53:28 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'IP_DMA_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'IP_DMA_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\" " "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960008997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter\" " "Nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960009001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_address_alignment.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960009003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960009004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960009856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960010655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960011449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960011456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960011463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960011469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IP_DMA: Done \"IP_DMA\" with 45 modules, 76 files " "IP_DMA: Done \"IP_DMA\" with 45 modules, 76 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960011470 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "IP_DMA.qsys " "Finished elaborating Platform Designer system entity \"IP_DMA.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960012810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "E:/Concentrator_sim/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_concentrator_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_concentrator_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Concentrator_top " "Found entity 1: DE2_115_Concentrator_top" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utx.v 1 1 " "Found 1 design units, including 1 entities, in source file utx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UTx " "Found entity 1: UTx" {  } { { "UTx.v" "" { Text "E:/Concentrator_sim/UTx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013122 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte uart_trans.v(21) " "Verilog HDL Declaration warning at uart_trans.v(21): \"byte\" is SystemVerilog-2005 keyword" {  } { { "uart_trans.v" "" { Text "E:/Concentrator_sim/uart_trans.v" 21 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1655960013125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_trans " "Found entity 1: uart_trans" {  } { { "uart_trans.v" "" { Text "E:/Concentrator_sim/uart_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.v" "" { Text "E:/Concentrator_sim/UART_Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_unified_sp_to_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file transmit_unified_sp_to_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_unified_SP_to_DMA " "Found entity 1: transmit_unified_SP_to_DMA" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file top_uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart_trans " "Found entity 1: top_uart_trans" {  } { { "top_uart_trans.v" "" { Text "E:/Concentrator_sim/top_uart_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pon Pon top_check_Concentrator.v(16) " "Verilog HDL Declaration information at top_check_Concentrator.v(16): object \"pon\" differs only in case from object \"Pon\" in the same scope" {  } { { "top_check_Concentrator.v" "" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_check_concentrator.v 1 1 " "Found 1 design units, including 1 entities, in source file top_check_concentrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_check_Concentrator " "Found entity 1: top_check_Concentrator" {  } { { "top_check_Concentrator.v" "" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "E:/Concentrator_sim/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pon.v 1 1 " "Found 1 design units, including 1 entities, in source file pon.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pon " "Found entity 1: Pon" {  } { { "Pon.v" "" { Text "E:/Concentrator_sim/Pon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiport_access_mem.v(136) " "Verilog HDL information at multiport_access_mem.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655960013153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiport_access_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file multiport_access_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiport_access_mem " "Found entity 1: multiport_access_mem" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_concentrator.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_concentrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Concentrator " "Found entity 1: DE2_115_Concentrator" {  } { { "DE2_115_Concentrator.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013157 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte CRC16_trans.v(4) " "Verilog HDL Declaration warning at CRC16_trans.v(4): \"byte\" is SystemVerilog-2005 keyword" {  } { { "CRC16_trans.v" "" { Text "E:/Concentrator_sim/CRC16_trans.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1655960013159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file crc16_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC16_trans " "Found entity 1: CRC16_trans" {  } { { "CRC16_trans.v" "" { Text "E:/Concentrator_sim/CRC16_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file check_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_CRC " "Found entity 1: check_CRC" {  } { { "check_CRC.v" "" { Text "E:/Concentrator_sim/check_CRC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/ip_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/ip_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA " "Found entity 1: IP_DMA" {  } { { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_irq_mapper " "Found entity 1: IP_DMA_irq_mapper" {  } { { "db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_jtag_uart_0_sim_scfifo_w " "Found entity 1: IP_DMA_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013177 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_jtag_uart_0_scfifo_w " "Found entity 2: IP_DMA_jtag_uart_0_scfifo_w" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013177 ""} { "Info" "ISGN_ENTITY_NAME" "3 IP_DMA_jtag_uart_0_sim_scfifo_r " "Found entity 3: IP_DMA_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013177 ""} { "Info" "ISGN_ENTITY_NAME" "4 IP_DMA_jtag_uart_0_scfifo_r " "Found entity 4: IP_DMA_jtag_uart_0_scfifo_r" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013177 ""} { "Info" "ISGN_ENTITY_NAME" "5 IP_DMA_jtag_uart_0 " "Found entity 5: IP_DMA_jtag_uart_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0 " "Found entity 1: IP_DMA_mm_interconnect_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_demux " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_demux_001 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_demux_002 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_mux " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_mux_003 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_mux_004 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_cmd_mux_005 " "Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013231 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router " "Found entity 2: IP_DMA_mm_interconnect_0_router" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_001_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013234 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_001 " "Found entity 2: IP_DMA_mm_interconnect_0_router_001" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_002_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013237 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_002 " "Found entity 2: IP_DMA_mm_interconnect_0_router_002" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_003_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013240 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_003 " "Found entity 2: IP_DMA_mm_interconnect_0_router_003" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_006_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013243 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_006 " "Found entity 2: IP_DMA_mm_interconnect_0_router_006" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_007_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013247 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_007 " "Found entity 2: IP_DMA_mm_interconnect_0_router_007" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ip_dma_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ip_dma_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at ip_dma_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_router_008_default_decode " "Found entity 1: IP_DMA_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013250 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_mm_interconnect_0_router_008 " "Found entity 2: IP_DMA_mm_interconnect_0_router_008" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_demux " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_demux_004 " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_demux_005 " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_mux " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_mux_001 " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_mm_interconnect_0_rsp_mux_002 " "Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_msgdma_0 " "Found entity 1: IP_DMA_msgdma_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0 " "Found entity 1: IP_DMA_nios2_gen2_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "2 IP_DMA_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: IP_DMA_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "3 IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "4 IP_DMA_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: IP_DMA_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "5 IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "6 IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "7 IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "8 IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "9 IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "10 IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "11 IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "12 IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "13 IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "14 IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "15 IP_DMA_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: IP_DMA_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "16 IP_DMA_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: IP_DMA_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "17 IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "18 IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "19 IP_DMA_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: IP_DMA_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "20 IP_DMA_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: IP_DMA_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""} { "Info" "ISGN_ENTITY_NAME" "21 IP_DMA_nios2_gen2_0_cpu " "Found entity 21: IP_DMA_nios2_gen2_0_cpu" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_nios2_gen2_0_cpu_test_bench " "Found entity 1: IP_DMA_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_onchip_memory2_0 " "Found entity 1: IP_DMA_onchip_memory2_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_DMA_sysid_qsys_0 " "Found entity 1: IP_DMA_sysid_qsys_0" {  } { { "db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "db/ip/ip_dma/submodules/st_to_mm_adapter.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/st_to_mm_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/ip_dma/submodules/altera_default_burst_converter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/ip_dma/submodules/altera_incr_burst_converter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013351 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013367 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013367 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013367 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013367 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ip_dma/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ip_dma/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ip_dma/submodules/altera_reset_controller.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ip_dma/submodules/altera_reset_synchronizer.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655960013416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file db/ip/ip_dma/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013431 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013431 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013431 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013431 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013431 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013431 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013431 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "db/ip/ip_dma/submodules/byte_enable_generator.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "db/ip/ip_dma/submodules/csr_block.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "db/ip/ip_dma/submodules/read_signal_breakout.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "db/ip/ip_dma/submodules/response_block.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "db/ip/ip_dma/submodules/write_burst_control.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ip_dma/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "db/ip/ip_dma/submodules/write_signal_breakout.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960013471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960013471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next uart_trans.v(26) " "Verilog HDL Implicit Net warning at uart_trans.v(26): created implicit net for \"next\"" {  } { { "uart_trans.v" "" { Text "E:/Concentrator_sim/uart_trans.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1655960013471 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "transmit_unified_SP_to_DMA.v(24) " "Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(24): conditional expression evaluates to a constant" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1655960013478 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "transmit_unified_SP_to_DMA.v(26) " "Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(26): conditional expression evaluates to a constant" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 26 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1655960013478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Concentrator_top " "Elaborating entity \"DE2_115_Concentrator_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655960013797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st_cn DE2_115_Concentrator_top.v(69) " "Verilog HDL or VHDL warning at DE2_115_Concentrator_top.v(69): object \"st_cn\" assigned a value but never read" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960013803 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] DE2_115_Concentrator_top.v(20) " "Output port \"LEDG\[8..1\]\" at DE2_115_Concentrator_top.v(20) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013804 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115_Concentrator_top.v(30) " "Output port \"HEX0\" at DE2_115_Concentrator_top.v(30) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013804 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115_Concentrator_top.v(31) " "Output port \"HEX1\" at DE2_115_Concentrator_top.v(31) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013804 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115_Concentrator_top.v(32) " "Output port \"HEX2\" at DE2_115_Concentrator_top.v(32) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013804 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115_Concentrator_top.v(33) " "Output port \"HEX3\" at DE2_115_Concentrator_top.v(33) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013804 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115_Concentrator_top.v(34) " "Output port \"HEX4\" at DE2_115_Concentrator_top.v(34) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115_Concentrator_top.v(35) " "Output port \"HEX5\" at DE2_115_Concentrator_top.v(35) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115_Concentrator_top.v(36) " "Output port \"HEX6\" at DE2_115_Concentrator_top.v(36) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_115_Concentrator_top.v(37) " "Output port \"HEX7\" at DE2_115_Concentrator_top.v(37) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_Concentrator_top.v(46) " "Output port \"SRAM_ADDR\" at DE2_115_Concentrator_top.v(46) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_Concentrator_top.v(17) " "Output port \"SMA_CLKOUT\" at DE2_115_Concentrator_top.v(17) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS DE2_115_Concentrator_top.v(41) " "Output port \"UART_RTS\" at DE2_115_Concentrator_top.v(41) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_Concentrator_top.v(43) " "Output port \"UART_TXD\" at DE2_115_Concentrator_top.v(43) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_Concentrator_top.v(47) " "Output port \"SRAM_CE_N\" at DE2_115_Concentrator_top.v(47) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_Concentrator_top.v(49) " "Output port \"SRAM_LB_N\" at DE2_115_Concentrator_top.v(49) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_Concentrator_top.v(50) " "Output port \"SRAM_OE_N\" at DE2_115_Concentrator_top.v(50) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_Concentrator_top.v(51) " "Output port \"SRAM_UB_N\" at DE2_115_Concentrator_top.v(51) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_Concentrator_top.v(52) " "Output port \"SRAM_WE_N\" at DE2_115_Concentrator_top.v(52) has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655960013805 "|DE2_115_Concentrator_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:button " "Elaborating entity \"button\" for hierarchy \"button:button\"" {  } { { "DE2_115_Concentrator_top.v" "button" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_check_Concentrator top_check_Concentrator:top_check_Concentrator " "Elaborating entity \"top_check_Concentrator\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\"" {  } { { "DE2_115_Concentrator_top.v" "top_check_Concentrator" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_uart_trans top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans " "Elaborating entity \"top_uart_trans\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\"" {  } { { "top_check_Concentrator.v" "top_uart_trans" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_trans top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans " "Elaborating entity \"uart_trans\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\"" {  } { { "top_uart_trans.v" "uart_trans_generation\[0\].uart_trans" { Text "E:/Concentrator_sim/top_uart_trans.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_trans.v(39) " "Verilog HDL assignment warning at uart_trans.v(39): truncated value with size 32 to match size of target (3)" {  } { { "uart_trans.v" "" { Text "E:/Concentrator_sim/uart_trans.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013871 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UTx top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\|UTx:UTx " "Elaborating entity \"UTx\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\|UTx:UTx\"" {  } { { "uart_trans.v" "UTx" { Text "E:/Concentrator_sim/uart_trans.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC16_trans top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\|CRC16_trans:CRC16_trans " "Elaborating entity \"CRC16_trans\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|top_uart_trans:top_uart_trans\|uart_trans:uart_trans_generation\[0\].uart_trans\|CRC16_trans:CRC16_trans\"" {  } { { "uart_trans.v" "CRC16_trans" { Text "E:/Concentrator_sim/uart_trans.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_xor CRC16_trans.v(14) " "Verilog HDL or VHDL warning at CRC16_trans.v(14): object \"w_xor\" assigned a value but never read" {  } { { "CRC16_trans.v" "" { Text "E:/Concentrator_sim/CRC16_trans.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960013892 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_Concentrator top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator " "Elaborating entity \"DE2_115_Concentrator\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\"" {  } { { "top_check_Concentrator.v" "DE2_115_Concentrator" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiport_access_mem top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem " "Elaborating entity \"multiport_access_mem\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\"" {  } { { "DE2_115_Concentrator.v" "multiport_access_mem" { Text "E:/Concentrator_sim/DE2_115_Concentrator.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 multiport_access_mem.v(95) " "Verilog HDL assignment warning at multiport_access_mem.v(95): truncated value with size 32 to match size of target (3)" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013921 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 multiport_access_mem.v(118) " "Verilog HDL assignment warning at multiport_access_mem.v(118): truncated value with size 4 to match size of target (1)" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013922 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 multiport_access_mem.v(138) " "Verilog HDL assignment warning at multiport_access_mem.v(138): truncated value with size 32 to match size of target (3)" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013925 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 multiport_access_mem.v(142) " "Verilog HDL assignment warning at multiport_access_mem.v(142): truncated value with size 32 to match size of target (2)" {  } { { "multiport_access_mem.v" "" { Text "E:/Concentrator_sim/multiport_access_mem.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013925 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|UART_Rx:uart_rec_generation\[0\].UART_Rx " "Elaborating entity \"UART_Rx\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|UART_Rx:uart_rec_generation\[0\].UART_Rx\"" {  } { { "multiport_access_mem.v" "uart_rec_generation\[0\].UART_Rx" { Text "E:/Concentrator_sim/multiport_access_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_CRC top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|check_CRC:check_CRC_gen\[0\].check_CRC " "Elaborating entity \"check_CRC\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|check_CRC:check_CRC_gen\[0\].check_CRC\"" {  } { { "multiport_access_mem.v" "check_CRC_gen\[0\].check_CRC" { Text "E:/Concentrator_sim/multiport_access_mem.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_xor check_CRC.v(17) " "Verilog HDL or VHDL warning at check_CRC.v(17): object \"w_xor\" assigned a value but never read" {  } { { "check_CRC.v" "" { Text "E:/Concentrator_sim/check_CRC.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960013963 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 check_CRC.v(31) " "Verilog HDL assignment warning at check_CRC.v(31): truncated value with size 5 to match size of target (2)" {  } { { "check_CRC.v" "" { Text "E:/Concentrator_sim/check_CRC.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013964 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 check_CRC.v(46) " "Verilog HDL assignment warning at check_CRC.v(46): truncated value with size 5 to match size of target (2)" {  } { { "check_CRC.v" "" { Text "E:/Concentrator_sim/check_CRC.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013964 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|RAM:RAM\"" {  } { { "multiport_access_mem.v" "RAM" { Text "E:/Concentrator_sim/multiport_access_mem.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_unified_SP_to_DMA top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA " "Elaborating entity \"transmit_unified_SP_to_DMA\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA\"" {  } { { "DE2_115_Concentrator.v" "transmit_unified_SP_to_DMA" { Text "E:/Concentrator_sim/DE2_115_Concentrator.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load transmit_unified_SP_to_DMA.v(49) " "Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(49): object \"load\" assigned a value but never read" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960013987 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_to_CRC transmit_unified_SP_to_DMA.v(50) " "Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(50): object \"data_to_CRC\" assigned a value but never read" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960013987 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 transmit_unified_SP_to_DMA.v(24) " "Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(24): truncated value with size 4 to match size of target (1)" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013988 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 transmit_unified_SP_to_DMA.v(33) " "Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(33): truncated value with size 32 to match size of target (1)" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013988 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 transmit_unified_SP_to_DMA.v(45) " "Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(45): truncated value with size 32 to match size of target (2)" {  } { { "transmit_unified_SP_to_DMA.v" "" { Text "E:/Concentrator_sim/transmit_unified_SP_to_DMA.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655960013988 "|DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pon top_check_Concentrator:top_check_Concentrator\|Pon:Pon " "Elaborating entity \"Pon\" for hierarchy \"top_check_Concentrator:top_check_Concentrator\|Pon:Pon\"" {  } { { "top_check_Concentrator.v" "Pon" { Text "E:/Concentrator_sim/top_check_Concentrator.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960013995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA IP_DMA:IP_DMA " "Elaborating entity \"IP_DMA\" for hierarchy \"IP_DMA:IP_DMA\"" {  } { { "DE2_115_Concentrator_top.v" "IP_DMA" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_jtag_uart_0 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"IP_DMA_jtag_uart_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "jtag_uart_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_jtag_uart_0_scfifo_w IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w " "Elaborating entity \"IP_DMA_jtag_uart_0_scfifo_w\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "the_IP_DMA_jtag_uart_0_scfifo_w" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "wfifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960014364 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960014364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960014440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960014440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960014470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960014470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Concentrator_sim/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Concentrator_sim/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960014500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960014500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/Concentrator_sim/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Concentrator_sim/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960014577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960014577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Concentrator_sim/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960014652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960014652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/Concentrator_sim/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Concentrator_sim/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960014733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960014733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/Concentrator_sim/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_jtag_uart_0_scfifo_r IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r " "Elaborating entity \"IP_DMA_jtag_uart_0_scfifo_r\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "the_IP_DMA_jtag_uart_0_scfifo_r" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960014761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "IP_DMA_jtag_uart_0_alt_jtag_atlantic" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960015189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960015222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960015222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960015222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960015222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960015222 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960015222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_msgdma_0 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0 " "Elaborating entity \"IP_DMA_msgdma_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "msgdma_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "dispatcher_internal" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "db/ip/ip_dma/submodules/dispatcher.v" "the_descriptor_buffers" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "db/ip/ip_dma/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "db/ip/ip_dma/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "db/ip/ip_dma/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016478 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1655960016479 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960016613 ""}  } { { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960016613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2d1 " "Found entity 1: altsyncram_n2d1" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960016720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960016720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2d1 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated " "Elaborating entity \"altsyncram_n2d1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "db/ip/ip_dma/submodules/dispatcher.v" "the_csr_block" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "db/ip/ip_dma/submodules/dispatcher.v" "the_response_block" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "write_mstr_internal" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960016903 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1655960016913 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "the_st_to_master_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017160 ""}  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960017160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d211 " "Found entity 1: scfifo_d211" {  } { { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960017229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960017229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d211 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated " "Elaborating entity \"scfifo_d211\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q01 " "Found entity 1: a_dpfifo_0q01" {  } { { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960017256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960017256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q01 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo " "Elaborating entity \"a_dpfifo_0q01\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\"" {  } { { "db/scfifo_d211.tdf" "dpfifo" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lah1 " "Found entity 1: altsyncram_lah1" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960017333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960017333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lah1 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram " "Elaborating entity \"altsyncram_lah1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\"" {  } { { "db/a_dpfifo_0q01.tdf" "FIFOram" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "E:/Concentrator_sim/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960017414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960017414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_0q01.tdf" "almost_full_comparer" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_0q01.tdf" "three_comparison" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "E:/Concentrator_sim/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960017493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960017493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_0q01.tdf" "rd_ptr_msb" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "E:/Concentrator_sim/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960017570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960017570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_0q01.tdf" "usedw_counter" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "E:/Concentrator_sim/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960017641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960017641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_0q01.tdf" "wr_ptr" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "the_byte_enable_generator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "db/ip/ip_dma/submodules/write_master.v" "the_write_burst_control" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017683 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "db/ip/ip_dma/submodules/write_burst_control.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1655960017688 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0 IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"IP_DMA_nios2_gen2_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "nios2_gen2_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" "cpu" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_test_bench IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_test_bench:the_IP_DMA_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_test_bench\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_test_bench:the_IP_DMA_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_test_bench" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_register_bank_a_module IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "IP_DMA_nios2_gen2_0_cpu_register_bank_a" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960017919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960017920 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960017920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960018003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960018003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_register_bank_b_module IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "IP_DMA_nios2_gen2_0_cpu_register_bank_b" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018171 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960018171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_break IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode:IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode:IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_oci_im IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_im:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_oci_im:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_nios2_ocimem IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018486 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960018486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960018567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960018567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem\|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_debug_slave_tck IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "IP_DMA_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018770 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960018770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_nios2_gen2_0:nios2_gen2_0\|IP_DMA_nios2_gen2_0_cpu:cpu\|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci\|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_onchip_memory2_0 IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"IP_DMA_onchip_memory2_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "onchip_memory2_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" "the_altsyncram" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IP_DMA_onchip_memory2_0.hex " "Parameter \"init_file\" = \"IP_DMA_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655960018864 ""}  } { { "db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655960018864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfe1 " "Found entity 1: altsyncram_dfe1" {  } { { "db/altsyncram_dfe1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_dfe1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960018942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960018942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfe1 IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated " "Elaborating entity \"altsyncram_dfe1\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960018944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/Concentrator_sim/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960019538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960019538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_dfe1.tdf" "decode3" { Text "E:/Concentrator_sim/db/altsyncram_dfe1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960019542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/Concentrator_sim/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960019611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960019611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dfe1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_dfe1.tdf" "mux2" { Text "E:/Concentrator_sim/db/altsyncram_dfe1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960019617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_sysid_qsys_0 IP_DMA:IP_DMA\|IP_DMA_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"IP_DMA_sysid_qsys_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "sysid_qsys_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960019832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"IP_DMA_mm_interconnect_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ip_dma/ip_dma.v" "mm_interconnect_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960019842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_0_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_0_mm_write_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_mm_write_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_csr_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_descriptor_slave_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_0_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_0_mm_write_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_mm_write_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent_rsp_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router:router " "Elaborating entity \"IP_DMA_mm_interconnect_0_router\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router:router\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router:router\|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router:router\|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_001 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_001\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_001" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_001_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_001:router_001\|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_001_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_001:router_001\|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_002 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_002\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_002" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_002_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_002:router_002\|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_002_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_002:router_002\|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_003 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_003\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_003" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_003_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_003:router_003\|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_003_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_003:router_003\|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_006 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_006\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_006" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_006_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_006:router_006\|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_006_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_006:router_006\|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960020996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_007 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_007\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_007" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_007_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_007:router_007\|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_007_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_007:router_007\|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_008 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_008\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "router_008" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_router_008_default_decode IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_008:router_008\|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"IP_DMA_mm_interconnect_0_router_008_default_decode\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_router_008:router_008\|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_demux IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_demux\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_demux" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_demux_001 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_demux_001\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_demux_002 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_demux_002\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_demux_002" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_mux IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_mux\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_mux" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_mux_003 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_mux_003\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_mux_003" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_mux_004 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_mux_004\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_mux_004" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_cmd_mux_005 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"IP_DMA_mm_interconnect_0_cmd_mux_005\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "cmd_mux_005" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_demux IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_demux\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_demux" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_demux_004 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_demux_004\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_demux_004" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_demux_005 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_demux_005\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_demux_005" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_mux IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_mux\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_mux" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_mux_001 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_mux_001\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_rsp_mux_002 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"IP_DMA_mm_interconnect_0_rsp_mux_002\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "rsp_mux_002" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960021373 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960021559 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960021560 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655960021560 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 3156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_004 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_005 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v" 3301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_mm_interconnect_0:mm_interconnect_0\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_DMA_irq_mapper IP_DMA:IP_DMA\|IP_DMA_irq_mapper:irq_mapper " "Elaborating entity \"IP_DMA_irq_mapper\" for hierarchy \"IP_DMA:IP_DMA\|IP_DMA_irq_mapper:irq_mapper\"" {  } { { "db/ip/ip_dma/ip_dma.v" "irq_mapper" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller IP_DMA:IP_DMA\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/ip_dma/ip_dma.v" "rst_controller" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ip_dma/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"IP_DMA:IP_DMA\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ip_dma/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960021720 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655960023818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.23.07:53:49 Progress: Loading sldd2cce68d/alt_sld_fab_wrapper_hw.tcl " "2022.06.23.07:53:49 Progress: Loading sldd2cce68d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960029511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960033321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960033551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960036903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960037022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960037151 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960037303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960037315 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960037316 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655960038030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd2cce68d/alt_sld_fab.v" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960038339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960038339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960038450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960038450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960038456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960038456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960038539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960038539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960038657 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960038657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960038657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655960038749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960038749 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[9\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 327 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[10\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 359 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[11\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 391 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[12\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 423 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[13\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 455 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[14\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 487 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[15\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 519 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[16\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 551 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[17\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 583 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[18\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_d211:auto_generated\|a_dpfifo_0q01:dpfifo\|altsyncram_lah1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_lah1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_lah1.tdf" 615 2 0 } } { "db/a_dpfifo_0q01.tdf" "" { Text "E:/Concentrator_sim/db/a_dpfifo_0q01.tdf" 46 2 0 } } { "db/scfifo_d211.tdf" "" { Text "E:/Concentrator_sim/db/scfifo_d211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 588 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 135 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[75\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[76\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[77\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[78\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[79\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[80\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[81\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[82\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[112\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[34\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[35\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[36\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[37\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[38\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[39\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[40\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[41\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[42\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[43\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[44\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[45\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[46\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[47\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[64\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[65\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[66\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[67\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[68\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[69\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[70\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[71\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[72\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[73\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[74\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[75\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[76\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[77\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[78\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[79\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[80\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[81\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[82\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[107\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[108\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[110\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[111\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[112\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"IP_DMA:IP_DMA\|IP_DMA_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n2d1.tdf" "" { Text "E:/Concentrator_sim/db/altsyncram_n2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/ip_dma/submodules/fifo_with_byteenables.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/ip_dma/submodules/descriptor_buffers.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 306 0 0 } } { "db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v" 86 0 0 } } { "db/ip/ip_dma/ip_dma.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v" 107 0 0 } } { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960040484 "|DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1655960040484 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1655960040484 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|RAM:RAM\|ram " "RAM logic \"top_check_Concentrator:top_check_Concentrator\|DE2_115_Concentrator:DE2_115_Concentrator\|multiport_access_mem:multiport_access_mem\|RAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAM.v" "ram" { Text "E:/Concentrator_sim/RAM.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1655960042758 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1655960042758 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655960045800 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1655960045979 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1655960045979 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 139 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/ip_dma/submodules/write_master.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v" 203 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 352 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v" 398 -1 0 } } { "db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/ip_dma/submodules/dispatcher.v" "" { Text "E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v" 231 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655960046022 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655960046022 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655960048268 "|DE2_115_Concentrator_top|SRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655960048268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960048597 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "236 " "236 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655960051477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Concentrator_sim/DE2_115_Concentrator_top.map.smsg " "Generated suppressed messages file E:/Concentrator_sim/DE2_115_Concentrator_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960052344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655960054108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655960054108 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960054675 "|DE2_115_Concentrator_top|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960054675 "|DE2_115_Concentrator_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960054675 "|DE2_115_Concentrator_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960054675 "|DE2_115_Concentrator_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960054675 "|DE2_115_Concentrator_top|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_Concentrator_top.v" "" { Text "E:/Concentrator_sim/DE2_115_Concentrator_top.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655960054675 "|DE2_115_Concentrator_top|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655960054675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3605 " "Implemented 3605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655960054677 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655960054677 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1655960054677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3219 " "Implemented 3219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655960054677 ""} { "Info" "ICUT_CUT_TM_RAMS" "216 " "Implemented 216 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655960054677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655960054677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 395 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 395 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655960054835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 07:54:14 2022 " "Processing ended: Thu Jun 23 07:54:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655960054835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655960054835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655960054835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655960054835 ""}
