
*** Running vivado
    with args -log vgaTOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vgaTOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vgaTOP.tcl -notrace
Command: synth_design -top vgaTOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 483.387 ; gain = 100.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vgaTOP' [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:1]
	Parameter pixelWidth bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vga_bottom.v:1]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (1#1) [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vga_bottom.v:1]
WARNING: [Synth 8-350] instance 'display' of module 'vga640x480' requires 11 connections, but only 6 given [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:16]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_1/.Xil/Vivado-15296-DESKTOP-M9BES7L/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_1/.Xil/Vivado-15296-DESKTOP-M9BES7L/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'block_matcher' [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:3]
	Parameter imageWidth bound to: 96 - type: integer 
	Parameter imageHeight bound to: 96 - type: integer 
	Parameter imageSize bound to: 9216 - type: integer 
	Parameter imageOneStart bound to: 0 - type: integer 
	Parameter imageTwoStart bound to: 9216 - type: integer 
	Parameter pixelWidth bound to: 23 - type: integer 
	Parameter addressLength bound to: 14 - type: integer 
	Parameter blockWidth bound to: 16 - type: integer 
	Parameter blockHeight bound to: 16 - type: integer 
	Parameter blockSize bound to: 256 - type: integer 
	Parameter searchWidth bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rA_reg was removed.  [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:83]
WARNING: [Synth 8-6014] Unused sequential element gA_reg was removed.  [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:84]
WARNING: [Synth 8-6014] Unused sequential element rB_reg was removed.  [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:87]
WARNING: [Synth 8-6014] Unused sequential element gB_reg was removed.  [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:88]
WARNING: [Synth 8-5788] Register aA_reg in module block_matcher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:49]
WARNING: [Synth 8-5788] Register aB_reg in module block_matcher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:58]
WARNING: [Synth 8-5788] Register bA_reg in module block_matcher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:85]
WARNING: [Synth 8-5788] Register bB_reg in module block_matcher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:89]
INFO: [Synth 8-6155] done synthesizing module 'block_matcher' (3#1) [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vgaTOP' (4#1) [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.664 ; gain = 155.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display:i_rst to constant 0 [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:16]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.664 ; gain = 155.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 538.664 ; gain = 155.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'a/instA'
Finished Parsing XDC File [e:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'a/instA'
Parsing XDC File [e:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'a/instB'
Finished Parsing XDC File [e:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'a/instB'
Parsing XDC File [e:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'VGAread'
Finished Parsing XDC File [e:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'VGAread'
Parsing XDC File [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/constrs_1/new/constrainter.xdc]
Finished Parsing XDC File [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/constrs_1/new/constrainter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/constrs_1/new/constrainter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vgaTOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vgaTOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.148 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 894.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 894.148 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 894.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 894.148 ; gain = 511.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 894.148 ; gain = 511.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for VGAread. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a/instA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for a/instB. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 894.148 ; gain = 511.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/matcher.v:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 894.148 ; gain = 511.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 51    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vgaTOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 138   
	   2 Input      1 Bit        Muxes := 46    
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module block_matcher 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\a/aB_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\a/aB_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aB_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/aA_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\a/i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bB_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bA_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bA_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bB_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bA_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bB_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bA_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bB_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bA_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bB_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bA_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bA_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bB_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a/bA_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\a/j_reg[21] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'counter_reg[0]' (FD) to 'counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'counter_reg[1]' (FD) to 'counter_reg[2]'
INFO: [Synth 8-3886] merging instance 'counter_reg[2]' (FD) to 'counter_reg[3]'
INFO: [Synth 8-3886] merging instance 'counter_reg[3]' (FD) to 'counter_reg[4]'
INFO: [Synth 8-3886] merging instance 'counter_reg[4]' (FD) to 'counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'counter_reg[5]' (FD) to 'counter_reg[6]'
INFO: [Synth 8-3886] merging instance 'counter_reg[6]' (FD) to 'counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'counter_reg[7]' (FD) to 'counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'counter_reg[8]' (FD) to 'counter_reg[9]'
INFO: [Synth 8-3886] merging instance 'counter_reg[9]' (FD) to 'counter_reg[10]'
INFO: [Synth 8-3886] merging instance 'counter_reg[10]' (FD) to 'counter_reg[11]'
INFO: [Synth 8-3886] merging instance 'counter_reg[11]' (FD) to 'counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'counter_reg[12]' (FD) to 'counter_reg[13]'
INFO: [Synth 8-3886] merging instance 'counter_reg[13]' (FD) to 'counter_reg[14]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 894.148 ; gain = 511.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 894.148 ; gain = 511.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 902.523 ; gain = 519.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.156 ; gain = 521.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.156 ; gain = 521.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.156 ; gain = 521.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.156 ; gain = 521.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.156 ; gain = 521.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.156 ; gain = 521.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.156 ; gain = 521.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen_0    |     1|
|2     |blk_mem_gen_0__3 |     1|
|3     |blk_mem_gen_0__4 |     1|
|4     |BUFG             |     1|
|5     |CARRY4           |     1|
|6     |LUT1             |     1|
|7     |LUT2             |     2|
|8     |LUT3             |     8|
|9     |LUT4             |     8|
|10    |LUT5             |    10|
|11    |LUT6             |    13|
|12    |FDRE             |    36|
|13    |IBUF             |     1|
|14    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   167|
|2     |  a       |block_matcher |    48|
|3     |  display |vga640x480    |    61|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.156 ; gain = 521.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 904.156 ; gain = 165.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.156 ; gain = 521.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 904.156 ; gain = 532.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.156 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/ds/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_1/vgaTOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vgaTOP_utilization_synth.rpt -pb vgaTOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 00:10:05 2019...
