Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/xiyingd/SRAM_SC/ram1.ip --block-symbol-file --output-directory=/home/xiyingd/SRAM_SC/ram1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
: ram1.ram_1port_0: Targeting device family: Stratix 10.
: ram1.ram_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/xiyingd/SRAM_SC/ram1.ip --synthesis=VERILOG --output-directory=/home/xiyingd/SRAM_SC/ram1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
: ram1.ram_1port_0: Targeting device family: Stratix 10.
: ram1.ram_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: ram1: "Transforming system: ram1"
Info: ram1: "Naming system components in system: ram1"
Info: ram1: "Processing generation queue"
Info: ram1: "Generating: ram1"
Info: ram1: "Generating: ram1_ram_1port_2000_dumndey"
Info: intel_mce_inst: "Generating: intel_mce_inst"
Info: intel_mce_arb_inst: "Generating: intel_mce_arb_inst"
Info: ram1: "Generating: ram1_ram_1port_intel_mce_2000_pjgwmpq"
Info: ram1: "Generating: ram1_ram_1port_intel_mce_arb_2000_37opjya"
Info: ram1: "Generating: sld_mod_ram_rom_top"
Info: ram1: "Generating: altera_sld_arbiter"
Info: ram1: Done "ram1" with 6 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ram1. No files generated.
Info: Finished: Generate IP Core Documentation
