//D FLIP FLOP
module d_flipflop(d,clk,q);
  input d,clk;
  output q;
  reg q;
  always@(posedge clk)
    begin
      q<=d;
    end
endmodule
 
