{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584085595114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584085595122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 02:46:34 2020 " "Processing started: Fri Mar 13 02:46:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584085595122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085595122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085595122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584085598186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584085598186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_lc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_lc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_lc3 " "Found entity 1: testbench_lc3" {  } { { "testbench_lc3.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/testbench_lc3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/danielp7_masakis2_lab5/synchronizer.sv 3 3 " "Found 3 design units, including 3 entities, in source file /quartusreal/ece 385/danielp7_masakis2_lab5/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../danielp7_masakis2_lab5/synchronizer.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab5/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620624 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "../danielp7_masakis2_lab5/synchronizer.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab5/synchronizer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620624 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "../danielp7_masakis2_lab5/synchronizer.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab5/synchronizer.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620624 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../danielp7_masakis2_lab5/HexDriver.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1584085620639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/danielp7_masakis2_lab5/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusreal/ece 385/danielp7_masakis2_lab5/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../danielp7_masakis2_lab5/HexDriver.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file /quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusreal/ece 385/updated_ece385_lab6_provided_spring_2018/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbit16.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbit16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regbit16 " "Found entity 1: regbit16" {  } { { "regbit16.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/regbit16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbit1.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbit1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regbit1 " "Found entity 1: regbit1" {  } { { "regbit1.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/regbit1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbit12.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbit12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regbit12 " "Found entity 1: regbit12" {  } { { "regbit12.sv" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/regbit12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584085620889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085620889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584085621109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_slc" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621152 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slc3.sv(180) " "Verilog HDL Case Statement information at slc3.sv(180): all case item expressions in this case statement are onehot" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 180 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1584085621187 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer slc3:my_slc\|synchronizer:sync1 " "Elaborating entity \"synchronizer\" for hierarchy \"slc3:my_slc\|synchronizer:sync1\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "sync1" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbit12 slc3:my_slc\|regbit12:LED1 " "Elaborating entity \"regbit12\" for hierarchy \"slc3:my_slc\|regbit12:LED1\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "LED1" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbit16 slc3:my_slc\|regbit16:REG_PC " "Elaborating entity \"regbit16\" for hierarchy \"slc3:my_slc\|regbit16:REG_PC\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "REG_PC" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile slc3:my_slc\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"slc3:my_slc\|regfile:regfile1\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "regfile1" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:my_slc\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"slc3:my_slc\|ALU:ALU1\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "ALU1" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbit1 slc3:my_slc\|regbit1:regN " "Elaborating entity \"regbit1\" for hierarchy \"slc3:my_slc\|regbit1:regN\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "regN" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "hex_driver3" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "d0" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "memory_subsystem" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "tr0" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "state_controller" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621472 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(228) " "Verilog HDL Case Statement information at ISDU.sv(228): all case item expressions in this case statement are onehot" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 228 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1584085621485 "|lab6_toplevel|slc3:my_slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_test_memory" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584085621519 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "parser" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085621519 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[2\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[2\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[1\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[1\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[0\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[0\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[3\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[3\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[4\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[4\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[5\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[5\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[6\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[6\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[7\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[7\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[8\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[8\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[9\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[9\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[10\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[10\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[11\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[11\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[12\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[12\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[13\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[13\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[14\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[14\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|BUS\[15\] " "Converted tri-state buffer \"slc3:my_slc\|BUS\[15\]\" feeding internal logic into a wire" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584085622847 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1584085622847 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584085623914 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584085623914 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584085623914 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584085623914 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584085623914 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584085623914 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "D:/QuartusReal/ECE 385/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584085623914 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584085623914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1584085624063 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584085625300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/output_files/slc3.map.smsg " "Generated suppressed messages file D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/output_files/slc3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085625812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584085626399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584085626399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "880 " "Implemented 880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584085627125 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584085627125 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1584085627125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "751 " "Implemented 751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584085627125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584085627125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584085627162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 02:47:07 2020 " "Processing ended: Fri Mar 13 02:47:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584085627162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584085627162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584085627162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584085627162 ""}
