INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/vote/vote.sim/sim_1/synth/func/xsim/test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vote
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/vote/vote.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
