# Microsemi Physical design constraints file

# Version: v11.8 SP2 11.8.2.4

# Design Name: SF2_MSS_sys 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 144 TQ , Speed grade: STD 

# Date generated: Sun Dec 10 17:42:44 2017 


#
# I/O constraints
#

set_io GPIO_IN\[0\] -DIRECTION INPUT -pinname 143 -fixed no
set_io GPIO_IN\[1\] -DIRECTION INPUT -pinname 144 -fixed no
set_io GPIO_IN\[2\] -DIRECTION INPUT -pinname 115 -fixed no
set_io GPIO_OUT\[0\] -DIRECTION OUTPUT -pinname 117 -fixed no
set_io GPIO_OUT\[1\] -DIRECTION OUTPUT -pinname 93 -fixed no
set_io GPIO_OUT\[2\] -DIRECTION OUTPUT -pinname 81 -fixed no
set_io PWM\[0\] -DIRECTION OUTPUT -pinname 118 -fixed no
set_io PWM\[1\] -DIRECTION OUTPUT -pinname 122 -fixed no
set_io PWM\[2\] -DIRECTION OUTPUT -pinname 123 -fixed no
set_io PWM\[3\] -DIRECTION OUTPUT -pinname 124 -fixed no
set_io PWM\[4\] -DIRECTION OUTPUT -pinname 125 -fixed no
set_io PWM\[5\] -DIRECTION OUTPUT -pinname 128 -fixed no
set_io PWM\[6\] -DIRECTION OUTPUT -pinname 129 -fixed no
set_io PWM\[7\] -DIRECTION OUTPUT -pinname 116 -fixed no
set_io RX -DIRECTION INPUT -pinname 82 -fixed no
set_io SPI_0_CLK_F2M -DIRECTION INPUT -pinname 89 -fixed no
set_io SPI_0_CLK_M2F -DIRECTION OUTPUT -pinname 103 -fixed no
set_io SPI_0_DI_F2M -DIRECTION INPUT -pinname 102 -fixed no
set_io SPI_0_DO_M2F -DIRECTION OUTPUT -pinname 130 -fixed no
set_io SPI_0_SS0_F2M -DIRECTION INPUT -pinname 101 -fixed no
set_io SPI_0_SS0_M2F -DIRECTION OUTPUT -pinname 131 -fixed no
set_io SPI_0_SS0_M2F_OE -DIRECTION OUTPUT -pinname 112 -fixed no
set_io SPI_0_SS1_M2F -DIRECTION OUTPUT -pinname 111 -fixed no
set_io SPI_0_SS2_M2F -DIRECTION OUTPUT -pinname 137 -fixed no
set_io SPI_0_SS3_M2F -DIRECTION OUTPUT -pinname 100 -fixed no
set_io SPI_0_SS4_M2F -DIRECTION OUTPUT -pinname 134 -fixed no
set_io TX -DIRECTION OUTPUT -pinname 83 -fixed no

#
# Core cell constraints
#

set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0_0 -fixed no 367 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[109\] -fixed no 373 46
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0 -fixed no 303 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[98\] -fixed no 375 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer\[3\] -fixed no 283 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[1\] -fixed no 366 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[5\] -fixed no 342 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[1\] -fixed no 363 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[78\] -fixed no 353 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[3\] -fixed no 354 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un7_psel_0_a2 -fixed no 352 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[123\] -fixed no 388 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.rx_byte_xhdl5_2\[7\] -fixed no 307 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO\[7\] -fixed no 325 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[12\] -fixed no 357 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[60\] -fixed no 354 34
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4 -fixed no 331 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7 -fixed no 303 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[44\] -fixed no 345 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m70 -fixed no 348 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer\[0\] -fixed no 282 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[93\] -fixed no 351 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[92\] -fixed no 357 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un3_psel_0_a2_RNIGBKF -fixed no 341 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[108\] -fixed no 373 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_m2_0\[0\] -fixed no 345 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[7\] -fixed no 368 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[3\] -fixed no 321 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un3_psel_0_a2 -fixed no 361 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[52\] -fixed no 336 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[10\] -fixed no 334 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un9_psel_0_o2 -fixed no 352 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int -fixed no 305 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81 -fixed no 315 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[104\] -fixed no 391 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_0 -fixed no 354 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[117\] -fixed no 393 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[11\] -fixed no 318 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer\[2\] -fixed no 287 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[3\] -fixed no 264 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[80\] -fixed no 358 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[8\] -fixed no 288 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[98\] -fixed no 379 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[14\] -fixed no 320 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_neg_7_iv_i\[0\] -fixed no 386 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[121\] -fixed no 391 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2 -fixed no 269 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[24\] -fixed no 321 52
set_location SF2_MSS_sys_sb_0/OR3_1 -fixed no 347 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[50\] -fixed no 320 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2 -fixed no 324 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_2L1_0 -fixed no 351 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[10\] -fixed no 308 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[5\] -fixed no 349 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.CO1 -fixed no 330 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[75\] -fixed no 341 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[5\] -fixed no 363 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 301 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[4\] -fixed no 311 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[2\] -fixed no 333 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a5_1_3 -fixed no 330 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed no 304 69
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_8 -fixed no 391 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1\[3\] -fixed no 356 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[6\] -fixed no 392 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[13\] -fixed no 313 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNIIORO\[3\] -fixed no 290 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[13\] -fixed no 313 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[6\] -fixed no 392 76
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.un98_baud_clock_RNI6QLG -fixed no 335 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_a2\[1\] -fixed no 371 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[2\] -fixed no 350 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[77\] -fixed no 340 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[95\] -fixed no 363 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[34\] -fixed no 371 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[59\] -fixed no 337 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4 -fixed no 333 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[73\] -fixed no 347 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GPOUT.GPIO_OUT_i_1\[0\] -fixed no 373 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83 -fixed no 323 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[28\] -fixed no 333 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[12\] -fixed no 339 49
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_1 -fixed no 383 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter\[3\] -fixed no 326 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[5\] -fixed no 388 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[4\] -fixed no 284 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[12\] -fixed no 292 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5\[3\] -fixed no 337 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[2\] -fixed no 348 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[0\] -fixed no 349 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[11\] -fixed no 324 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[45\] -fixed no 349 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.un98_baud_clock -fixed no 308 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[8\] -fixed no 297 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[93\] -fixed no 365 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[0\] -fixed no 391 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[0\] -fixed no 307 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[0\] -fixed no 332 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_neg_2_sqmuxa_1_i -fixed no 381 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un9_psel_0_a2 -fixed no 350 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[3\] -fixed no 366 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0\[6\] -fixed no 364 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2\[5\] -fixed no 314 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_2 -fixed no 377 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[37\] -fixed no 315 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[0\] -fixed no 266 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[0\] -fixed no 381 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer\[2\] -fixed no 329 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.rx_parity_calc_1 -fixed no 321 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2 -fixed no 364 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[4\] -fixed no 368 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[25\] -fixed no 331 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[125\] -fixed no 384 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter\[2\] -fixed no 288 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[25\] -fixed no 330 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[1\] -fixed no 301 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit.un30_baud_clock_0_a4 -fixed no 323 75
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[4\] -fixed no 305 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[0\] -fixed no 360 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[0\] -fixed no 303 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m104_e -fixed no 381 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/GEN_BITS.2.APB_32.edge_pos_31_iv_i\[2\] -fixed no 395 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_1\[2\] -fixed no 393 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[2\] -fixed no 316 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_0\[6\] -fixed no 358 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_0_RNIMHJO -fixed no 377 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[80\] -fixed no 348 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0\[0\] -fixed no 327 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[0\] -fixed no 389 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[125\] -fixed no 385 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[121\] -fixed no 390 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2 -fixed no 394 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[3\] -fixed no 310 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[1\] -fixed no 312 76
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m17 -fixed no 395 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM\[1\] -fixed no 333 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m13 -fixed no 394 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[4\] -fixed no 362 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter\[1\] -fixed no 297 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_0\[2\] -fixed no 348 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[23\] -fixed no 339 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[8\] -fixed no 292 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[1\] -fixed no 266 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2 -fixed no 314 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[67\] -fixed no 389 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[3\] -fixed no 342 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un99_fixed_config_0_x3 -fixed no 380 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNIJA982_0 -fixed no 348 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[11\] -fixed no 335 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[4\] -fixed no 265 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[66\] -fixed no 359 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\] -fixed no 312 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2\[7\] -fixed no 323 60
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 281 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[32\] -fixed no 305 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[89\] -fixed no 345 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa -fixed no 331 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[4\] -fixed no 270 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[6\] -fixed no 371 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[87\] -fixed no 360 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[1\] -fixed no 363 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[5\] -fixed no 328 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed no 301 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0\[1\] -fixed no 345 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[6\] -fixed no 343 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[2\] -fixed no 328 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[6\] -fixed no 295 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m8 -fixed no 323 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[1\] -fixed no 383 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1 -fixed no 332 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter\[2\] -fixed no 335 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[86\] -fixed no 393 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[69\] -fixed no 375 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse -fixed no 267 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[2\] -fixed no 388 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[94\] -fixed no 351 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[8\] -fixed no 390 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[7\] -fixed no 291 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[3\] -fixed no 359 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[5\] -fixed no 323 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[123\] -fixed no 387 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[4\] -fixed no 330 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[117\] -fixed no 394 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/GEN_BITS.2.APB_32.edge_both_31_iv_i\[2\] -fixed no 386 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[7\] -fixed no 346 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[41\] -fixed no 343 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[58\] -fixed no 362 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2\[3\] -fixed no 340 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i -fixed no 291 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[46\] -fixed no 339 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[89\] -fixed no 366 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[122\] -fixed no 393 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[11\] -fixed no 315 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNIJA982_2 -fixed no 356 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM\[2\] -fixed no 296 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5\[1\] -fixed no 341 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[7\] -fixed no 327 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_0\[4\] -fixed no 353 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed no 269 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5\[6\] -fixed no 330 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[12\] -fixed no 356 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[15\] -fixed no 300 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[3\] -fixed no 362 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[53\] -fixed no 325 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[52\] -fixed no 340 34
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[4\] -fixed no 355 42
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7 -fixed no 220 54
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[7\] -fixed no 360 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.rx_parity_calc_3_u -fixed no 316 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/GEN_BITS.2.APB_32.edge_neg_31_iv_i\[2\] -fixed no 394 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[6\] -fixed no 311 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_1\[1\] -fixed no 363 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[7\] -fixed no 322 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[26\] -fixed no 316 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[1\] -fixed no 369 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg -fixed no 347 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98 -fixed no 316 75
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_1\[0\] -fixed no 318 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_2 -fixed no 358 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa -fixed no 344 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[115\] -fixed no 348 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[0\] -fixed no 317 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[70\] -fixed no 391 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[4\] -fixed no 371 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[2\] -fixed no 355 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[1\] -fixed no 329 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[6\] -fixed no 330 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m92_am -fixed no 385 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[14\] -fixed no 318 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[4\] -fixed no 311 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[2\] -fixed no 321 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[2\] -fixed no 385 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns\[0\] -fixed no 270 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2\[4\] -fixed no 336 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[111\] -fixed no 395 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err_xhdl2_9_iv -fixed no 324 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[51\] -fixed no 327 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[3\] -fixed no 358 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[4\] -fixed no 344 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[40\] -fixed no 319 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 272 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14\[0\] -fixed no 309 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[17\] -fixed no 326 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[14\] -fixed no 321 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM\[3\] -fixed no 331 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[119\] -fixed no 391 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[2\] -fixed no 264 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2 -fixed no 271 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq.un13_psel -fixed no 335 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[6\] -fixed no 378 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_neg_19_iv_i\[1\] -fixed no 360 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[3\] -fixed no 391 75
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_xhdl6_7_iv -fixed no 334 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116 -fixed no 274 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[79\] -fixed no 371 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_0\[5\] -fixed no 354 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2 -fixed no 371 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un11_psel_0_a2_RNIP5CK -fixed no 345 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[5\] -fixed no 361 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[95\] -fixed no 349 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_a1_1\[2\] -fixed no 361 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO\[0\] -fixed no 307 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[6\] -fixed no 319 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[0\] -fixed no 275 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118 -fixed no 268 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0\[6\] -fixed no 328 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[5\] -fixed no 314 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[3\] -fixed no 327 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[5\] -fixed no 294 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[30\] -fixed no 325 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 274 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[67\] -fixed no 390 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m29_1 -fixed no 384 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[0\] -fixed no 280 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[5\] -fixed no 314 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[2\] -fixed no 376 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[7\] -fixed no 307 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[88\] -fixed no 383 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[3\] -fixed no 342 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0 -fixed no 350 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[14\] -fixed no 329 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/N_124_mux_i -fixed no 368 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_pos_7_iv_i\[0\] -fixed no 395 75
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[0\] -fixed no 366 64
set_location SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 280 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.CO0 -fixed no 346 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed no 302 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[4\] -fixed no 344 49
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_a0_1\[2\] -fixed no 371 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[1\] -fixed no 311 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq.un3_psel_1 -fixed no 365 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[113\] -fixed no 384 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14\[7\] -fixed no 306 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM\[2\] -fixed no 329 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM\[1\] -fixed no 297 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[6\] -fixed no 346 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_GPOUT.GPIO_OUT_i_3\[1\] -fixed no 364 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[0\] -fixed no 353 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[50\] -fixed no 322 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[39\] -fixed no 331 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0\[4\] -fixed no 352 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_both_19_iv_i\[1\] -fixed no 364 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[112\] -fixed no 386 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[83\] -fixed no 388 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[5\] -fixed no 362 42
set_location SF2_MSS_sys_sb_0/OR3_0 -fixed no 345 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[11\] -fixed no 344 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[82\] -fixed no 374 37
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 281 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[9\] -fixed no 302 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[7\] -fixed no 295 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[13\] -fixed no 320 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2 -fixed no 359 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a2_1\[0\] -fixed no 370 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3 -fixed no 318 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[120\] -fixed no 392 52
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO -fixed no 379 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[1\] -fixed no 281 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO -fixed no 343 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[2\] -fixed no 291 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[6\] -fixed no 354 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[2\] -fixed no 350 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa -fixed no 325 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[6\] -fixed no 328 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14\[3\] -fixed no 310 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM\[0\] -fixed no 324 72
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a5_1_1 -fixed no 350 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[5\] -fixed no 377 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[9\] -fixed no 316 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m96 -fixed no 392 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[6\] -fixed no 340 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.un6_psel -fixed no 382 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[116\] -fixed no 352 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[6\] -fixed no 369 36
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6 -fixed no 359 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[4\] -fixed no 337 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[5\] -fixed no 361 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[1\] -fixed no 301 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_0\[4\] -fixed no 350 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[5\] -fixed no 395 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[0\] -fixed no 307 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM\[2\] -fixed no 335 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_0_0\[3\] -fixed no 332 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[7\] -fixed no 382 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[2\] -fixed no 272 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[68\] -fixed no 350 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc -fixed no 316 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[8\] -fixed no 325 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2_0\[0\] -fixed no 362 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[4\] -fixed no 293 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[41\] -fixed no 341 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[10\] -fixed no 332 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[8\] -fixed no 327 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[7\] -fixed no 381 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[6\] -fixed no 389 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns\[5\] -fixed no 269 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[0\] -fixed no 385 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[8\] -fixed no 345 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed no 268 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[88\] -fixed no 372 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc.tx_parity_4 -fixed no 274 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[10\] -fixed no 338 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[4\] -fixed no 336 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_GPOUT.GPIO_OUT_i_5\[2\] -fixed no 380 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[7\] -fixed no 296 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_0_a4_1_1 -fixed no 370 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[96\] -fixed no 359 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[6\] -fixed no 352 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[21\] -fixed no 314 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_0_o3_1 -fixed no 347 39
set_location SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 291 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[5\] -fixed no 285 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_9_3_1_1\[7\] -fixed no 320 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[9\] -fixed no 289 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state\[1\] -fixed no 320 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_RNI4EQ1 -fixed no 346 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[104\] -fixed no 390 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[65\] -fixed no 380 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8 -fixed no 302 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[54\] -fixed no 316 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[13\] -fixed no 387 39
set_location SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select -fixed no 278 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[78\] -fixed no 340 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[108\] -fixed no 365 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2\[1\] -fixed no 323 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update -fixed no 367 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_37_i -fixed no 383 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14\[5\] -fixed no 313 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[118\] -fixed no 394 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[12\] -fixed no 306 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold -fixed no 343 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[31\] -fixed no 327 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[47\] -fixed no 369 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[114\] -fixed no 388 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[15\] -fixed no 295 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[1\] -fixed no 336 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer\[1\] -fixed no 293 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.un92_baud_clock -fixed no 305 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[85\] -fixed no 381 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[127\] -fixed no 385 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5\[4\] -fixed no 339 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[46\] -fixed no 370 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[106\] -fixed no 392 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[73\] -fixed no 347 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIVU951 -fixed no 317 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns\[4\] -fixed no 272 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1 -fixed no 321 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM\[0\] -fixed no 298 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[72\] -fixed no 373 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_sn_m1 -fixed no 337 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1_1\[1\] -fixed no 350 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[63\] -fixed no 321 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i -fixed no 336 69
set_location SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 275 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[10\] -fixed no 343 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1 -fixed no 328 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty -fixed no 336 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[110\] -fixed no 387 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_pos_19_iv_i\[1\] -fixed no 365 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[5\] -fixed no 389 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[100\] -fixed no 359 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3\[3\] -fixed no 339 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_a2\[14\] -fixed no 328 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[49\] -fixed no 312 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_9_2\[7\] -fixed no 332 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[6\] -fixed no 347 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 303 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[38\] -fixed no 313 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[3\] -fixed no 338 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[9\] -fixed no 392 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[83\] -fixed no 387 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_RNO_0\[6\] -fixed no 368 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_temp_xhdl6 -fixed no 289 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[12\] -fixed no 310 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_a2_0\[2\] -fixed no 366 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2_N_2L1 -fixed no 338 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_a0\[2\] -fixed no 369 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[60\] -fixed no 355 34
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST -fixed no 219 54
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[9\] -fixed no 322 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_a0_0\[3\] -fixed no 337 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[19\] -fixed no 313 52
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_7 -fixed no 356 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[33\] -fixed no 320 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[74\] -fixed no 352 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[57\] -fixed no 342 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[32\] -fixed no 319 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_38_i -fixed no 374 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx -fixed no 327 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[30\] -fixed no 324 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[2\] -fixed no 355 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m22_0 -fixed no 376 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14\[6\] -fixed no 319 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un61_fixed_config_0_a2 -fixed no 379 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[56\] -fixed no 314 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[8\] -fixed no 335 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[1\] -fixed no 334 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_a0_0\[2\] -fixed no 365 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[2\] -fixed no 384 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[15\] -fixed no 306 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_0 -fixed no 386 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2\[1\] -fixed no 266 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_0\[7\] -fixed no 344 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_i_RNO -fixed no 271 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[55\] -fixed no 334 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[2\] -fixed no 270 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[5\] -fixed no 314 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2 -fixed no 392 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[12\] -fixed no 310 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state\[0\] -fixed no 319 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[3\] -fixed no 389 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2 -fixed no 312 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4 -fixed no 313 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq.un13_psel_0 -fixed no 328 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5\[0\] -fixed no 326 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un7_psel_3_0_o2 -fixed no 349 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[69\] -fixed no 354 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[6\] -fixed no 370 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_a3_0\[2\] -fixed no 339 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[0\] -fixed no 327 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[0\] -fixed no 386 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[94\] -fixed no 370 37
set_location SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 313 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[59\] -fixed no 336 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[84\] -fixed no 351 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[15\] -fixed no 322 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.CO0 -fixed no 284 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[8\] -fixed no 289 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[5\] -fixed no 271 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[2\] -fixed no 323 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[5\] -fixed no 343 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0\[0\] -fixed no 354 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[1\] -fixed no 381 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[0\] -fixed no 390 76
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer\[3\] -fixed no 331 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1 -fixed no 370 64
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3 -fixed no 351 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_0_a3 -fixed no 355 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNINM951 -fixed no 314 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer\[1\] -fixed no 341 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[107\] -fixed no 371 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[1\] -fixed no 362 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_39_i -fixed no 329 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2_RNIJ4F11\[0\] -fixed no 365 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[6\] -fixed no 333 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[5\] -fixed no 306 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[10\] -fixed no 324 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m99 -fixed no 376 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[0\] -fixed no 386 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_1\[5\] -fixed no 353 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write.un1_csn_i_0 -fixed no 327 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[3\] -fixed no 337 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[2\] -fixed no 325 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_pos_2_sqmuxa_2_i -fixed no 384 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2_RNIK5F11\[1\] -fixed no 380 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0 -fixed no 364 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[8\] -fixed no 390 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[17\] -fixed no 329 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[6\] -fixed no 321 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIQRFJ -fixed no 370 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns\[2\] -fixed no 270 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0_RNO -fixed no 311 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99 -fixed no 321 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_41_i -fixed no 326 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[11\] -fixed no 300 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[16\] -fixed no 333 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_0 -fixed no 363 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5\[7\] -fixed no 346 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[91\] -fixed no 352 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[3\] -fixed no 341 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_1\[6\] -fixed no 357 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[4\] -fixed no 395 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[24\] -fixed no 306 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[0\] -fixed no 395 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[102\] -fixed no 387 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[1\] -fixed no 360 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[7\] -fixed no 368 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq.un5_psel_0 -fixed no 326 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_RNO_0\[4\] -fixed no 363 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_o2\[1\] -fixed no 314 75
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[1\] -fixed no 365 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[7\] -fixed no 392 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[126\] -fixed no 385 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[19\] -fixed no 357 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[3\] -fixed no 321 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[72\] -fixed no 377 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2\[6\] -fixed no 316 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[4\] -fixed no 369 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[3\] -fixed no 309 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2 -fixed no 365 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[3\] -fixed no 310 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[4\] -fixed no 376 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.un6_psel_RNI5R2A3_0 -fixed no 390 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[1\] -fixed no 314 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i -fixed no 343 72
set_location ip_interface_inst -fixed no 191 0
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[2\] -fixed no 310 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[9\] -fixed no 340 49
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNILK951 -fixed no 326 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[6\] -fixed no 388 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[85\] -fixed no 382 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m101 -fixed no 375 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[15\] -fixed no 303 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[12\] -fixed no 304 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[92\] -fixed no 367 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[56\] -fixed no 332 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[2\] -fixed no 325 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[3\] -fixed no 359 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[18\] -fixed no 329 46
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0\[4\] -fixed no 344 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[11\] -fixed no 314 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty -fixed no 334 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.CO1 -fixed no 292 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1\[2\] -fixed no 351 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg -fixed no 326 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[4\] -fixed no 320 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[74\] -fixed no 361 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[2\] -fixed no 333 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[4\] -fixed no 266 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[9\] -fixed no 300 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m98 -fixed no 378 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\] -fixed no 320 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[103\] -fixed no 386 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[48\] -fixed no 337 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2 -fixed no 320 75
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2 -fixed no 363 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[3\] -fixed no 273 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[11\] -fixed no 315 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[2\] -fixed no 393 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m97 -fixed no 374 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[13\] -fixed no 349 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[7\] -fixed no 381 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[12\] -fixed no 341 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[2\] -fixed no 308 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m93 -fixed no 384 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[37\] -fixed no 326 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[68\] -fixed no 339 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1_RNI4QUN -fixed no 349 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[2\] -fixed no 324 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 306 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[128\] -fixed no 391 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[13\] -fixed no 386 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[3\] -fixed no 332 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2 -fixed no 366 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI3V6L -fixed no 290 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[4\] -fixed no 336 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[13\] -fixed no 304 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_a2_0\[2\] -fixed no 385 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.CO0 -fixed no 286 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[3\] -fixed no 302 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[36\] -fixed no 363 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[124\] -fixed no 395 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[5\] -fixed no 275 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.un8_baud_clock_int -fixed no 266 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[8\] -fixed no 317 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[101\] -fixed no 386 46
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[0\] -fixed no 373 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3\[1\] -fixed no 339 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[63\] -fixed no 317 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[22\] -fixed no 351 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1 -fixed no 315 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[62\] -fixed no 349 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[7\] -fixed no 329 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_RNIV2OL\[2\] -fixed no 322 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[34\] -fixed no 318 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2 -fixed no 317 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_2L1_1 -fixed no 341 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[3\] -fixed no 351 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[5\] -fixed no 391 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[39\] -fixed no 365 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[45\] -fixed no 367 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[0\] -fixed no 336 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed no 272 72
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a5_2_4 -fixed no 362 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[7\] -fixed no 340 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[5\] -fixed no 346 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[0\] -fixed no 303 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m92_am_1_0 -fixed no 387 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[58\] -fixed no 354 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[2\] -fixed no 313 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[9\] -fixed no 338 49
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNITS951 -fixed no 328 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNIMUQF3 -fixed no 331 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[3\] -fixed no 367 82
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4 -fixed no 382 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[43\] -fixed no 342 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_1\[3\] -fixed no 321 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[0\] -fixed no 289 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[2\] -fixed no 395 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[75\] -fixed no 338 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[5\] -fixed no 390 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[8\] -fixed no 315 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa -fixed no 320 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[86\] -fixed no 394 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[47\] -fixed no 359 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[5\] -fixed no 365 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i\[2\] -fixed no 387 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[1\] -fixed no 374 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16_RNIIM512\[1\] -fixed no 383 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[6\] -fixed no 329 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer\[0\] -fixed no 345 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter\[0\] -fixed no 324 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[3\] -fixed no 330 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[1\] -fixed no 369 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[6\] -fixed no 378 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa -fixed no 367 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM\[2\] -fixed no 279 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2 -fixed no 370 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m29_3_1 -fixed no 389 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[10\] -fixed no 296 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[0\] -fixed no 380 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[119\] -fixed no 390 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[55\] -fixed no 330 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[5\] -fixed no 312 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI517L -fixed no 323 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[1\] -fixed no 312 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[1\] -fixed no 269 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[1\] -fixed no 334 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[27\] -fixed no 317 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2 -fixed no 366 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0 -fixed no 328 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[5\] -fixed no 336 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write -fixed no 340 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[6\] -fixed no 361 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 268 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 267 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[7\] -fixed no 294 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[5\] -fixed no 353 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[105\] -fixed no 389 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[5\] -fixed no 369 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[18\] -fixed no 354 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[0\] -fixed no 356 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[35\] -fixed no 335 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[9\] -fixed no 395 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0 -fixed no 342 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_bm_RNIN49M9 -fixed no 361 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_neg_2_sqmuxa_i -fixed no 374 75
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2\[3\] -fixed no 273 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m10 -fixed no 322 75
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6 -fixed no 329 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16_RNIFJ512\[0\] -fixed no 366 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[53\] -fixed no 324 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_60\[2\] -fixed no 375 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[3\] -fixed no 268 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1 -fixed no 304 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[105\] -fixed no 383 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[9\] -fixed no 309 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_both_7_iv_i\[0\] -fixed no 390 75
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m66 -fixed no 379 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2 -fixed no 330 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[101\] -fixed no 376 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[1\] -fixed no 330 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[51\] -fixed no 328 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[7\] -fixed no 325 64
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1 -fixed no 365 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un81_fixed_config_0_a2 -fixed no 377 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.CO1 -fixed no 337 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0\[7\] -fixed no 329 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a5_2 -fixed no 358 57
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1 -fixed no 218 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 267 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[6\] -fixed no 389 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[1\] -fixed no 300 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[1\] -fixed no 318 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[2\] -fixed no 278 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_xhdl6_7_iv_i_0 -fixed no 329 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m14 -fixed no 316 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[8\] -fixed no 333 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_RNO\[5\] -fixed no 360 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state\[0\] -fixed no 338 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3\[5\] -fixed no 273 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2\[3\] -fixed no 274 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[7\] -fixed no 317 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[15\] -fixed no 343 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1\[4\] -fixed no 316 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[11\] -fixed no 319 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[15\] -fixed no 329 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un4_pwm_enable_reg -fixed no 326 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[1\] -fixed no 369 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[2\] -fixed no 386 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m100 -fixed no 376 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNIJA982_1 -fixed no 355 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[1\] -fixed no 353 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa -fixed no 318 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[5\] -fixed no 366 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_a0_1\[3\] -fixed no 336 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/N_38_0_i -fixed no 393 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_1 -fixed no 387 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[6\] -fixed no 371 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[2\] -fixed no 324 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[2\] -fixed no 346 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer\[3\] -fixed no 327 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[14\] -fixed no 342 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[76\] -fixed no 346 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[4\] -fixed no 366 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[14\] -fixed no 326 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[10\] -fixed no 301 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed no 303 69
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2 -fixed no 352 57
set_location SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 296 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m22 -fixed no 372 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[103\] -fixed no 391 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[13\] -fixed no 353 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[71\] -fixed no 362 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed no 264 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[1\] -fixed no 371 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14\[4\] -fixed no 320 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_36_i -fixed no 374 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[102\] -fixed no 381 46
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_0\[5\] -fixed no 354 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10 -fixed no 363 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed no 317 75
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[1\] -fixed no 334 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[38\] -fixed no 322 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[64\] -fixed no 311 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[64\] -fixed no 346 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[0\] -fixed no 271 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a5_2_5 -fixed no 360 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[110\] -fixed no 384 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[15\] -fixed no 316 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[91\] -fixed no 366 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[2\] -fixed no 304 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[10\] -fixed no 299 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97 -fixed no 312 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[3\] -fixed no 332 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a2_0_0\[0\] -fixed no 356 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[1\] -fixed no 271 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[36\] -fixed no 337 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2 -fixed no 367 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un17_prescale_cnt_0_I_21_RNI2HJK -fixed no 308 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[84\] -fixed no 370 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un3_psel_0_a2_RNIENPC -fixed no 346 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m17_0 -fixed no 393 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[9\] -fixed no 298 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_0_o4_0 -fixed no 361 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[8\] -fixed no 317 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[2\] -fixed no 325 61
set_location SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 272 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer\[0\] -fixed no 336 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[81\] -fixed no 385 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM\[1\] -fixed no 293 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[0\] -fixed no 315 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_0_o4 -fixed no 367 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14\[1\] -fixed no 318 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[6\] -fixed no 321 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_1 -fixed no 371 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a5_1 -fixed no 351 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0 -fixed no 265 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[5\] -fixed no 267 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[15\] -fixed no 335 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82 -fixed no 314 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[35\] -fixed no 329 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[40\] -fixed no 323 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[70\] -fixed no 386 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_0\[6\] -fixed no 358 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[3\] -fixed no 338 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[7\] -fixed no 358 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[1\] -fixed no 380 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_2L1 -fixed no 357 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[7\] -fixed no 264 73
set_location SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 396 92
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[97\] -fixed no 391 46
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer\[1\] -fixed no 294 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[7\] -fixed no 394 76
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[2\] -fixed no 331 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[3\] -fixed no 302 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM\[1\] -fixed no 342 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[15\] -fixed no 347 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i -fixed no 344 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[8\] -fixed no 379 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[21\] -fixed no 345 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[7\] -fixed no 392 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow -fixed no 338 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[5\] -fixed no 341 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[20\] -fixed no 335 52
set_location SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 318 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[5\] -fixed no 373 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[33\] -fixed no 321 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[90\] -fixed no 364 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1\[5\] -fixed no 349 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[49\] -fixed no 323 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[6\] -fixed no 253 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[1\] -fixed no 379 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state\[1\] -fixed no 339 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m29_3 -fixed no 386 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNI6SU31\[0\] -fixed no 302 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/N_36_0_i -fixed no 375 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[65\] -fixed no 395 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[3\] -fixed no 359 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_48\[1\] -fixed no 369 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[1\] -fixed no 375 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM\[3\] -fixed no 326 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1\[1\] -fixed no 312 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0\[3\] -fixed no 338 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[2\] -fixed no 368 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1\[3\] -fixed no 319 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[1\] -fixed no 347 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[3\] -fixed no 384 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[10\] -fixed no 305 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[62\] -fixed no 348 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1\[7\] -fixed no 252 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[3\] -fixed no 387 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[2\] -fixed no 355 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[29\] -fixed no 333 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[3\] -fixed no 353 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[14\] -fixed no 305 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.un6_psel_RNI5R2A3 -fixed no 385 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[6\] -fixed no 270 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int -fixed no 345 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int -fixed no 313 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[0\] -fixed no 326 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[7\] -fixed no 332 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[7\] -fixed no 323 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[0\] -fixed no 368 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[5\] -fixed no 347 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[100\] -fixed no 353 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[2\] -fixed no 322 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[7\] -fixed no 380 42
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIRQ951 -fixed no 312 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[1\] -fixed no 341 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[82\] -fixed no 378 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[12\] -fixed no 319 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[0\] -fixed no 315 76
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[112\] -fixed no 389 46
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m92_bm -fixed no 389 75
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_pos_2_sqmuxa_1_i -fixed no 381 75
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[2\] -fixed no 375 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17 -fixed no 347 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa -fixed no 344 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[20\] -fixed no 332 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[11\] -fixed no 291 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2_0\[1\] -fixed no 371 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[3\] -fixed no 283 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1 -fixed no 327 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed no 306 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[2\] -fixed no 304 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[1\] -fixed no 308 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[71\] -fixed no 363 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[3\] -fixed no 292 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[12\] -fixed no 301 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[3\] -fixed no 276 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer\[2\] -fixed no 328 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1\[0\] -fixed no 317 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIR27O\[4\] -fixed no 271 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0\[2\] -fixed no 358 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_RNO\[4\] -fixed no 370 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_RNIOAVG1\[2\] -fixed no 325 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer\[2\] -fixed no 276 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[4\] -fixed no 316 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[4\] -fixed no 339 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_i_0 -fixed no 309 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIPO951 -fixed no 309 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_i -fixed no 269 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1 -fixed no 317 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[1\] -fixed no 356 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed no 265 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2 -fixed no 339 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[13\] -fixed no 293 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[3\] -fixed no 265 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2 -fixed no 313 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2 -fixed no 353 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity -fixed no 274 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a3_0 -fixed no 326 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_neg_2_sqmuxa_2_i -fixed no 374 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[6\] -fixed no 350 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_RNO\[2\] -fixed no 357 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un11_psel_0_a2 -fixed no 354 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[2\] -fixed no 331 64
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0 -fixed no 376 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un7_psel_0_a2_2 -fixed no 353 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0\[5\] -fixed no 348 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[16\] -fixed no 334 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter\[3\] -fixed no 289 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[14\] -fixed no 294 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[4\] -fixed no 339 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 304 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[6\] -fixed no 286 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[2\] -fixed no 309 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold -fixed no 277 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[31\] -fixed no 328 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[2\] -fixed no 361 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[113\] -fixed no 385 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[0\] -fixed no 368 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a3 -fixed no 325 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[6\] -fixed no 313 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[124\] -fixed no 372 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[5\] -fixed no 392 36
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5 -fixed no 360 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_40_i -fixed no 333 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[128\] -fixed no 390 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1.SUM\[3\] -fixed no 288 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_both_2_sqmuxa_i -fixed no 372 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[66\] -fixed no 379 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[77\] -fixed no 353 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[8\] -fixed no 288 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[7\] -fixed no 324 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer\[1\] -fixed no 342 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write.un1_csn -fixed no 335 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_121_i -fixed no 345 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[0\] -fixed no 344 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[107\] -fixed no 385 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[48\] -fixed no 344 31
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa -fixed no 318 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[76\] -fixed no 358 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2 -fixed no 359 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[111\] -fixed no 386 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[126\] -fixed no 384 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0\[5\] -fixed no 347 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed no 264 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[2\] -fixed no 269 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO\[6\] -fixed no 329 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[1\] -fixed no 347 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117 -fixed no 272 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g1_2 -fixed no 340 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[0\] -fixed no 348 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5\[5\] -fixed no 343 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_1 -fixed no 349 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.N_122_i -fixed no 285 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[6\] -fixed no 316 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_both_2_sqmuxa_2_i -fixed no 373 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[97\] -fixed no 393 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2 -fixed no 355 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3 -fixed no 357 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[43\] -fixed no 336 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[90\] -fixed no 357 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[42\] -fixed no 355 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[79\] -fixed no 364 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[28\] -fixed no 334 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_both_2_sqmuxa_1_i -fixed no 372 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[120\] -fixed no 389 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2\[0\] -fixed no 338 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[7\] -fixed no 322 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[7\] -fixed no 298 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNIJA982 -fixed no 357 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[96\] -fixed no 362 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i\[1\] -fixed no 367 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_bm_RNIEJ5RF -fixed no 362 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[6\] -fixed no 368 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.N_123_i -fixed no 282 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNICLT81\[0\] -fixed no 275 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1\[6\] -fixed no 359 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[0\] -fixed no 393 76
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[1\] -fixed no 290 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_3 -fixed no 368 36
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[6\] -fixed no 353 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[5\] -fixed no 377 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_0_bm -fixed no 366 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[6\] -fixed no 267 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[7\] -fixed no 347 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5 -fixed no 325 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[8\] -fixed no 293 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[7\] -fixed no 287 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2 -fixed no 322 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[11\] -fixed no 334 39
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[2\] -fixed no 368 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[23\] -fixed no 315 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[1\] -fixed no 364 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/m25 -fixed no 378 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[1\] -fixed no 265 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\] -fixed no 319 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2\[0\] -fixed no 312 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[22\] -fixed no 328 46
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_bm -fixed no 362 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[99\] -fixed no 357 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2 -fixed no 367 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[44\] -fixed no 361 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[99\] -fixed no 356 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[0\] -fixed no 315 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[14\] -fixed no 330 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_RNO_0\[2\] -fixed no 359 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[57\] -fixed no 343 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G2.1.prescale_reg7 -fixed no 309 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1\[4\] -fixed no 357 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[0\] -fixed no 273 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[13\] -fixed no 302 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[109\] -fixed no 375 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[10\] -fixed no 317 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2_N_3L3 -fixed no 343 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_RNO\[6\] -fixed no 367 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[1\] -fixed no 341 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[27\] -fixed no 336 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock -fixed no 268 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m5_bm_RNIJKUGA -fixed no 363 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0\[3\] -fixed no 313 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[14\] -fixed no 331 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i -fixed no 326 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer\[0\] -fixed no 285 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[0\] -fixed no 332 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[26\] -fixed no 342 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[4\] -fixed no 305 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[7\] -fixed no 314 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2 -fixed no 389 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i -fixed no 337 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_32_i -fixed no 374 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[114\] -fixed no 387 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer\[3\] -fixed no 286 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[4\] -fixed no 326 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[127\] -fixed no 384 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[118\] -fixed no 393 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[3\] -fixed no 334 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNO -fixed no 391 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[29\] -fixed no 348 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[8\] -fixed no 289 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[1\] -fixed no 345 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96 -fixed no 315 75
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_1\[4\] -fixed no 351 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_a2_0\[1\] -fixed no 369 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1 -fixed no 362 45
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[54\] -fixed no 312 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3 -fixed no 334 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1 -fixed no 300 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[115\] -fixed no 349 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[7\] -fixed no 394 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[4\] -fixed no 337 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0 -fixed no 370 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter\[0\] -fixed no 298 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed no 319 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq.un5_psel -fixed no 344 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[116\] -fixed no 351 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_9_3\[7\] -fixed no 313 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[15\] -fixed no 301 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[10\] -fixed no 290 49
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_1 -fixed no 367 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[11\] -fixed no 337 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[9\] -fixed no 307 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[1\] -fixed no 346 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[3\] -fixed no 337 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3 -fixed no 273 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[4\] -fixed no 326 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_RNO_0\[5\] -fixed no 361 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1\[7\] -fixed no 324 39
set_location SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state -fixed no 280 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed no 319 75
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[122\] -fixed no 394 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[61\] -fixed no 348 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[12\] -fixed no 303 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg\[3\] -fixed no 319 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0 -fixed no 292 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter\[1\] -fixed no 333 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[106\] -fixed no 388 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[3\] -fixed no 363 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[1\] -fixed no 345 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_0_sqmuxa -fixed no 299 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[4\] -fixed no 335 33
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0\[2\] -fixed no 360 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[42\] -fixed no 368 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[61\] -fixed no 360 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_a2\[2\] -fixed no 391 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1\[0\] -fixed no 309 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[6\] -fixed no 372 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/edge_pos_2_sqmuxa_i -fixed no 362 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[13\] -fixed no 307 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[81\] -fixed no 384 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2 -fixed no 393 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[87\] -fixed no 361 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[2\] -fixed no 282 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1.SUM\[3\] -fixed no 283 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_4_a5_0_0 -fixed no 352 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2\[3\] -fixed no 342 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0 -fixed no 386 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[0\] -fixed no 364 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNICHH71 -fixed no 324 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1.SUM\[1\] -fixed no 294 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa -fixed no 277 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.un79_baud_clock -fixed no 300 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO\[5\] -fixed no 340 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[14\] -fixed no 332 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1.CO1 -fixed no 310 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNI7L5V1\[1\] -fixed no 311 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[5\] -fixed no 340 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2 -fixed no 364 36
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 102
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0 -fixed no 336 68
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0 -fixed no 228 68
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0 -fixed no 300 68
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST -fixed no 300 104
set_location SF2_MSS_sys_sb_0/SYSRESET_POR -fixed no 396 8
set_location SF2_MSS_sys_sb_0/CCC_0/CCC_INST -fixed no 390 92
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[3\] -fixed no 351 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.8.PWM_output_generation.un280_pwm_enable_reg_1_I_1 -fixed no 372 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.6.PWM_output_generation.un201_pwm_enable_reg_1_I_1 -fixed no 384 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[13\] -fixed no 324 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[0\] -fixed no 384 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[9\] -fixed no 342 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[15\] -fixed no 342 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.7.PWM_output_generation.un259_pwm_enable_reg_0_I_1 -fixed no 297 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/sync_pulse_1_cry_0 -fixed no 279 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[11\] -fixed no 372 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.4.PWM_output_generation.un128_pwm_enable_reg_1_I_1 -fixed no 312 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[5\] -fixed no 312 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[1\] -fixed no 387 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[2\] -fixed no 387 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[14\] -fixed no 372 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[12\] -fixed no 348 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un52_pwm_enable_reg_1_I_1 -fixed no 300 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.7.PWM_output_generation.un239_pwm_enable_reg_1_I_1 -fixed no 360 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_1_I_1 -fixed no 336 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.5.PWM_output_generation.un163_pwm_enable_reg_1_I_1 -fixed no 348 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[2\] -fixed no 348 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[0\] -fixed no 384 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_1 -fixed no 312 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[10\] -fixed no 336 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[7\] -fixed no 327 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.4.PWM_output_generation.un125_pwm_enable_reg_1_I_1 -fixed no 300 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_1_I_1 -fixed no 324 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[5\] -fixed no 351 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s_274 -fixed no 279 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[4\] -fixed no 381 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[1\] -fixed no 330 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[6\] -fixed no 330 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[11\] -fixed no 333 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[10\] -fixed no 387 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[6\] -fixed no 390 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[3\] -fixed no 324 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[8\] -fixed no 342 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[13\] -fixed no 348 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un1_period_cnt_int_cry_0 -fixed no 291 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[11\] -fixed no 354 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[4\] -fixed no 393 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[14\] -fixed no 384 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[15\] -fixed no 333 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[7\] -fixed no 327 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.7.PWM_output_generation.un242_pwm_enable_reg_1_I_1 -fixed no 360 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[1\] -fixed no 354 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G2.1.un1_period_cnt_cry_0 -fixed no 291 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[5\] -fixed no 393 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[10\] -fixed no 336 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.4.PWM_output_generation.un145_pwm_enable_reg_0_I_1 -fixed no 300 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[8\] -fixed no 390 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_1 -fixed no 312 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un107_pwm_enable_reg_0_I_1 -fixed no 324 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[2\] -fixed no 357 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[0\] -fixed no 324 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_4_0_wmux -fixed no 264 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[0\] -fixed no 330 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[14\] -fixed no 327 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.5.PWM_output_generation.un183_pwm_enable_reg_0_I_1 -fixed no 336 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[9\] -fixed no 393 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_1_I_1 -fixed no 312 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[13\] -fixed no 384 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.8.PWM_output_generation.un297_pwm_enable_reg_0_I_1 -fixed no 381 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un87_pwm_enable_reg_1_I_1 -fixed no 324 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[2\] -fixed no 327 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.5.PWM_output_generation.un166_pwm_enable_reg_1_I_1 -fixed no 360 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[1\] -fixed no 378 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[6\] -fixed no 360 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[6\] -fixed no 339 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[12\] -fixed no 348 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un17_prescale_cnt_0_I_1 -fixed no 276 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.8.PWM_output_generation.un277_pwm_enable_reg_1_I_1 -fixed no 372 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.6.PWM_output_generation.un221_pwm_enable_reg_0_I_1 -fixed no 372 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[4\] -fixed no 345 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[9\] -fixed no 354 30
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIPA1D -fixed no 288 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.6.PWM_output_generation.un204_pwm_enable_reg_1_I_1 -fixed no 372 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[15\] -fixed no 390 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_cy\[0\] -fixed no 306 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[3\] -fixed no 336 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[7\] -fixed no 390 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[12\] -fixed no 384 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[7\] -fixed no 372 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[4\] -fixed no 324 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[8\] -fixed no 330 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[5\] -fixed no 393 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un90_pwm_enable_reg_1_I_1 -fixed no 312 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[7\]_CC_0 -fixed no 327 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[11\]_CC_0 -fixed no 354 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[5\]_CC_0 -fixed no 351 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1_CC_0 -fixed no 312 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[0\]_CC_0 -fixed no 384 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[2\]_CC_0 -fixed no 357 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[11\]_CC_0 -fixed no 372 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0_CC_0 -fixed no 291 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1_CC_0 -fixed no 300 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1_CC_0 -fixed no 324 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[3\]_CC_0 -fixed no 324 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1_CC_1 -fixed no 384 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[10\]_CC_0 -fixed no 387 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[7\]_CC_0 -fixed no 327 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[2\]_CC_0 -fixed no 387 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[8\]_CC_0 -fixed no 330 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1_CC_0 -fixed no 360 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[7\]_CC_0 -fixed no 372 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1_CC_0 -fixed no 348 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[0\]_CC_0 -fixed no 330 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1_CC_0 -fixed no 372 50
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIPA1D_CC_0 -fixed no 288 62
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[15\]_CC_0 -fixed no 342 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1_CC_0 -fixed no 324 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[1\]_CC_0 -fixed no 354 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0_CC_1 -fixed no 300 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[4\]_CC_0 -fixed no 381 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry_cy\[0\]_CC_0 -fixed no 306 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[5\]_CC_0 -fixed no 393 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[12\]_CC_0 -fixed no 348 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[9\]_CC_0 -fixed no 342 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[7\]_CC_0 -fixed no 390 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[6\]_CC_0 -fixed no 339 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1_CC_0 -fixed no 336 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0_CC_0 -fixed no 279 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[14\]_CC_0 -fixed no 372 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_274_CC_1 -fixed no 288 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1_CC_0 -fixed no 372 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1_CC_0 -fixed no 372 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_0 -fixed no 291 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[14\]_CC_0 -fixed no 327 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[15\]_CC_0 -fixed no 390 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[9\]_CC_0 -fixed no 354 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[6\]_CC_0 -fixed no 360 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[0\]_CC_0 -fixed no 324 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_1 -fixed no 300 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1_CC_0 -fixed no 336 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0_CC_1 -fixed no 288 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1_CC_0 -fixed no 300 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[13\]_CC_0 -fixed no 348 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[1\]_CC_0 -fixed no 330 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[4\]_CC_0 -fixed no 345 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1_CC_0 -fixed no 360 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1_CC_0 -fixed no 276 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_274_CC_0 -fixed no 279 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1_CC_0 -fixed no 324 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1_CC_0 -fixed no 360 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[9\]_CC_0 -fixed no 393 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[14\]_CC_0 -fixed no 384 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[12\]_CC_0 -fixed no 384 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry_cy\[0\]_CC_1 -fixed no 312 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[0\]_CC_0 -fixed no 384 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[1\]_CC_0 -fixed no 378 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1_CC_0 -fixed no 381 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[2\]_CC_0 -fixed no 327 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[3\]_CC_0 -fixed no 351 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[6\]_CC_0 -fixed no 330 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[12\]_CC_0 -fixed no 348 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1_CC_0 -fixed no 300 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[8\]_CC_0 -fixed no 390 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[4\]_CC_0 -fixed no 393 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[5\]_CC_0 -fixed no 312 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[3\]_CC_0 -fixed no 336 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[15\]_CC_0 -fixed no 333 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[10\]_CC_0 -fixed no 336 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1_CC_0 -fixed no 372 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1_CC_0 -fixed no 297 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[10\]_CC_0 -fixed no 336 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[6\]_CC_0 -fixed no 390 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1_CC_0 -fixed no 312 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[11\]_CC_0 -fixed no 333 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1_CC_0 -fixed no 384 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[13\]_CC_0 -fixed no 384 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[13\]_CC_0 -fixed no 324 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[1\]_CC_0 -fixed no 387 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1_CC_1 -fixed no 300 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[5\]_CC_0 -fixed no 393 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[4\]_CC_0 -fixed no 324 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[2\]_CC_0 -fixed no 348 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[8\]_CC_0 -fixed no 342 35
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 219 81
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 219 75
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 219 45
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 219 42
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 219 39
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 219 36
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 219 33
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 219 30
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 72
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 219 69
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 66
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 219 63
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 219 60
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 219 57
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 219 51
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 219 48
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB0 -fixed no 218 75
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB1 -fixed no 218 72
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB10 -fixed no 218 42
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB11 -fixed no 218 39
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB12 -fixed no 218 36
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB13 -fixed no 218 33
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB14 -fixed no 218 30
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB2 -fixed no 218 69
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB3 -fixed no 218 66
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB4 -fixed no 218 63
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB5 -fixed no 218 60
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB6 -fixed no 218 57
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB7 -fixed no 218 51
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB8 -fixed no 218 48
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI1SB7/U0_RGB1_RGB9 -fixed no 218 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIPA1D_CC_1 -fixed no 300 62
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_4_0_wmux_CC_0 -fixed no 264 71
