# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# vsim top_tb "+UVM_TESTNAME=axi_test" -uvmcontrol=all 
# Start time: 01:09:35 on Mar 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.AXI4(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.axi_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_tb(fast)
# Loading /package/eda/mg/questa2021.4/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# [INFO] axi_test is correctly registered in the UVM factory.
# UVM_INFO @ 0: reporter [RNTST] Running test axi_test...
# UVM_INFO axi_test.sv(35) @ 0: uvm_test_top [axi_test] >>> Starting AXI Protocol Simulation Test
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO axi_driver.sv(28) @ 0: uvm_test_top.env.agent.driver [axi_driver] Starting AXI driver...
# UVM_INFO axi_sequence.sv(18) @ 0: uvm_test_top.env.agent.sequencer@@write_seq [axi_write_sequence] Starting AXI Write Sequence
# UVM_INFO axi_driver.sv(34) @ 0: uvm_test_top.env.agent.driver [axi_driver] WRITE @0x10000000 = 0xaaaaaaaa
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1251) @ 9200000000000000: reporter [PH_TIMEOUT] Default timeout of 9200000000000000 hit, indicating a probable testbench issue
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [PH_TIMEOUT]     1
# [Questa UVM]     2
# [RNTST]     1
# [axi_driver]     2
# [axi_test]     1
# [axi_write_sequence]     1
# ** Note: $finish    : /package/eda/mg/questa2021.4/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 9200 sec  Iteration: 0  Region: /uvm_pkg::uvm_phase::execute_phase
