clk_div.v,verilog,xil_defaultlib,../../../../Lab5_23.gen/sources_1/ip/clk_div_0/sources_1/new/clk_div.v,
clk_div_0.v,verilog,xil_defaultlib,../../../../Lab5_23.gen/sources_1/ip/clk_div_0/sim/clk_div_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
