Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a3937717ffc045b1a7da68d2c24e0de0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot experiment1TOP_behav xil_defaultlib.experiment1TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclk_only' [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/experiment1TOP.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/experiment1TOP.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dp_en' [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/experiment1TOP.sv:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/experiment1TOP.sv:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test(n=25)
Compiling module xil_defaultlib.mux_2t1_nb(n=16)
Compiling module xil_defaultlib.reg_nb(n=16)
Compiling module xil_defaultlib.rca_nb(n=16)
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.experiment1TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot experiment1TOP_behav
