static bool F_1 ( T_1 * V_1 , const char * * V_2 )\r\n{\r\nreturn F_2 ( V_2 , - 1 , ( char * ) & V_1 -> V_3 [ V_4 ] ) >= 0 ;\r\n}\r\nstatic struct V_5 * F_3 ( struct V_6 * V_7 )\r\n{\r\nstruct V_8 * V_9 = F_4 ( V_7 ) ;\r\nstruct V_5 * V_10 = (struct V_5 * ) V_9 -> V_11 ;\r\nreturn V_7 == V_9 -> V_7 [ 1 ] ? V_10 + 1 : V_10 ;\r\n}\r\nstatic T_2 F_5 ( T_1 * V_1 )\r\n{\r\nT_3 * V_12 = V_1 -> V_12 ;\r\nstruct V_5 * V_10 = F_3 ( V_12 -> V_7 ) ;\r\nT_2 V_13 = V_12 -> V_14 ;\r\nswitch ( V_10 -> V_15 ) {\r\ncase V_16 :\r\nif ( ! V_17 ||\r\nF_1 ( V_1 , V_18 ) )\r\nV_13 = V_19 ;\r\nif ( ! V_20 ||\r\nF_1 ( V_1 , V_21 ) )\r\nV_13 = V_22 ;\r\nbreak;\r\ncase V_23 :\r\nif ( ! V_24 ||\r\nF_1 ( V_1 , V_25 ) )\r\nV_13 = V_26 ;\r\nbreak;\r\ncase V_27 :\r\nif ( ! V_24 ||\r\nF_1 ( V_1 , V_25 ) )\r\nreturn V_26 ;\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\ncase V_31 :\r\nif ( F_6 ( V_1 -> V_3 ) )\r\nV_13 &= ~ 0x0e ;\r\ndefault:\r\nreturn V_13 ;\r\n}\r\nreturn F_1 ( V_1 , V_32 ) ? 0x00 : V_13 ;\r\n}\r\nstatic T_2 F_7 ( T_1 * V_1 )\r\n{\r\nT_3 * V_12 = V_1 -> V_12 ;\r\nstruct V_5 * V_10 = F_3 ( V_12 -> V_7 ) ;\r\nswitch ( V_10 -> V_15 ) {\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\ncase V_31 :\r\nif ( F_6 ( V_1 -> V_3 ) )\r\nreturn 0x00 ;\r\ndefault:\r\nreturn 0x07 ;\r\n}\r\n}\r\nstatic T_4 F_8 ( T_2 V_33 , struct V_5 * V_10 )\r\n{\r\nint V_34 ;\r\nfor ( V_34 = 0 ; V_34 < F_9 ( V_35 ) - 1 ; V_34 ++ )\r\nif ( V_35 [ V_34 ] == V_33 )\r\nbreak;\r\nreturn V_10 -> V_36 -> V_37 [ V_10 -> clock ] [ V_34 ] ;\r\n}\r\nstatic void F_10 ( T_3 * V_12 , T_1 * V_1 )\r\n{\r\nstruct V_38 * V_7 = F_11 ( V_12 -> V_7 ) ;\r\nstruct V_5 * V_10 = F_3 ( V_12 -> V_7 ) ;\r\nstruct V_39 * V_40 = V_10 -> V_36 ;\r\nT_2 V_41 = 0x40 + ( V_1 -> V_42 * 4 ) ;\r\nT_4 V_43 = 0 ;\r\nconst T_2 V_33 = V_1 -> V_44 ;\r\nT_4 V_45 = F_8 ( V_33 , V_10 ) ;\r\nT_4 V_46 = V_33 < V_47 ? V_40 -> V_48 :\r\n( V_33 < V_49 ? V_40 -> V_50 :\r\nV_40 -> V_14 ) ;\r\nF_12 ( V_7 , V_41 , & V_43 ) ;\r\nV_45 = ( V_43 & ~ V_46 ) | ( V_45 & V_46 ) ;\r\nV_45 &= ~ 0xc0000000 ;\r\nF_13 ( V_7 , V_41 , V_45 ) ;\r\n}\r\nstatic void F_14 ( T_3 * V_12 , T_1 * V_1 )\r\n{\r\nV_1 -> V_44 = V_1 -> V_51 ;\r\nF_10 ( V_12 , V_1 ) ;\r\n}\r\nstatic void F_15 ( T_1 * V_1 , int V_13 )\r\n{\r\nT_3 * V_12 = V_1 -> V_12 ;\r\nstruct V_38 * V_7 = F_11 ( V_12 -> V_7 ) ;\r\nstruct V_5 * V_10 = F_3 ( V_12 -> V_7 ) ;\r\nif ( ( V_1 -> V_52 & V_53 ) == 0 )\r\nreturn;\r\nif ( V_10 -> V_15 >= V_23 ) {\r\nT_2 V_54 = 0 ;\r\nF_16 ( V_7 , 0x5a , & V_54 ) ;\r\nif ( ( ( V_54 & 0x10 ) >> 4 ) != V_13 ) {\r\nif ( V_13 )\r\nV_54 |= 0x10 ;\r\nelse\r\nV_54 &= ~ 0x10 ;\r\nF_17 ( V_7 , 0x5a , V_54 ) ;\r\n}\r\n} else if ( V_13 )\r\nF_18 ( V_12 -> V_55 ) ;\r\nelse\r\nF_19 ( V_12 -> V_55 ) ;\r\n}\r\nstatic void F_20 ( T_1 * V_1 )\r\n{\r\nstruct V_38 * V_7 = F_11 ( V_1 -> V_12 -> V_7 ) ;\r\nT_2 V_56 = 0 , V_57 = 0 , V_54 = 0 ;\r\nF_16 ( V_7 , 0x50 , & V_56 ) ;\r\nF_16 ( V_7 , 0x52 , & V_57 ) ;\r\nF_16 ( V_7 , 0x5a , & V_54 ) ;\r\nF_21 ( L_1 ,\r\nV_1 -> V_58 , V_59 , V_56 , V_57 , V_54 ) ;\r\nif ( V_54 & 0x10 )\r\nF_17 ( V_7 , 0x5a , V_54 & ~ 0x10 ) ;\r\nF_22 ( V_1 ) ;\r\n}\r\nstatic void F_23 ( T_1 * V_1 )\r\n{\r\nT_3 * V_12 = V_1 -> V_12 ;\r\nstruct V_38 * V_7 = F_11 ( V_12 -> V_7 ) ;\r\nF_17 ( V_7 , V_12 -> V_60 , 0x37 ) ;\r\nF_24 ( 10 ) ;\r\n}\r\nstatic void F_25 ( T_1 * V_1 )\r\n{\r\nT_3 * V_12 = V_1 -> V_12 ;\r\nstruct V_38 * V_7 = F_11 ( V_12 -> V_7 ) ;\r\nT_5 V_61 = 0 ;\r\nT_2 V_62 ;\r\nF_26 ( V_7 , V_12 -> V_60 + 2 , & V_61 ) ;\r\nF_21 ( V_63 L_2 , V_1 -> V_58 , V_61 & 0x1ff ) ;\r\nV_62 = F_27 ( V_12 -> V_64 + V_65 ) ;\r\nF_28 ( V_62 & ~ V_66 , V_12 -> V_64 + V_65 ) ;\r\nF_23 ( V_1 ) ;\r\n}\r\nstatic void F_29 ( T_1 * V_1 )\r\n{\r\n#ifdef F_30\r\nF_23 ( V_1 ) ;\r\n#endif\r\nF_31 ( V_1 ) ;\r\n}\r\nstatic int F_32 ( T_1 * V_1 )\r\n{\r\nT_3 * V_12 = V_1 -> V_12 ;\r\nT_2 V_67 = F_27 ( V_12 -> V_64 + V_68 ) ;\r\nif ( V_67 & V_69 ) {\r\nF_24 ( 20 ) ;\r\nV_67 = F_27 ( V_12 -> V_64 + V_68 ) ;\r\nif ( V_67 & V_69 )\r\nF_25 ( V_1 ) ;\r\n}\r\nreturn F_33 ( V_1 ) ;\r\n}\r\nstatic int F_34 ( T_1 * V_1 )\r\n{\r\nT_3 * V_12 = V_1 -> V_12 ;\r\nstruct V_38 * V_7 = F_11 ( V_12 -> V_7 ) ;\r\nT_5 V_61 = 0 ;\r\nT_2 V_67 ;\r\nF_26 ( V_7 , V_12 -> V_60 + 2 , & V_61 ) ;\r\nif ( V_61 & 0x1FF ) {\r\nreturn 0 ;\r\n}\r\nV_67 = F_27 ( V_12 -> V_64 + V_68 ) ;\r\nif ( V_67 & V_70 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_35 ( T_1 * V_1 )\r\n{\r\nT_3 * V_12 = V_1 -> V_12 ;\r\nstruct V_38 * V_7 = F_11 ( V_12 -> V_7 ) ;\r\nT_2 V_71 = 0 , V_72 = V_12 -> V_60 ;\r\nT_2 V_73 = 0 , V_13 = V_12 -> V_74 ? 0x02 : 0x01 ;\r\nF_16 ( V_7 , 0x6a , & V_73 ) ;\r\nF_16 ( V_7 , V_72 , & V_71 ) ;\r\nif ( V_73 & V_13 )\r\nF_17 ( V_7 , V_72 , V_71 | 0x30 ) ;\r\nreturn F_33 ( V_1 ) ;\r\n}\r\nstatic void F_36 ( T_3 * V_12 , T_2 V_75 )\r\n{\r\nunsigned long V_76 = V_12 -> V_77 ;\r\nT_2 V_78 = F_27 ( V_76 + 0x6b ) ;\r\nif ( ( V_78 & 0x7f ) == V_75 )\r\nreturn;\r\nF_28 ( 0x80 , V_76 + 0x63 ) ;\r\nF_28 ( 0x80 , V_76 + 0x67 ) ;\r\nF_28 ( V_75 , V_76 + 0x6b ) ;\r\nF_28 ( 0xc0 , V_76 + 0x69 ) ;\r\nF_28 ( F_27 ( V_76 + 0x60 ) | 0x32 , V_76 + 0x60 ) ;\r\nF_28 ( F_27 ( V_76 + 0x64 ) | 0x32 , V_76 + 0x64 ) ;\r\nF_28 ( 0x00 , V_76 + 0x69 ) ;\r\nF_28 ( 0x00 , V_76 + 0x63 ) ;\r\nF_28 ( 0x00 , V_76 + 0x67 ) ;\r\n}\r\nstatic void F_37 ( T_1 * V_1 , struct V_79 * V_80 )\r\n{\r\nF_36 ( V_1 -> V_12 , F_38 ( V_80 ) ? 0x21 : 0x23 ) ;\r\n}\r\nstatic int F_39 ( struct V_38 * V_7 , T_5 V_81 , T_5 V_82 )\r\n{\r\nT_4 V_83 = ( V_82 << 16 ) | V_81 | 0x100 ;\r\nT_2 V_78 ;\r\nint V_34 ;\r\nF_13 ( V_7 , 0x5c , V_83 ) ;\r\nfor( V_34 = 0 ; V_34 < 0x5000 ; ++ V_34 ) {\r\nF_24 ( 50 ) ;\r\nF_16 ( V_7 , 0x5b , & V_78 ) ;\r\nif ( V_78 & 0x80 )\r\nbreak;\r\n}\r\nfor( V_34 = 0 ; V_34 < 0x1000 ; ++ V_34 ) {\r\nF_16 ( V_7 , 0x5b , & V_78 ) ;\r\nif( ! ( V_78 & 0x80 ) )\r\nreturn 0 ;\r\n}\r\nF_12 ( V_7 , 0x5c , & V_83 ) ;\r\nF_13 ( V_7 , 0x5c , ( V_83 & ~ 0x100 ) ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_40 ( struct V_38 * V_7 , T_2 V_72 )\r\n{\r\nstruct V_8 * V_9 = F_41 ( V_7 ) ;\r\nstruct V_5 * V_10 = V_9 -> V_11 + ( & V_7 -> V_7 == V_9 -> V_7 [ 1 ] ) ;\r\nT_2 V_15 = V_10 -> V_15 ;\r\nT_2 V_84 , V_85 = 0 ;\r\nF_16 ( V_7 , V_72 + 1 , & V_85 ) ;\r\nif ( V_15 >= V_31 )\r\nV_84 = V_85 & ~ 0x07 ;\r\nelse if ( V_15 >= V_23 ) {\r\nV_84 = V_85 ;\r\nV_84 &= ~ 0x02 ;\r\n#ifdef F_42\r\nV_84 &= ~ 0x01 ;\r\n#else\r\nV_84 |= 0x01 ;\r\n#endif\r\n} else\r\nV_84 = V_85 & ~ 0x80 ;\r\nif ( V_84 != V_85 )\r\nF_17 ( V_7 , V_72 + 1 , V_84 ) ;\r\n}\r\nstatic int F_43 ( struct V_38 * V_7 )\r\n{\r\nunsigned long V_86 = F_44 ( V_7 , 4 ) ;\r\nstruct V_5 * V_10 = F_3 ( & V_7 -> V_7 ) ;\r\nconst char * V_58 = V_87 ;\r\nT_2 V_88 , V_89 = 0 ;\r\nT_2 V_15 ;\r\nenum V_90 clock ;\r\nV_15 = V_10 -> V_15 ;\r\nF_17 ( V_7 , V_91 , ( V_92 / 4 ) ) ;\r\nF_17 ( V_7 , V_93 , 0x78 ) ;\r\nF_17 ( V_7 , V_94 , 0x08 ) ;\r\nF_17 ( V_7 , V_95 , 0x08 ) ;\r\nif ( V_15 >= V_23 ) {\r\nT_2 V_54 = 0 ;\r\nT_5 V_96 = 0 ;\r\nT_4 V_97 = 0 ;\r\nF_16 ( V_7 , 0x5a , & V_54 ) ;\r\nif ( V_54 & 0x10 )\r\nF_17 ( V_7 , 0x5a , V_54 & ~ 0x10 ) ;\r\nif ( V_15 == V_29 )\r\nF_28 ( 0x0e , V_86 + 0x9c ) ;\r\nF_17 ( V_7 , 0x5b , 0x23 ) ;\r\nif ( V_15 == V_31 && ( F_45 ( V_7 -> V_98 ) & 1 ) ) {\r\nstruct V_38 * V_99 = F_46 ( V_7 -> V_100 ,\r\nV_7 -> V_98 - 1 ) ;\r\nunsigned long V_86 = F_44 ( V_99 , 4 ) ;\r\nV_97 = F_47 ( V_86 + 0x90 ) ;\r\nF_48 ( V_99 ) ;\r\n} else\r\nV_97 = F_47 ( V_86 + 0x90 ) ;\r\nif ( ( V_97 & 0xFFFFF000 ) != 0xABCDE000 ) {\r\nint V_34 ;\r\nF_21 ( V_101 L_3\r\nL_4 , V_58 , F_49 ( V_7 ) ) ;\r\nfor ( V_97 = V_34 = 0 ; V_34 < 128 ; V_34 ++ ) {\r\nF_26 ( V_7 , 0x78 , & V_96 ) ;\r\nV_97 += V_96 & 0x1ff ;\r\nF_50 ( 1 ) ;\r\n}\r\nV_96 = V_97 / 128 ;\r\n} else\r\nV_96 = V_97 & 0x1ff ;\r\nV_89 = V_10 -> V_89 ;\r\nV_88 = ( V_96 * V_89 ) / 192 ;\r\nif ( V_88 < 40 )\r\nV_88 = 33 ;\r\nelse if( V_88 < 45 )\r\nV_88 = 40 ;\r\nelse if( V_88 < 55 )\r\nV_88 = 50 ;\r\nelse\r\nV_88 = 66 ;\r\nF_21 ( V_102 L_5\r\nL_6 , V_58 , F_49 ( V_7 ) ,\r\nV_89 , V_96 , V_88 ) ;\r\n} else {\r\nT_4 V_103 = 0 ;\r\nF_12 ( V_7 , 0x40 , & V_103 ) ;\r\nswitch( ( V_103 >> 8 ) & 0x07 ) {\r\ncase 0x09 :\r\nV_88 = 40 ;\r\nbreak;\r\ncase 0x05 :\r\nV_88 = 25 ;\r\nbreak;\r\ncase 0x07 :\r\ndefault:\r\nV_88 = 33 ;\r\nbreak;\r\n}\r\n}\r\nswitch ( V_88 ) {\r\ncase 25 :\r\nclock = V_104 ;\r\nbreak;\r\ncase 33 :\r\ndefault:\r\nclock = V_105 ;\r\nbreak;\r\ncase 40 :\r\nclock = V_106 ;\r\nbreak;\r\ncase 50 :\r\nclock = V_107 ;\r\nbreak;\r\ncase 66 :\r\nclock = V_108 ;\r\nbreak;\r\n}\r\nif ( V_15 >= V_31 || V_10 -> V_36 -> V_37 [ clock ] == NULL ) {\r\nT_5 V_81 , V_109 = V_88 < 50 ? 2 : 4 ;\r\nint V_110 ;\r\nif ( V_10 -> V_111 == V_112 ) {\r\nV_89 = 66 ;\r\nclock = V_108 ;\r\n} else if ( V_89 ) {\r\nV_89 = 50 ;\r\nclock = V_107 ;\r\n}\r\nif ( V_10 -> V_36 -> V_37 [ clock ] == NULL ) {\r\nF_21 ( V_113 L_7 ,\r\nV_58 , F_49 ( V_7 ) ) ;\r\nreturn - V_114 ;\r\n}\r\nF_17 ( V_7 , 0x5b , 0x21 ) ;\r\nV_81 = ( V_88 * 48 ) / V_89 ;\r\nfor ( V_110 = 0 ; V_110 < 8 ; V_110 ++ ) {\r\nif( F_39 ( V_7 , V_81 , V_81 + V_109 ) )\r\nbreak;\r\nif ( V_110 & 1 )\r\nV_81 -= V_110 >> 1 ;\r\nelse\r\nV_81 += V_110 >> 1 ;\r\n}\r\nif ( V_110 == 8 ) {\r\nF_21 ( V_113 L_8 ,\r\nV_58 , F_49 ( V_7 ) ) ;\r\nreturn - V_114 ;\r\n}\r\nF_21 ( V_102 L_9 ,\r\nV_58 , F_49 ( V_7 ) , V_89 ) ;\r\n} else {\r\nV_89 = 0 ;\r\nF_21 ( V_102 L_10 ,\r\nV_58 , F_49 ( V_7 ) , V_88 ) ;\r\n}\r\nV_10 -> V_89 = V_89 ;\r\nV_10 -> V_88 = V_88 ;\r\nV_10 -> clock = clock ;\r\nif ( V_15 >= V_23 ) {\r\nT_2 V_56 , V_115 ;\r\nF_16 ( V_7 , 0x50 , & V_56 ) ;\r\nF_16 ( V_7 , 0x54 , & V_115 ) ;\r\nF_17 ( V_7 , 0x50 , ( V_56 | 0x32 ) ) ;\r\nF_17 ( V_7 , 0x54 , ( V_115 | 0x32 ) ) ;\r\nF_24 ( 100 ) ;\r\n}\r\nif ( V_15 == V_116 && clock == V_108 )\r\nF_28 ( F_27 ( V_86 + 0x9c ) | 0x04 , V_86 + 0x9c ) ;\r\nF_40 ( V_7 , 0x50 ) ;\r\nF_40 ( V_7 , 0x54 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_2 F_51 ( T_3 * V_12 )\r\n{\r\nstruct V_38 * V_7 = F_11 ( V_12 -> V_7 ) ;\r\nstruct V_5 * V_10 = F_3 ( V_12 -> V_7 ) ;\r\nT_2 V_15 = V_10 -> V_15 ;\r\nT_2 V_54 = 0 , V_117 = V_12 -> V_74 ? 0x01 : 0x02 ;\r\nif ( V_15 == V_31 && ( F_45 ( V_7 -> V_98 ) & 1 ) ) {\r\nT_2 V_72 = V_12 -> V_60 + 2 ;\r\nT_5 V_71 ;\r\nF_26 ( V_7 , V_72 , & V_71 ) ;\r\nF_52 ( V_7 , V_72 , V_71 | 0x8000 ) ;\r\nF_24 ( 10 ) ;\r\nF_16 ( V_7 , 0x5a , & V_54 ) ;\r\nF_52 ( V_7 , V_72 , V_71 ) ;\r\n} else if ( V_15 >= V_23 ) {\r\nT_2 V_78 = 0 ;\r\nF_16 ( V_7 , 0x5b , & V_78 ) ;\r\nF_17 ( V_7 , 0x5b , V_78 & ~ 1 ) ;\r\nF_24 ( 10 ) ;\r\nF_16 ( V_7 , 0x5a , & V_54 ) ;\r\nF_17 ( V_7 , 0x5b , V_78 ) ;\r\n} else\r\nF_16 ( V_7 , 0x5a , & V_54 ) ;\r\nreturn ( V_54 & V_117 ) ? V_118 : V_119 ;\r\n}\r\nstatic void F_53 ( T_3 * V_12 )\r\n{\r\nstruct V_5 * V_10 = F_3 ( V_12 -> V_7 ) ;\r\nT_2 V_15 = V_10 -> V_15 ;\r\nV_12 -> V_60 = V_12 -> V_74 ? 0x54 : 0x50 ;\r\nif ( V_15 >= V_30 && V_10 -> V_89 && V_10 -> V_88 < 66 ) {\r\nV_12 -> V_9 -> V_120 |= V_121 ;\r\nV_12 -> V_122 = & F_37 ;\r\n}\r\n}\r\nstatic int F_54 ( T_3 * V_12 ,\r\nconst struct V_123 * V_124 )\r\n{\r\nstruct V_38 * V_7 = F_11 ( V_12 -> V_7 ) ;\r\nunsigned long V_125 , V_76 = F_55 ( V_12 , V_124 ) ;\r\nT_2 V_126 , V_127 , V_128 = 0 , V_129 = 0 ;\r\nif ( V_76 == 0 )\r\nreturn - 1 ;\r\nV_12 -> V_64 = V_76 ;\r\nif ( F_56 ( V_12 , V_124 ) < 0 )\r\nreturn - 1 ;\r\nif ( F_57 ( V_7 , V_124 -> V_58 ) < 0 )\r\nreturn - 1 ;\r\nV_126 = F_27 ( V_76 + 2 ) ;\r\nF_58 ( V_125 ) ;\r\nV_127 = V_126 ;\r\nF_16 ( V_7 , V_12 -> V_74 ? 0x4b : 0x43 , & V_128 ) ;\r\nF_16 ( V_7 , V_12 -> V_74 ? 0x4f : 0x47 , & V_129 ) ;\r\nif ( V_128 & 0x30 ) V_127 |= 0x20 ;\r\nif ( V_129 & 0x30 ) V_127 |= 0x40 ;\r\nif ( V_127 != V_126 )\r\nF_28 ( V_127 , V_76 + 2 ) ;\r\nF_59 ( V_125 ) ;\r\nF_21 ( V_102 L_11 ,\r\nV_12 -> V_58 , V_76 , V_76 + 7 ) ;\r\nV_12 -> V_77 = V_76 + ( V_12 -> V_74 ? 8 : 16 ) ;\r\nif ( F_60 ( V_12 ) )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_61 ( struct V_38 * V_7 , struct V_38 * V_130 )\r\n{\r\nif ( V_130 -> V_55 != V_7 -> V_55 ) {\r\nV_130 -> V_55 = V_7 -> V_55 ;\r\nF_21 (KERN_INFO DRV_NAME L_12\r\nL_13 , pci_name(dev2)) ;\r\n}\r\n}\r\nstatic void F_62 ( struct V_38 * V_7 )\r\n{\r\nT_2 V_56 = 0 ;\r\nF_16 ( V_7 , 0x50 , & V_56 ) ;\r\nif ( V_56 & 0x04 )\r\nF_17 ( V_7 , 0x50 , V_56 & ~ 0x04 ) ;\r\n}\r\nstatic int F_63 ( struct V_38 * V_7 , struct V_38 * V_130 )\r\n{\r\nT_2 V_56 = 0 , V_131 = 0 , V_132 = 0 ;\r\nF_16 ( V_7 , 0x50 , & V_56 ) ;\r\nif ( V_56 & 0x30 )\r\nF_17 ( V_7 , 0x50 , V_56 | 0x30 ) ;\r\nF_16 ( V_7 , V_133 , & V_131 ) ;\r\nF_16 ( V_130 , V_133 , & V_132 ) ;\r\nif ( V_131 != V_132 && V_7 -> V_55 == V_130 -> V_55 ) {\r\nF_21 (KERN_INFO DRV_NAME L_14\r\nL_15 , pci_name(dev), pin1, pin2) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_64 ( struct V_38 * V_7 , const struct V_134 * V_3 )\r\n{\r\nconst struct V_5 * V_10 = NULL ;\r\nstruct V_5 * V_135 ;\r\nstruct V_38 * V_130 = NULL ;\r\nstruct V_123 V_124 ;\r\nT_2 V_136 = V_3 -> V_137 ;\r\nT_2 V_138 = V_7 -> V_139 ;\r\nint V_140 ;\r\nif ( ( V_136 == 0 || V_136 == 4 ) && ( F_45 ( V_7 -> V_98 ) & 1 ) )\r\nreturn - V_141 ;\r\nswitch ( V_136 ) {\r\ncase 0 :\r\nif ( V_138 < 3 )\r\nV_10 = & V_142 ;\r\nelse {\r\nswitch ( F_65 ( T_2 , V_138 , 6 ) ) {\r\ncase 3 : V_10 = & V_143 ; break;\r\ncase 4 : V_10 = & V_144 ; break;\r\ncase 5 : V_10 = & V_145 ; break;\r\ncase 6 : V_10 = & V_146 ; break;\r\n}\r\nV_136 ++ ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_10 = ( V_138 > 1 ) ? & V_146 : & V_147 ;\r\nbreak;\r\ncase 2 :\r\nV_10 = ( V_138 > 1 ) ? & V_148 : & V_149 ;\r\nbreak;\r\ncase 3 :\r\nF_62 ( V_7 ) ;\r\nV_10 = ( V_138 > 1 ) ? & V_150 : & V_151 ;\r\nbreak;\r\ncase 4 :\r\nV_10 = & V_152 ;\r\nbreak;\r\ncase 5 :\r\nV_10 = & V_146 ;\r\nbreak;\r\n}\r\nF_21 (KERN_INFO DRV_NAME L_16 , info->chip_name) ;\r\nV_124 = V_153 [ F_65 ( T_2 , V_136 , 1 ) ] ;\r\nV_124 . V_111 = V_10 -> V_111 ;\r\nif ( V_10 == & V_143 || V_10 == & V_144 )\r\nV_124 . V_154 = & V_155 ;\r\nif ( V_10 == & V_142 || V_10 == & V_152 )\r\nV_130 = F_46 ( V_7 -> V_100 , V_7 -> V_98 + 1 ) ;\r\nV_135 = F_66 ( sizeof( * V_135 ) * ( V_130 ? 2 : 1 ) , V_156 ) ;\r\nif ( V_135 == NULL ) {\r\nF_21 ( V_113 L_17 ,\r\nV_124 . V_58 , F_49 ( V_7 ) ) ;\r\nF_48 ( V_130 ) ;\r\nreturn - V_157 ;\r\n}\r\nmemcpy ( V_135 , V_10 , sizeof( * V_135 ) ) ;\r\nif ( V_130 ) {\r\nmemcpy ( V_135 + 1 , V_10 , sizeof( * V_135 ) ) ;\r\nif ( V_10 == & V_152 )\r\nF_61 ( V_7 , V_130 ) ;\r\nelse {\r\nif ( F_63 ( V_7 , V_130 ) )\r\nV_124 . V_120 &= ~ V_158 ;\r\n}\r\nV_140 = F_67 ( V_7 , V_130 , & V_124 , V_135 ) ;\r\nif ( V_140 < 0 ) {\r\nF_48 ( V_130 ) ;\r\nF_68 ( V_135 ) ;\r\n}\r\nreturn V_140 ;\r\n}\r\nV_140 = F_69 ( V_7 , & V_124 , V_135 ) ;\r\nif ( V_140 < 0 )\r\nF_68 ( V_135 ) ;\r\nreturn V_140 ;\r\n}\r\nstatic void F_70 ( struct V_38 * V_7 )\r\n{\r\nstruct V_8 * V_9 = F_41 ( V_7 ) ;\r\nstruct V_159 * V_10 = V_9 -> V_11 ;\r\nstruct V_38 * V_130 = V_9 -> V_7 [ 1 ] ? F_11 ( V_9 -> V_7 [ 1 ] ) : NULL ;\r\nF_71 ( V_7 ) ;\r\nF_48 ( V_130 ) ;\r\nF_68 ( V_10 ) ;\r\n}\r\nstatic int T_6 F_72 ( void )\r\n{\r\nreturn F_73 ( & V_160 ) ;\r\n}\r\nstatic void T_7 F_74 ( void )\r\n{\r\nF_75 ( & V_160 ) ;\r\n}
