DC8051_ACCESS_TIMEOUT,VAR_0
DC_DC8051_CFG_RAM_ACCESS_CTRL,VAR_1
DC_DC8051_CFG_RAM_ACCESS_CTRL_ADDRESS_MASK,VAR_2
DC_DC8051_CFG_RAM_ACCESS_CTRL_ADDRESS_SHIFT,VAR_3
DC_DC8051_CFG_RAM_ACCESS_CTRL_READ_ENA_SMASK,VAR_4
DC_DC8051_CFG_RAM_ACCESS_RD_DATA,VAR_5
DC_DC8051_CFG_RAM_ACCESS_STATUS,VAR_6
DC_DC8051_CFG_RAM_ACCESS_STATUS_ACCESS_COMPLETED_SMASK,VAR_7
ENXIO,VAR_8
dd_dev_err,FUNC_0
ndelay,FUNC_1
read_csr,FUNC_2
write_csr,FUNC_3
__read_8051_data,FUNC_4
dd,VAR_9
addr,VAR_10
result,VAR_11
reg,VAR_12
count,VAR_13
