// Seed: 380759883
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    output wire id_3
);
  wire id_5 = id_5;
  wire id_6;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    output logic id_3,
    output wor   id_4
);
  wor id_6 = -1;
  assign id_4 = -1;
  wire id_7;
  assign id_4 = id_0 === id_1;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2
  );
  always id_3 <= 1;
  wire id_9;
  wand id_10 = 1;
  wire id_11, id_12;
endmodule
