\doxysubsubsection{Peripheral\+\_\+registers\+\_\+structures}
\label{group___peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ CRC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ DBG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Multiplexer. \end{DoxyCompactList}\item 
struct \textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}
\item 
struct \textbf{ EXTI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Asynch Interrupt/\+Event Controller (EXTI) \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \textbf{ GPIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ IWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ PWR\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ RTC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \textbf{ TAMP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Tamper and backup registers. \end{DoxyCompactList}\item 
struct \textbf{ SPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ SYSCFG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \textbf{ USART\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ WWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TR1}~AWD1\+TR
\item 
\#define \textbf{ TR2}~AWD2\+TR
\item 
\#define \textbf{ TR3}~AWD3\+TR
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\label{group___peripheral__registers__structures_ga58d72c3add7d201db1fabe5e09f37a87} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TR1@{TR1}}
\index{TR1@{TR1}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{TR1}
{\footnotesize\ttfamily \#define TR1~AWD1\+TR}

\label{group___peripheral__registers__structures_ga5acb2ded4f7783b7d2c92cb40f98df04} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TR2@{TR2}}
\index{TR2@{TR2}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{TR2}
{\footnotesize\ttfamily \#define TR2~AWD2\+TR}

\label{group___peripheral__registers__structures_ga44536a826c4c4b040c11fc94d2839577} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TR3@{TR3}}
\index{TR3@{TR3}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{TR3}
{\footnotesize\ttfamily \#define TR3~AWD3\+TR}

