verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../counter.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../counter.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../counter.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ipshared/a5da/hdl/counter_axi_stream_v1_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/a5da/hdl/counter_axi_stream_v1_0.v" \
"../../../bd/design_1/ip/design_1_counter_axi_stream_0_1/sim/design_1_counter_axi_stream_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_4/sim/design_1_processing_system7_0_4.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
