#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May  1 02:10:02 2021
# Process ID: 15840
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24423
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.414 ; gain = 0.000 ; free physical = 99946 ; free virtual = 120072
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 61'b0000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 61'b0000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 61'b0000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 61'b0000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 61'b0000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 61'b0000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 61'b0000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 61'b0000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 61'b0000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 61'b0000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 61'b0000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 61'b0000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 61'b0000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 61'b0000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 61'b0000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 61'b0000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 61'b0000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 61'b0000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 61'b0000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 61'b0000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 61'b0000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 61'b0000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 61'b0000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 61'b0000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 61'b0000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 61'b0000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 61'b0000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 61'b0000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 61'b0000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 61'b0000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 61'b0000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 61'b0000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 61'b0000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 61'b0000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 61'b0000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 61'b0000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 61'b0000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 61'b0000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 61'b0000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 61'b0000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 61'b0000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 61'b0000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 61'b0000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 61'b0000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 61'b0000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 61'b0000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 61'b0000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 61'b0000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 61'b0000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 61'b0000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 61'b0000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 61'b0000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 61'b0000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 61'b0000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 61'b0000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 61'b0000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 61'b0000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 61'b0001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 61'b0010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 61'b0100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 61'b1000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fn1_dsub_64ns_64ns_64_7_full_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_dsub_64ns_64ns_64_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_dsub_5_full_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/ip/fn1_ap_dsub_5_full_dsp_64.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_dsub_5_full_dsp_64' (29#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/ip/fn1_ap_dsub_5_full_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dsub_64ns_64ns_64_7_full_dsp_1' (30#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_dsub_64ns_64ns_64_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_dadd_64ns_64ns_64_7_full_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_dadd_64ns_64ns_64_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_dadd_5_full_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/ip/fn1_ap_dadd_5_full_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_dadd_5_full_dsp_64' (31#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/ip/fn1_ap_dadd_5_full_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dadd_64ns_64ns_64_7_full_dsp_1' (32#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_dadd_64ns_64ns_64_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_32ns_64_6_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_uitodp_32ns_64_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_uitodp_4_no_dsp_32' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/ip/fn1_ap_uitodp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_uitodp_4_no_dsp_32' (35#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/ip/fn1_ap_uitodp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_32ns_64_6_no_dsp_1' (36#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_uitodp_32ns_64_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_9s_11ns_11_13_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_9s_11ns_11_13_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_9s_11ns_11_13_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_9s_11ns_11_13_seq_1.v:87]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_9s_11ns_11_13_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_9s_11ns_11_13_seq_1.v:7]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_9s_11ns_11_13_seq_1_div_u' (37#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_9s_11ns_11_13_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_9s_11ns_11_13_seq_1_div' (38#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_9s_11ns_11_13_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_9s_11ns_11_13_seq_1' (39#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_9s_11ns_11_13_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_30ns_12s_11_34_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_30ns_12s_11_34_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 34 - type: integer 
	Parameter din0_WIDTH bound to: 30 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_30ns_12s_11_34_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_30ns_12s_11_34_seq_1.v:87]
	Parameter in0_WIDTH bound to: 30 - type: integer 
	Parameter in1_WIDTH bound to: 12 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_30ns_12s_11_34_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_30ns_12s_11_34_seq_1.v:7]
	Parameter in0_WIDTH bound to: 30 - type: integer 
	Parameter in1_WIDTH bound to: 12 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_30ns_12s_11_34_seq_1_div_u' (40#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_30ns_12s_11_34_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_30ns_12s_11_34_seq_1_div' (41#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_30ns_12s_11_34_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_30ns_12s_11_34_seq_1' (42#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_srem_30ns_12s_11_34_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_mul_16ns_18ns_33_4_1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_mul_mul_16ns_18ns_33_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_mul_16ns_18ns_33_4_1_DSP48_0' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_mul_mul_16ns_18ns_33_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_mul_16ns_18ns_33_4_1_DSP48_0' (43#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_mul_mul_16ns_18ns_33_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_mul_16ns_18ns_33_4_1' (44#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_mul_mul_16ns_18ns_33_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_mul_11ns_9ns_20_4_1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_mul_mul_11ns_9ns_20_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_mul_11ns_9ns_20_4_1_DSP48_1' [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_mul_mul_11ns_9ns_20_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_mul_11ns_9ns_20_4_1_DSP48_1' (45#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_mul_mul_11ns_9ns_20_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_mul_11ns_9ns_20_4_1' (46#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1_mul_mul_11ns_9ns_20_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (47#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d041/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (48#1) [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.309 ; gain = 52.895 ; free physical = 100531 ; free virtual = 120667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2462.152 ; gain = 67.738 ; free physical = 100500 ; free virtual = 120635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2462.152 ; gain = 67.738 ; free physical = 100500 ; free virtual = 120635
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2465.121 ; gain = 0.000 ; free physical = 100448 ; free virtual = 120584
INFO: [Netlist 29-17] Analyzing 616 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.965 ; gain = 0.000 ; free physical = 100154 ; free virtual = 120290
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FDE => FDRE: 38 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2571.965 ; gain = 0.000 ; free physical = 100134 ; free virtual = 120270
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 101903 ; free virtual = 122035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 101901 ; free virtual = 122033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 101896 ; free virtual = 122028
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 101787 ; free virtual = 121921
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized11) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized11) to 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 104146 ; free virtual = 124212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105170 ; free virtual = 125247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105162 ; free virtual = 125208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105072 ; free virtual = 125120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 103754 ; free virtual = 123800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 103755 ; free virtual = 123801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105251 ; free virtual = 125299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105639 ; free virtual = 125687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105708 ; free virtual = 125756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105707 ; free virtual = 125756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    43|
|2     |DSP48E1 |     8|
|6     |LUT1    |    30|
|7     |LUT2    |   208|
|8     |LUT3    |   367|
|9     |LUT4    |   362|
|10    |LUT5    |   251|
|11    |LUT6    |   820|
|12    |MUXCY   |   333|
|13    |MUXF7   |    34|
|14    |MUXF8   |     2|
|15    |SRL16E  |    25|
|16    |SRLC32E |     1|
|17    |XORCY   |   141|
|18    |FDE     |    38|
|19    |FDRE    |  1795|
|20    |FDSE    |     6|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105705 ; free virtual = 125754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2571.965 ; gain = 67.738 ; free physical = 105773 ; free virtual = 125823
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 2571.965 ; gain = 177.551 ; free physical = 105774 ; free virtual = 125823
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2571.965 ; gain = 0.000 ; free physical = 105856 ; free virtual = 125920
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.996 ; gain = 0.000 ; free physical = 105806 ; free virtual = 125871
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 96 instances
  FDE => FDRE: 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2597.996 ; gain = 203.688 ; free physical = 105958 ; free virtual = 126023
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c126bed3dc3f5f1a
INFO: [Coretcl 2-1174] Renamed 278 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_108/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  1 02:11:01 2021...
