\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST}{
\section{クラス InPortDeclAST}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST}\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
}
InPortDeclASTに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4cm]{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_ac775ee34451fdfa742b318538164070e}{\_\-\_\-init\_\-\_\-}
\item 
def \hyperlink{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_ad8b9328939df072e4740cd9a63189744}{\_\-\_\-repr\_\-\_\-}
\item 
def \hyperlink{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a4555d1cee0dccf3942ea35fe86de2e8e}{generate}
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a2fe57e2d3d2cba9a3aeba2f629eaa78b}{ident}
\item 
\hyperlink{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a35822c953540e9ad193309b6d4f65011}{msg\_\-type}
\item 
\hyperlink{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a97ca97f39ab34737252626affb340d07}{var\_\-expr}
\item 
\hyperlink{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_aa25d5649a404c698dcacaa271a285c92}{statements}
\item 
\hyperlink{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a383182bcdfb28437c9797ab5b6559038}{queue\_\-type}
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_ac775ee34451fdfa742b318538164070e}{
\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}!\_\-\_\-init\_\-\_\-@{\_\-\_\-init\_\-\_\-}}
\index{\_\-\_\-init\_\-\_\-@{\_\-\_\-init\_\-\_\-}!slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
\subsubsection[{\_\-\_\-init\_\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def \_\-\_\-init\_\-\_\- ( {\em self}, \/   {\em slicc}, \/   {\em ident}, \/   {\em msg\_\-type}, \/   {\em var\_\-expr}, \/   {\em pairs}, \/   {\em statements})}}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_ac775ee34451fdfa742b318538164070e}



\begin{DoxyCode}
33                                                                            :
34         super(InPortDeclAST, self).__init__(slicc, pairs)
35 
36         self.ident = ident
37         self.msg_type = msg_type
38         self.var_expr = var_expr
39         self.statements = statements
40         self.queue_type = TypeAST(slicc, "InPort")
41 
    def __repr__(self):
\end{DoxyCode}
\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_ad8b9328939df072e4740cd9a63189744}{
\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}!\_\-\_\-repr\_\-\_\-@{\_\-\_\-repr\_\-\_\-}}
\index{\_\-\_\-repr\_\-\_\-@{\_\-\_\-repr\_\-\_\-}!slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
\subsubsection[{\_\-\_\-repr\_\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def \_\-\_\-repr\_\-\_\- ( {\em self})}}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_ad8b9328939df072e4740cd9a63189744}



\begin{DoxyCode}
42                       :
43         return "[InPortDecl: %s]" % self.ident
44 
    def generate(self):
\end{DoxyCode}
\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a4555d1cee0dccf3942ea35fe86de2e8e}{
\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}!generate@{generate}}
\index{generate@{generate}!slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
\subsubsection[{generate}]{\setlength{\rightskip}{0pt plus 5cm}def generate ( {\em self})}}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a4555d1cee0dccf3942ea35fe86de2e8e}



\begin{DoxyCode}
45                       :
46         symtab = self.symtab
47         void_type = symtab.find("void", Type)
48 
49         machine = symtab.state_machine
50         if machine is None:
51             self.error("InPort declaration not part of a machine.")
52 
53         code = self.slicc.codeFormatter()
54         queue_type = self.var_expr.generate(code)
55         if not queue_type.isInPort:
56             self.error("The inport queue's type must have the 'inport' " + \
57                        "attribute.  Type '%s' does not have this attribute.",
58                        queue_type)
59 
60         type = self.queue_type.type
61         in_port = Var(self.symtab, self.ident, self.location, type, str(code),
62                       self.pairs)
63         symtab.newSymbol(in_port)
64 
65         symtab.pushFrame()
66         param_types = []
67 
68         # Check for Event
69         type = symtab.find("Event", Type)
70         if type is None:
71             self.error("in_port decls require 'Event' enumeration defined")
72         param_types.append(type)
73 
74         # Check for Address
75         type = symtab.find("Address", Type)
76         if type is None:
77             self.error("in_port decls require 'Address' type to be defined")
78 
79         param_types.append(type)
80 
81         if machine.EntryType != None:
82             param_types.append(machine.EntryType)
83         if machine.TBEType != None:
84             param_types.append(machine.TBEType)
85 
86         # Add the trigger method - FIXME, this is a bit dirty
87         pairs = { "external" : "yes" }
88         func = Func(self.symtab, "trigger", self.location, void_type,
89                     param_types, [], "", pairs)
90         symtab.newSymbol(func)
91 
92         param_types = []
93         # Check for Event2
94         type = symtab.find("Event", Type)
95         if type is None:
96             self.error("in_port decls require 'Event' enumeration")
97 
98         param_types.append(type)
99 
100         # Check for Address2
101         type = symtab.find("Address", Type)
102         if type is None:
103             self.error("in_port decls require 'Address' type to be defined")
104 
105         param_types.append(type)
106 
107         if self.statements is not None:
108             rcode = self.slicc.codeFormatter()
109             rcode.indent()
110             rcode.indent()
111             self.statements.generate(rcode, None)
112             in_port["c_code_in_port"] = str(rcode)
113 
114         symtab.popFrame()
115 
116         # Add port to state machine
117         machine.addInPort(in_port)
        machine.addInPort(in_port)
\end{DoxyCode}


\subsection{変数}
\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a2fe57e2d3d2cba9a3aeba2f629eaa78b}{
\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}!ident@{ident}}
\index{ident@{ident}!slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
\subsubsection[{ident}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ident}}}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a2fe57e2d3d2cba9a3aeba2f629eaa78b}
\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a35822c953540e9ad193309b6d4f65011}{
\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}!msg\_\-type@{msg\_\-type}}
\index{msg\_\-type@{msg\_\-type}!slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
\subsubsection[{msg\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf msg\_\-type}}}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a35822c953540e9ad193309b6d4f65011}
\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a383182bcdfb28437c9797ab5b6559038}{
\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}!queue\_\-type@{queue\_\-type}}
\index{queue\_\-type@{queue\_\-type}!slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
\subsubsection[{queue\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf queue\_\-type}}}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a383182bcdfb28437c9797ab5b6559038}
\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_aa25d5649a404c698dcacaa271a285c92}{
\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}!statements@{statements}}
\index{statements@{statements}!slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
\subsubsection[{statements}]{\setlength{\rightskip}{0pt plus 5cm}{\bf statements}}}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_aa25d5649a404c698dcacaa271a285c92}
\hypertarget{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a97ca97f39ab34737252626affb340d07}{
\index{slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}!var\_\-expr@{var\_\-expr}}
\index{var\_\-expr@{var\_\-expr}!slicc::ast::InPortDeclAST::InPortDeclAST@{slicc::ast::InPortDeclAST::InPortDeclAST}}
\subsubsection[{var\_\-expr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf var\_\-expr}}}
\label{classslicc_1_1ast_1_1InPortDeclAST_1_1InPortDeclAST_a97ca97f39ab34737252626affb340d07}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/slicc/ast/\hyperlink{InPortDeclAST_8py}{InPortDeclAST.py}\end{DoxyCompactItemize}
