

================================================================
== Vivado HLS Report for 'accumulate'
================================================================
* Date:           Tue Apr 13 13:55:41 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Example51
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.50 ns | 6.531 ns |   0.94 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    251|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|     199|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     199|    278|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln25_1_fu_149_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln25_2_fu_161_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln25_fu_139_p2                |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |dout_din                          |  select  |      0|  0|  32|           1|          32|
    |select_ln24_1_fu_143_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln24_2_fu_154_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln24_fu_131_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 251|         103|         228|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |din_blk_n   |   9|          2|    1|          2|
    |dout_blk_n  |   9|          2|    1|          2|
    |flag_blk_n  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  27|          6|    3|          6|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |select_ln24_2_reg_208        |  32|   0|   32|          0|
    |select_ln24_reg_202          |  32|   0|   32|          0|
    |tmp_1_reg_177                |   1|   0|    1|          0|
    |tmp_2_reg_182                |   1|   0|    1|          0|
    |tmp_2_reg_182_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_5_reg_187                |  32|   0|   32|          0|
    |tmp_6_reg_192                |  32|   0|   32|          0|
    |tmp_7_reg_197                |  32|   0|   32|          0|
    |tmp_7_reg_197_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_reg_172                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 199|   0|  199|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  accumulate  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  accumulate  | return value |
|flag_dout     |  in |    4|   ap_fifo  |     flag     |    pointer   |
|flag_empty_n  |  in |    1|   ap_fifo  |     flag     |    pointer   |
|flag_read     | out |    1|   ap_fifo  |     flag     |    pointer   |
|din_dout      |  in |  128|   ap_fifo  |      din     |    pointer   |
|din_empty_n   |  in |    1|   ap_fifo  |      din     |    pointer   |
|din_read      | out |    1|   ap_fifo  |      din     |    pointer   |
|dout_din      | out |   32|   ap_fifo  |     dout     |    pointer   |
|dout_full_n   |  in |    1|   ap_fifo  |     dout     |    pointer   |
|dout_write    | out |    1|   ap_fifo  |     dout     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

