-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LeNet_wrapper_SMM_1u_25u_20u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    connect_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    connect_1_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    connect_1_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    connect_1_empty_n : IN STD_LOGIC;
    connect_1_read : OUT STD_LOGIC;
    connect_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    connect_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    connect_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    connect_2_full_n : IN STD_LOGIC;
    connect_2_write : OUT STD_LOGIC );
end;


architecture behav of LeNet_wrapper_SMM_1u_25u_20u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal B_COL_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    signal B_ROW_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    signal OFMDim_current_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1 : STD_LOGIC;
    signal void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1 : STD_LOGIC;
    signal connect_1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal connect_2_blk_n : STD_LOGIC;
    signal grp_fu_213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_221 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal valIn_a_13_reg_309 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal valIn_a_14_reg_313 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal valIn_a_15_reg_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal valIn_a_16_reg_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal valIn_a_17_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal valIn_a_18_reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal ap_block_state8 : BOOLEAN;
    signal KER_size_0_fu_247_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_0_reg_357 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_8_fu_268_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_8_reg_375 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fu_209_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound11_reg_380 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln75_reg_388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal KER_size_1_fu_301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_reg_393 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal KER_bound_fu_305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_bound_reg_398 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_idle : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_ready : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_connect_1_read : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_idle : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_ready : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_write : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_done : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_idle : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_ready : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_1_read : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_write : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_done : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_idle : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_ready : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_1_read : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_write : STD_LOGIC;
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_predicate_op92_call_state12 : BOOLEAN;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal icmp_ln96_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm_state15 : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_predicate_pred542_state8 : BOOLEAN;
    signal ap_predicate_pred544_state8 : BOOLEAN;
    signal indvar_flatten13_fu_102 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln96_fu_284_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal grp_fu_209_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_fu_213_ce : STD_LOGIC;
    signal grp_fu_217_ce : STD_LOGIC;
    signal ap_block_state21_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_predicate_pred546_state8 : BOOLEAN;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal grp_fu_209_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_209_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        connect_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        connect_1_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        connect_1_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        connect_1_empty_n : IN STD_LOGIC;
        connect_1_read : OUT STD_LOGIC;
        B_ROW_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        connect_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        connect_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        connect_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        connect_2_full_n : IN STD_LOGIC;
        connect_2_write : OUT STD_LOGIC;
        bound4 : IN STD_LOGIC_VECTOR (33 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        connect_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        connect_1_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        connect_1_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        connect_1_empty_n : IN STD_LOGIC;
        connect_1_read : OUT STD_LOGIC;
        connect_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        connect_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        connect_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        connect_2_full_n : IN STD_LOGIC;
        connect_2_write : OUT STD_LOGIC;
        valIn_a_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln75_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 : OUT STD_LOGIC;
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        connect_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        connect_1_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        connect_1_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        connect_1_empty_n : IN STD_LOGIC;
        connect_1_read : OUT STD_LOGIC;
        connect_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        connect_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        connect_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        connect_2_full_n : IN STD_LOGIC;
        connect_2_write : OUT STD_LOGIC;
        KER_bound : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LeNet_wrapper_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component LeNet_wrapper_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LeNet_wrapper_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
    generic map (
        DataWidth => 8,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
    generic map (
        DataWidth => 8,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
    generic map (
        DataWidth => 8,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
    generic map (
        DataWidth => 8,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
    generic map (
        DataWidth => 8,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
    generic map (
        DataWidth => 8,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb
    generic map (
        DataWidth => 8,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
    generic map (
        DataWidth => 8,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
    generic map (
        DataWidth => 8,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
    generic map (
        DataWidth => 8,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
    generic map (
        DataWidth => 8,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
    generic map (
        DataWidth => 8,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
    generic map (
        DataWidth => 8,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U : component LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs
    generic map (
        DataWidth => 8,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0,
        ce0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0,
        q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0,
        address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1,
        ce1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1,
        we1 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1,
        d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1);

    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120 : component LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start,
        ap_done => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done,
        ap_idle => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_idle,
        ap_ready => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_ready,
        connect_1_dout => connect_1_dout,
        connect_1_num_data_valid => ap_const_lv7_0,
        connect_1_fifo_cap => ap_const_lv7_0,
        connect_1_empty_n => connect_1_empty_n,
        connect_1_read => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_connect_1_read,
        B_ROW_5_load => B_ROW_1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1);

    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141 : component LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start,
        ap_done => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done,
        ap_idle => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_idle,
        ap_ready => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_ready,
        connect_2_din => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_din,
        connect_2_num_data_valid => ap_const_lv3_0,
        connect_2_fifo_cap => ap_const_lv3_0,
        connect_2_full_n => connect_2_full_n,
        connect_2_write => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_write,
        bound4 => tmp_8_reg_375,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 => grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0 => void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0);

    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176 : component LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start,
        ap_done => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_done,
        ap_idle => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_idle,
        ap_ready => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_ready,
        connect_1_dout => connect_1_dout,
        connect_1_num_data_valid => ap_const_lv7_0,
        connect_1_fifo_cap => ap_const_lv7_0,
        connect_1_empty_n => connect_1_empty_n,
        connect_1_read => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_1_read,
        connect_2_din => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_din,
        connect_2_num_data_valid => ap_const_lv3_0,
        connect_2_fifo_cap => ap_const_lv3_0,
        connect_2_full_n => connect_2_full_n,
        connect_2_write => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_write,
        valIn_a_29 => valIn_a_17_reg_332,
        mul_ln75_2 => reg_221,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1 => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1);

    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200 : component LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start,
        ap_done => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_done,
        ap_idle => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_idle,
        ap_ready => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_ready,
        connect_1_dout => connect_1_dout,
        connect_1_num_data_valid => ap_const_lv7_0,
        connect_1_fifo_cap => ap_const_lv7_0,
        connect_1_empty_n => connect_1_empty_n,
        connect_1_read => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_1_read,
        connect_2_din => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din,
        connect_2_num_data_valid => ap_const_lv3_0,
        connect_2_fifo_cap => ap_const_lv3_0,
        connect_2_full_n => connect_2_full_n,
        connect_2_write => grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_write,
        KER_bound => KER_bound_reg_398);

    mul_32ns_32ns_64_2_1_U104 : component LeNet_wrapper_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_209_p0,
        din1 => grp_fu_209_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_209_p2);

    mul_32s_32s_32_2_1_U105 : component LeNet_wrapper_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_213_p0,
        din1 => grp_fu_213_p1,
        ce => grp_fu_213_ce,
        dout => grp_fu_213_p2);

    mul_32s_32s_32_2_1_U106 : component LeNet_wrapper_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => valIn_a_15_reg_318,
        din1 => valIn_a_16_reg_326,
        ce => grp_fu_217_ce,
        dout => grp_fu_217_p2);

    mul_32s_32s_32_1_1_U107 : component LeNet_wrapper_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => valIn_a_17_reg_332,
        din1 => valIn_a_15_reg_318,
        dout => KER_size_0_fu_247_p2);

    mul_32s_32s_32_1_1_U108 : component LeNet_wrapper_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => valIn_a_15_reg_318,
        din1 => KER_size_0_reg_357,
        dout => KER_size_1_fu_301_p2);

    mul_32s_32s_32_1_1_U109 : component LeNet_wrapper_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => valIn_a_16_reg_326,
        din1 => KER_size_1_reg_393,
        dout => KER_bound_fu_305_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state21_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state15) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_ready = ap_const_logic_1)) then 
                    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln96_fu_279_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (valIn_a_13_reg_309 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_ready = ap_const_logic_1)) then 
                    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten13_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred544_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvar_flatten13_fu_102 <= ap_const_lv64_0;
            elsif (((icmp_ln96_fu_279_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (valIn_a_13_reg_309 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                indvar_flatten13_fu_102 <= add_ln96_fu_284_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred542_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                B_COL_1 <= valIn_a_17_reg_332;
                OFMDim_current_1 <= valIn_a_18_reg_339;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                B_ROW_1 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                KER_bound_reg_398 <= KER_bound_fu_305_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                KER_size_0_reg_357 <= KER_size_0_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                KER_size_1_reg_393 <= KER_size_1_fu_301_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_predicate_pred542_state8 <= (valIn_a_13_reg_309 = ap_const_lv32_1);
                    ap_predicate_pred544_state8 <= (valIn_a_13_reg_309 = ap_const_lv32_0);
                    ap_predicate_pred546_state8 <= (not((valIn_a_13_reg_309 = ap_const_lv32_0)) and not((valIn_a_13_reg_309 = ap_const_lv32_1)));
                valIn_a_18_reg_339 <= connect_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                bound11_reg_380 <= grp_fu_209_p2;
                    tmp_8_reg_375(33 downto 2) <= tmp_8_fu_268_p3(33 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                mul_ln75_reg_388 <= grp_fu_217_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state9))) then
                reg_221 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                valIn_a_13_reg_309 <= connect_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                valIn_a_14_reg_313 <= connect_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                valIn_a_15_reg_318 <= connect_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                valIn_a_16_reg_326 <= connect_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                valIn_a_17_reg_332 <= connect_1_dout;
            end if;
        end if;
    end process;
    tmp_8_reg_375(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, valIn_a_13_reg_309, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state6, ap_block_state7, ap_block_state8, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done, grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done, ap_CS_fsm_state12, ap_block_state12_on_subcall_done, icmp_ln96_fu_279_p2, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_predicate_pred542_state8, ap_predicate_pred544_state8, ap_block_state5, ap_block_state21_on_subcall_done, ap_predicate_pred546_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_predicate_pred546_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                elsif (((ap_predicate_pred542_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                elsif (((ap_predicate_pred544_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12) and ((not((valIn_a_13_reg_309 = ap_const_lv32_0)) and not((valIn_a_13_reg_309 = ap_const_lv32_1))) or (not((valIn_a_13_reg_309 = ap_const_lv32_1)) and (icmp_ln96_fu_279_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif (((icmp_ln96_fu_279_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (valIn_a_13_reg_309 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_boolean_0 = ap_block_state21_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln96_fu_284_p2 <= std_logic_vector(unsigned(indvar_flatten13_fu_102) + unsigned(ap_const_lv64_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state15 <= ap_NS_fsm(14);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done)
    begin
        if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done)
    begin
        if ((grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(ap_block_state21_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state21_on_subcall_done)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2)
    begin
        if ((ap_const_boolean_1 = ap_block_state2)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3)
    begin
        if ((ap_const_boolean_1 = ap_block_state3)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4)
    begin
        if ((ap_const_boolean_1 = ap_block_state4)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5)
    begin
        if ((ap_const_boolean_1 = ap_block_state5)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6)
    begin
        if ((ap_const_boolean_1 = ap_block_state6)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7)
    begin
        if ((ap_const_boolean_1 = ap_block_state7)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8)
    begin
        if ((ap_const_boolean_1 = ap_block_state8)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, connect_1_empty_n, connect_2_full_n)
    begin
                ap_block_state1 <= ((connect_2_full_n = ap_const_logic_0) or (connect_1_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_done, ap_predicate_op92_call_state12)
    begin
                ap_block_state12_on_subcall_done <= ((ap_predicate_op92_call_state12 = ap_const_boolean_1) and (grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(connect_1_empty_n, connect_2_full_n)
    begin
                ap_block_state2 <= ((connect_2_full_n = ap_const_logic_0) or (connect_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state21_on_subcall_done_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_done)
    begin
                ap_block_state21_on_subcall_done <= ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_done = ap_const_logic_0) and (valIn_a_13_reg_309 = ap_const_lv32_1));
    end process;


    ap_block_state3_assign_proc : process(connect_1_empty_n, connect_2_full_n)
    begin
                ap_block_state3 <= ((connect_2_full_n = ap_const_logic_0) or (connect_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(connect_1_empty_n, connect_2_full_n)
    begin
                ap_block_state4 <= ((connect_2_full_n = ap_const_logic_0) or (connect_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(connect_1_empty_n, connect_2_full_n)
    begin
                ap_block_state5 <= ((connect_2_full_n = ap_const_logic_0) or (connect_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(connect_1_empty_n, connect_2_full_n)
    begin
                ap_block_state6 <= ((connect_2_full_n = ap_const_logic_0) or (connect_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(connect_1_empty_n, connect_2_full_n)
    begin
                ap_block_state7 <= ((connect_2_full_n = ap_const_logic_0) or (connect_1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(connect_1_empty_n, connect_2_full_n)
    begin
                ap_block_state8 <= ((connect_2_full_n = ap_const_logic_0) or (connect_1_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state21, ap_block_state21_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state21_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op92_call_state12_assign_proc : process(valIn_a_13_reg_309)
    begin
                ap_predicate_op92_call_state12 <= (not((valIn_a_13_reg_309 = ap_const_lv32_0)) and not((valIn_a_13_reg_309 = ap_const_lv32_1)));
    end process;

    ap_ready <= internal_ap_ready;

    connect_1_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, connect_1_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            connect_1_blk_n <= connect_1_empty_n;
        else 
            connect_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    connect_1_read_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, valIn_a_13_reg_309, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state6, ap_block_state7, ap_block_state8, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_connect_1_read, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_1_read, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_1_read, ap_CS_fsm_state12, ap_predicate_op92_call_state12, ap_CS_fsm_state13, ap_CS_fsm_state21, ap_block_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            connect_1_read <= ap_const_logic_1;
        elsif (((ap_predicate_op92_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            connect_1_read <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_1_read;
        elsif (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            connect_1_read <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_1_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            connect_1_read <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_connect_1_read;
        else 
            connect_1_read <= ap_const_logic_0;
        end if; 
    end process;


    connect_2_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, connect_2_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            connect_2_blk_n <= connect_2_full_n;
        else 
            connect_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    connect_2_din_assign_proc : process(ap_CS_fsm_state1, connect_1_dout, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, valIn_a_13_reg_309, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state6, ap_block_state7, ap_block_state8, grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_din, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_din, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din, ap_CS_fsm_state12, ap_predicate_op92_call_state12, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_block_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            connect_2_din <= connect_1_dout;
        elsif (((ap_predicate_op92_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            connect_2_din <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din;
        elsif (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            connect_2_din <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            connect_2_din <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_din;
        else 
            connect_2_din <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din;
        end if; 
    end process;


    connect_2_write_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, valIn_a_13_reg_309, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state6, ap_block_state7, ap_block_state8, grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_write, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_write, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_write, ap_CS_fsm_state12, ap_predicate_op92_call_state12, ap_CS_fsm_state16, ap_CS_fsm_state21, ap_block_state5)
    begin
        if ((((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            connect_2_write <= ap_const_logic_1;
        elsif (((ap_predicate_op92_call_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            connect_2_write <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_write;
        elsif (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            connect_2_write <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            connect_2_write <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_write;
        else 
            connect_2_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg;
    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg;
    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg;
    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg;
    grp_fu_209_p0 <= grp_fu_209_p00(32 - 1 downto 0);
    grp_fu_209_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valIn_a_14_reg_313),64));
    grp_fu_209_p1 <= grp_fu_209_p10(32 - 1 downto 0);
    grp_fu_209_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_221),64));

    grp_fu_213_ce_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state19, ap_block_state8, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            grp_fu_213_ce <= ap_const_logic_1;
        else 
            grp_fu_213_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_213_p0_assign_proc : process(OFMDim_current_1, ap_CS_fsm_state8, mul_ln75_reg_388, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_213_p0 <= mul_ln75_reg_388;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_213_p0 <= OFMDim_current_1;
        else 
            grp_fu_213_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_213_p1_assign_proc : process(OFMDim_current_1, ap_CS_fsm_state8, valIn_a_15_reg_318, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_213_p1 <= valIn_a_15_reg_318;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_213_p1 <= OFMDim_current_1;
        else 
            grp_fu_213_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_217_ce_assign_proc : process(ap_CS_fsm_state8, ap_block_state8, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            grp_fu_217_ce <= ap_const_logic_1;
        else 
            grp_fu_217_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln96_fu_279_p2 <= "1" when (indvar_flatten13_fu_102 = bound11_reg_380) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state21, ap_block_state21_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state21_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_8_fu_268_p3 <= (B_COL_1 & ap_const_lv2_0);

    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0_assign_proc : process(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 <= grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1_assign_proc : process(valIn_a_13_reg_309, grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1, ap_CS_fsm_state21)
    begin
        if (((valIn_a_13_reg_309 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 <= grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
        else 
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
