Assembler report for full_adder
Sat Oct  5 15:39:37 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/FullAdder_WithVect/output_files/full_adder.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sat Oct  5 15:39:37 2024 ;
; Revision Name         ; full_adder                            ;
; Top-level Entity Name ; full_adder                            ;
; Family                ; MAX 10                                ;
; Device                ; 10M50DAF484C6GES                      ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/FullAdder_WithVect/output_files/full_adder.sof ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/FullAdder_WithVect/output_files/full_adder.sof ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                                            ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x002709E3                                                                                                                                                         ;
; Checksum       ; 0x002709E3                                                                                                                                                         ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Oct  5 15:39:33 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off full_adder -c full_adder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4713 megabytes
    Info: Processing ended: Sat Oct  5 15:39:37 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


