Generating dependencies for HLS config DPA of bias_add.cpp
/usr/cadence/installs/Stratus/bin/bdw_wrapgen -project project.tcl -module bias_add "-Ibdw_work/wrappers  -I/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts -DCLOCK_PERIOD=2.0 -g  "
/usr/cadence/installs/Stratus/bin/bdw_tracegen -module bias_add -vcd 
BDW_HLS_CONFIG=DPA BDW_CYNTH_CONFIG=DPA \
bdw_exec -jobproject project.tcl -job hls.bias_add.DPA.s \
/usr/cadence/installs/Stratus/bin/stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/usr/cadence/installs/Stratus/share/stratus/include   --tl=/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib --clock_period=2.300 --default_input_delay=0.100 --flatten_arrays=none --message_detail=3 --path_delay_limit=100.000 --rtl_annotation=op,stack -DDPA=1 -DBDW_RTL_bias_add_DPA=1 --clock_period=2.300 --dpopt_auto=op,expr -Ibdw_work/libs/cynw_cm_float/c_parts -I/usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts \
	-d bdw_work/modules/bias_add/DPA -o bias_add_rtl.cpp \
	--hls_module=bias_add --hls_config=DPA --project=project.tcl \
	-P bdw_work/libs/cynw_cm_float/c_parts -P /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts \
	-p cynw_cm_float \
	 \
	 \
	 bias_add.cpp

stratus_hls 19.10-p100  (91500.011111)
Copyright (c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, DPA=1, BDW_RTL_bias_add_DPA=1".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   bdw_work/libs/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "2.300".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.100".
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "op,expr".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "DPA".
        00481: --hls_module is set to "bias_add".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/bias_add/DPA/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "bias_add_rtl.cpp".
        00481: --output_dir is set to "bdw_work/modules/bias_add/DPA".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is set to "cynw_cm_float".
        00481: --parts_lib_path is set to "bdw_work/libs/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts".
        00481: --path_delay_limit is set to "100".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "op,stack".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "bias_add.cpp".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2019.1.01.8041 (03251817).
   NOTE 01727: Using Genus 17.11-s014_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 2.300ns.

WARNING 90174:  at bias_add.h line 141 col 17
WARNING 90174.   expression has no effect

   NOTE 90000:             dst[i] = (empty ,
   NOTE 90000.       uint16_t(src[i].read().range(15,0)));
   NOTE 90000:                       ^


WARNING 90550:  at bias_add.h line 139 col 16
WARNING 90550.   variable "empty" was set but never used

   NOTE 90000:             uint16_t empty = 0;
   NOTE 90000:                      ^

        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate_3
        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate_10
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 0 function calls.
   NOTE 01446:   at bias_add.h line 28
   NOTE 01446.     The edge-triggered SC_METHOD, _delay, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_add.h line 50
   NOTE 01446.     The edge-triggered SC_METHOD, _bias_mux_cnt, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_add.h line 113
   NOTE 01446.     The edge-triggered SC_METHOD, _add, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_add.h line 132
   NOTE 01446.     The edge-triggered SC_METHOD, _dst, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_add.h line 152
   NOTE 01446.     The edge-triggered SC_METHOD, _dst_valid, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
        00116:   at bias_add.h line 152
        00116.     Optimizing method bias_add::_dst_valid
        00116:   at bias_add.h line 132
        00116.     Optimizing method bias_add::_dst
        00116:   at bias_add.h line 113
        00116.     Optimizing method bias_add::_add
        00116:   at bias_add.h line 105
        00116.     Optimizing method bias_add::_bias
        00116:   at bias_add.h line 61
        00116.     Optimizing method bias_add::_separate_bias
        00116:   at bias_add.h line 50
        00116.     Optimizing method bias_add::_bias_mux_cnt
        00116:   at bias_add.h line 28
        00116.     Optimizing method bias_add::_delay
        00258:       at bias_add.h line 24
        00258.         Array separated_bias_data, 8 words x 16 bits (128 total
        00258.         bits), HAS been flattened into 8, 16 bit scalar
        00258.         variables because it is an array of signals.
        00116:   at bias_add.h line 152
        00116.     Optimizing method bias_add::_dst_valid
        00305:     191 nodes
        00306:     Optimize: pass 1.
        00305:     82 nodes
        00306:     Optimize: pass 2.
        00305:     101 nodes
        00306:     Optimize: pass 3..
        00305:     98 nodes
        00306:     Optimize: pass 4.
        00305:     98 nodes
        00306:     Optimize: pass 5.
        00305:     98 nodes
        00306:     Optimize: pass 6.
        02831:       at bias_add.h line 156
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     67 nodes
        00306:     Optimize: pass 7..
        00305:     64 nodes
        00306:     Optimize: pass 8.
        00305:     63 nodes
        00306:     Optimize: pass 9..
        00305:     62 nodes
        00306:     Optimize: pass 10.
        00305:     55 nodes
        00306:     Optimize: pass 11..
        00305:     52 nodes
        00306:     Optimize: pass 12.
        00305:     52 nodes
        00306:     Optimize: pass 13.
        00305:     52 nodes
        00306:     Optimize: pass 14.
        00116:   at bias_add.h line 132
        00116.     Optimizing method bias_add::_dst
        00305:     452 nodes
        00306:     Optimize: pass 1..
        00305:     219 nodes
        00306:     Optimize: pass 2.
        00305:     232 nodes
        00306:     Optimize: pass 3.
        00305:     221 nodes
        00306:     Optimize: pass 4.
        00288:     at bias_add.h line 135
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at bias_add.h line 146
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at bias_add.h line 140
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     600 nodes
        00306:     Optimize: pass 5...
        00305:     302 nodes
        00306:     Optimize: pass 6..
        00305:     293 nodes
        00306:     Optimize: pass 7.
        00258:       at bias_add.h line 18
        00258.         Array dst, 8 words x 32 bits (256 total bits), HAS been
        00258.         flattened into 8, 32 bit scalar variables because it is
        00258.         an array of ports.
        00258:       at bias_add.h line 13
        00258.         Array src, 8 words x 32 bits (256 total bits), HAS been
        00258.         flattened into 8, 32 bit scalar variables because it is
        00258.         an array of ports.
        00258:       at bias_add.h line 25
        00258.         Array add_result, 8 words x 32 bits (256 total bits),
        00258.         HAS been flattened into 8, 32 bit scalar variables
        00258.         because it is an array of signals.
        00305:     213 nodes
        00306:     Optimize: pass 8..
        00305:     213 nodes
        00306:     Optimize: pass 9.
        00305:     213 nodes
        00306:     Optimize: pass 10.
        00305:     213 nodes
        00306:     Optimize: pass 11.
        00305:     170 nodes
        00306:     Optimize: pass 12.
        00305:     170 nodes
        00306:     Optimize: pass 13.
        00305:     170 nodes
        00306:     Optimize: pass 14.
        02835:       at bias_add.h line 138
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at bias_add.h line 113
        00116.     Optimizing method bias_add::_add
        00305:     420 nodes
        00306:     Optimize: pass 1.
        00305:     202 nodes
        00306:     Optimize: pass 2.
        00305:     215 nodes
        00306:     Optimize: pass 3.
        00305:     204 nodes
        00306:     Optimize: pass 4.
        00305:     203 nodes
        00306:     Optimize: pass 5.
        00288:     at bias_add.h line 116
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at bias_add.h line 126
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at bias_add.h line 121
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     598 nodes
        00306:     Optimize: pass 6...
        00305:     298 nodes
        00306:     Optimize: pass 7..
        00305:     289 nodes
        00306:     Optimize: pass 8.
        00258:       at bias_add.h line 26
        00258.         Array bias_to_int16, 8 words x 16 bits (128 total bits),
        00258.         HAS been flattened into 8, 16 bit scalar variables
        00258.         because it is accessed from multiple threads.
        00258:       at bias_add.h line 21
        00258.         Array r_src, 8 words x 32 bits (256 total bits), HAS
        00258.         been flattened into 8, 32 bit scalar variables because
        00258.         it is an array of signals.
        00305:     209 nodes
        00306:     Optimize: pass 9..
        00305:     193 nodes
        00306:     Optimize: pass 10.
        00305:     193 nodes
        00306:     Optimize: pass 11.
        00305:     193 nodes
        00306:     Optimize: pass 12.
        00305:     204 nodes
        00306:     Optimize: pass 13.
        00305:     204 nodes
        00306:     Optimize: pass 14.
        00305:     204 nodes
        00306:     Optimize: pass 15.
        02835:       at bias_add.h line 120
        02835.         Not converting control branching to datapath elements
        02835.         because we have a process output, volatile variable, or
        02835.         unresolved pointer.
        00116:   at bias_add.h line 105
        00116.     Optimizing method bias_add::_bias
        00305:     66 nodes
        00306:     Optimize: pass 1..
        00305:     66 nodes
        00306:     Optimize: pass 2.
        00305:     79 nodes
        00306:     Optimize: pass 3.
        00305:     68 nodes
        00306:     Optimize: pass 4.
        00288:     at bias_add.h line 108
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     205 nodes
        00306:     Optimize: pass 5...
        00305:     100 nodes
        00306:     Optimize: pass 6..
        00305:     97 nodes
        00306:     Optimize: pass 7.
        00305:     65 nodes
        00306:     Optimize: pass 8.
        00305:     65 nodes
        00306:     Optimize: pass 9.
        00305:     65 nodes
        00306:     Optimize: pass 10.
        00305:     46 nodes
        00306:     Optimize: pass 11.
        00305:     46 nodes
        00306:     Optimize: pass 12.
        00116:   at bias_add.h line 61
        00116.     Optimizing method bias_add::_separate_bias
        00305:     249 nodes
        00306:     Optimize: pass 1.
        00305:     240 nodes
        00306:     Optimize: pass 2.
        00305:     301 nodes
        00306:     Optimize: pass 3..
        00305:     277 nodes
        00306:     Optimize: pass 4.
        00305:     277 nodes
        00306:     Optimize: pass 5.
        00305:     277 nodes
        00306:     Optimize: pass 6.
        02831:       at bias_add.h line 83
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     300 nodes
        00306:     Optimize: pass 7..
        00305:     276 nodes
        00306:     Optimize: pass 8.
        02831:       at bias_add.h line 73
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     299 nodes
        00306:     Optimize: pass 9..
        00305:     275 nodes
        00306:     Optimize: pass 10.
        02831:       at bias_add.h line 63
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     287 nodes
        00306:     Optimize: pass 11..
        00305:     263 nodes
        00306:     Optimize: pass 12.
        00305:     239 nodes
        00306:     Optimize: pass 13..
        00305:     239 nodes
        00306:     Optimize: pass 14.
        00305:     229 nodes
        00306:     Optimize: pass 15...
        00305:     196 nodes
        00306:     Optimize: pass 16.
        00305:     196 nodes
        00306:     Optimize: pass 17.
        00305:     196 nodes
        00306:     Optimize: pass 18.
        00305:     196 nodes
        00306:     Optimize: pass 19.
        00116:   at bias_add.h line 50
        00116.     Optimizing method bias_add::_bias_mux_cnt
        00305:     163 nodes
        00306:     Optimize: pass 1.
        00305:     68 nodes
        00306:     Optimize: pass 2.
        00305:     90 nodes
        00306:     Optimize: pass 3.
        00305:     90 nodes
        00306:     Optimize: pass 4.
        00305:     90 nodes
        00306:     Optimize: pass 5.
        02831:       at bias_add.h line 56
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     70 nodes
        00306:     Optimize: pass 6..
        00305:     67 nodes
        00306:     Optimize: pass 7.
        00305:     66 nodes
        00306:     Optimize: pass 8..
        00305:     64 nodes
        00306:     Optimize: pass 9.
        00305:     54 nodes
        00306:     Optimize: pass 10.
        00305:     54 nodes
        00306:     Optimize: pass 11.
        00116:   at bias_add.h line 28
        00116.     Optimizing method bias_add::_delay
        00305:     361 nodes
        00306:     Optimize: pass 1.
        00305:     170 nodes
        00306:     Optimize: pass 2.
        00288:     at bias_add.h line 31
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at bias_add.h line 40
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     404 nodes
        00306:     Optimize: pass 3...
        00305:     190 nodes
        00306:     Optimize: pass 4..
        00305:     184 nodes
        00306:     Optimize: pass 5.
        00305:     136 nodes
        00306:     Optimize: pass 6..
        00305:     136 nodes
        00306:     Optimize: pass 7.
        00305:     214 nodes
        00306:     Optimize: pass 8..
        00305:     172 nodes
        00306:     Optimize: pass 9.
        00305:     172 nodes
        00306:     Optimize: pass 10.
        00305:     172 nodes
        00306:     Optimize: pass 11.
        00305:     142 nodes
        00306:     Optimize: pass 12.
        00305:     142 nodes
        00306:     Optimize: pass 13.
        01352:   at bias_add.h line 152
        01352.     Postprocessing method bias_add::_dst_valid
        01352:   at bias_add.h line 132
        01352.     Postprocessing method bias_add::_dst
        01352:   at bias_add.h line 113
        01352.     Postprocessing method bias_add::_add
        01352:   at bias_add.h line 105
        01352.     Postprocessing method bias_add::_bias
        01352:   at bias_add.h line 61
        01352.     Postprocessing method bias_add::_separate_bias
        01352:   at bias_add.h line 50
        01352.     Postprocessing method bias_add::_bias_mux_cnt
        01352:   at bias_add.h line 28
        01352.     Postprocessing method bias_add::_delay
   NOTE 00486: Creating custom parts for this design
   NOTE 00487: Created 6 parts
   NOTE 00488:     dpopt_auto: Suggesting 2 parts

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 512 bits by 33 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...

   NOTE 03280: A specified technology library contains scan flip flops which
   NOTE 03280.   may be used in timing estimation.

   NOTE 00171: No wireload models present in technology library,
   NOTE 00171.   /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     2            2          5.72      0.061
        01430:     2            3          8.36      0.129
        01430:     2            4         12.66      0.129
        01430:     2            5         16.96      0.188
        01430:     2            8         29.86      0.188
        01430:     2            9         34.16      0.246
        01430:     2           16         64.27      0.246
        01430:     2           17         68.57      0.305
        01430:     2           32        133.08      0.305
        01430:     2           33        137.38      0.363
        01430:    16            2         45.79      0.061
        01430:    16            3         59.70      0.158
        01430:    16            4         90.42      0.158
        01430:    16            5        121.14      0.216
        01430:    16            8        213.29      0.216
        01430:    16            9        244.01      0.274
        01430:    16           16        459.04      0.274
        01430:    16           17        489.76      0.333
        01430:    16           32        950.55      0.333
        01430:    16           33        981.26      0.391
        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01430:    64            2        183.15      0.061
        01430:    64            3        231.63      0.176
        01430:    64            4        350.81      0.176
        01430:    64            5        470.00      0.235
        01430:    64            8        827.57      0.235
        01430:    64            9        946.76      0.293
        01430:    64           16       1781.09      0.293
        01430:    64           17       1900.28      0.352
        01430:    64           32       3688.12      0.352
        01430:    64           33       3807.31      0.410
        01430:   128            2        366.30      0.061
        01430:   128            3        460.86      0.186
        01430:   128            4        698.01      0.186
        01430:   128            5        935.16      0.244
        01430:   128            8       1646.61      0.244
        01430:   128            9       1883.76      0.303
        01430:   128           16       3543.81      0.303
        01430:   128           17       3780.97      0.361
        01430:   128           32       7338.22      0.361
        01430:   128           33       7575.37      0.420
        01430:   256            2        732.59      0.061
        01430:   256            3        919.34      0.195
        01430:   256            4       1392.41      0.195
        01430:   256            5       1865.48      0.254
        01430:   256            8       3284.70      0.254
        01430:   256            9       3757.77      0.312
        01430:   256           16       7069.27      0.312
        01430:   256           17       7542.34      0.371
        01430:   256           32      14638.40      0.371
        01430:   256           33      15111.50      0.429
        01430:   512            2       1465.18      0.061
        01430:   512            3       1836.29      0.205
        01430:   512            4       2781.20      0.205
        01430:   512            5       3726.12      0.263
        01430:   512            8       6560.86      0.263
        01430:   512            9       7505.78      0.322
        01430:   512           16      14120.20      0.322
        01430:   512           17      15065.10      0.380
        01430:   512           32      29238.80      0.380
        01430:   512           33      30183.70      0.438
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     2            2          6.21      0.061
        01430:     2            3          7.26      0.095
        01430:     2            4          9.76      0.095
        01430:     2            5         12.25      0.133
        01430:     2            8         19.73      0.133
        01430:     2            9         22.22      0.172
        01430:     2           16         39.67      0.172
        01430:     2           17         42.16      0.210
        01430:     2           32         79.55      0.210
        01430:     2           33         82.04      0.249
        01430:    16            2         49.67      0.061
        01430:    16            3         51.88      0.095
        01430:    16            4         69.68      0.095
        01430:    16            5         87.49      0.133
        01430:    16            8        140.90      0.133
        01430:    16            9        158.71      0.172
        01430:    16           16        283.34      0.172
        01430:    16           17        301.15      0.210
        01430:    16           32        568.22      0.210
        01430:    16           33        586.03      0.249
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172
        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        01430:    64            2        198.69      0.061
        01430:    64            3        201.28      0.095
        01430:    64            4        270.37      0.095
        01430:    64            5        339.45      0.133
        01430:    64            8        546.70      0.133
        01430:    64            9        615.78      0.172
        01430:    64           16       1099.37      0.172
        01430:    64           17       1168.45      0.210
        01430:    64           32       2204.70      0.210
        01430:    64           33       2273.79      0.249
        01430:   128            2        397.38      0.061
        01430:   128            3        400.49      0.095
        01430:   128            4        537.95      0.095
        01430:   128            5        675.40      0.133
        01430:   128            8       1087.77      0.133
        01430:   128            9       1225.22      0.172
        01430:   128           16       2187.40      0.172
        01430:   128           17       2324.86      0.210
        01430:   128           32       4386.68      0.210
        01430:   128           33       4524.13      0.249
        01430:   256            2        794.75      0.061
        01430:   256            3        798.91      0.095
        01430:   256            4       1073.11      0.095
        01430:   256            5       1347.31      0.133
        01430:   256            8       2169.90      0.133
        01430:   256            9       2444.09      0.172
        01430:   256           16       4363.47      0.172
        01430:   256           17       4637.67      0.210
        01430:   256           32       8750.62      0.210
        01430:   256           33       9024.82      0.249
        01430:   512            2       1589.51      0.061
        01430:   512            3       1595.75      0.095
        01430:   512            4       2143.43      0.095
        01430:   512            5       2691.12      0.133
        01430:   512            8       4334.16      0.133
        01430:   512            9       4881.84      0.172
        01430:   512           16       8715.61      0.172
        01430:   512           17       9263.29      0.210
        01430:   512           32      17478.50      0.210
        01430:   512           33      18026.20      0.249
        00968:   Matching resources
        02788:       Using cached results for bias_add_Add_2Ux1U_2U_4
        02790:         Area =     6.16  Latency = 0  Delay =    0.135ns
        02788:       Using cached results for bias_add_N_Muxb_1_2_2_4
        02790:         Area =     2.39  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for bias_add_Add2i1u2_4
        02790:         Area =     3.42  Latency = 0  Delay =    0.107ns
        02723:       Synthesizing bias_add_N_Mux_16_3_6_4...
        02790:         Area =    65.66  Latency = 0  Delay =    0.319ns
        02723:       Synthesizing bias_add_OrReduction_2U_1U_4...
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02723:       Synthesizing bias_add_Add_32Ux16S_32S_4...
        02790:         Area =   287.96  Latency = 0  Delay =    1.173ns
        02723:       Synthesizing bias_add_N_Mux_2_2_3_4...
        02790:         Area =     4.79  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing bias_add_N_Mux_16_2_4_4...
        02790:         Area =    38.30  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing bias_add_MuxAdd2i1u2u2u1_4...
        02790:         Area =     8.21  Latency = 0  Delay =    0.179ns
        02788:       Using cached results for bias_add_Add_2Ux1U_2U_1
        02790:         Area =    11.75  Latency = 0  Delay =    0.096ns
        02788:       Using cached results for bias_add_N_Mux_16_3_6_1
        02790:         Area =   103.54  Latency = 0  Delay =    0.154ns
        02788:       Using cached results for bias_add_OrReduction_2U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02788:       Using cached results for bias_add_Add_32Ux16S_32S_1
        02790:         Area =   530.96  Latency = 0  Delay =    0.400ns
        02788:       Using cached results for bias_add_N_Muxb_1_2_2_1
        02790:         Area =    11.75  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for bias_add_N_Mux_2_2_3_1
        02790:         Area =    23.50  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for bias_add_N_Mux_16_2_4_1
        02790:         Area =   187.96  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for bias_add_Add2i1u2_1
        02790:         Area =     5.47  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for bias_add_MuxAdd2i1u2u2u1_1
        02790:         Area =    12.65  Latency = 0  Delay =    0.132ns

        00969: Scheduling:
   NOTE 01437:   at bias_add.h line 152
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_add.h line 132
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_add.h line 113
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_add.h line 50
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_add.h line 28
   NOTE 01437.     Using global default input delay value of 0.100ns.
               .
        01171:   Scheduling method bias_add::_dst_valid
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 6
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 6
        01166:     Estimated intrinsic mux area: 11
        01167:     at bias_add.h line 159 estimated mux area: 11
        01168:     Symbol:dst_valid Mux inputs: 2 Width: 1 Mux area: 11
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                      Resource Quantity
        01220:       bias_add_N_Muxb_1_2_2_4        1
               .
        01171:   Scheduling method bias_add::_dst
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 44
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 44
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method bias_add::_bias_mux_cnt
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 23
        01167:     at bias_add.h line 57 estimated mux area: 23
        01168:     Symbol:bias_mux_cnt Mux inputs: 2 Width: 2 Mux area: 23
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1...
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                     Resource Quantity
        01220:          bias_add_Add2i1u2_4        1
        01220:       bias_add_N_Mux_2_2_3_4        1
               .
        01171:   Scheduling method bias_add::_delay
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 38
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 38
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method bias_add::_separate_bias
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 27
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 27
        01166:     Estimated intrinsic mux area: 2320
        01167:     at bias_add.h line 101 estimated mux area: 187
        01168:     Symbol:separated_bias_data[7] Mux inputs: 2 Width: 16 Mux
        01168.       area: 187
        01167:     at bias_add.h line 100 estimated mux area: 187
        01168:     Symbol:separated_bias_data[6] Mux inputs: 2 Width: 16 Mux
        01168.       area: 187
        01167:     at bias_add.h line 99 estimated mux area: 187
        01168:     Symbol:separated_bias_data[5] Mux inputs: 2 Width: 16 Mux
        01168.       area: 187
        01167:     at bias_add.h line 98 estimated mux area: 187
        01168:     Symbol:separated_bias_data[4] Mux inputs: 2 Width: 16 Mux
        01168.       area: 187
        01167:     at bias_add.h line 97 estimated mux area: 187
        01168:     Symbol:separated_bias_data[3] Mux inputs: 2 Width: 16 Mux
        01168.       area: 187
        01167:     at bias_add.h line 96 estimated mux area: 187
        01168:     Symbol:separated_bias_data[2] Mux inputs: 2 Width: 16 Mux
        01168.       area: 187
        01167:     at bias_add.h line 95 estimated mux area: 187
        01168:     Symbol:separated_bias_data[1] Mux inputs: 2 Width: 16 Mux
        01168.       area: 187
        01167:     at bias_add.h line 94 estimated mux area: 187
        01168:     Symbol:separated_bias_data[0] Mux inputs: 2 Width: 16 Mux
        01168.       area: 187
        01167:     at bias_add.h line 73 estimated mux area: 103
        01168:     Symbol:CynTemp_0 Mux inputs: 3 Width: 16 Mux area: 103
        01167:     at bias_add.h line 73 estimated mux area: 103
        01168:     Symbol:CynTemp_1 Mux inputs: 3 Width: 16 Mux area: 103
        01167:     at bias_add.h line 73 estimated mux area: 103
        01168:     Symbol:CynTemp_2 Mux inputs: 3 Width: 16 Mux area: 103
        01167:     at bias_add.h line 73 estimated mux area: 103
        01168:     Symbol:CynTemp_3 Mux inputs: 3 Width: 16 Mux area: 103
        01167:     at bias_add.h line 73 estimated mux area: 103
        01168:     Symbol:CynTemp_4 Mux inputs: 3 Width: 16 Mux area: 103
        01167:     at bias_add.h line 73 estimated mux area: 103
        01168:     Symbol:CynTemp_5 Mux inputs: 3 Width: 16 Mux area: 103
        01167:     at bias_add.h line 73 estimated mux area: 103
        01168:     Symbol:CynTemp_6 Mux inputs: 3 Width: 16 Mux area: 103
        01167:     at bias_add.h line 73 estimated mux area: 103
        01168:     Symbol:CynTemp_7 Mux inputs: 3 Width: 16 Mux area: 103
        01117:     Initialized resource counts
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                           Resource Quantity
        01220:            bias_add_N_Mux_16_2_4_1        8
        01220:            bias_add_N_Mux_16_3_6_1        8
        01220:       bias_add_OrReduction_2U_1U_1        1
               .
        01171:   Scheduling method bias_add::_bias
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 16
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 16
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method bias_add::_add
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 50
        03257:     Sharable op count: 8
        01170:     Unsharable op count: 42
        01166:     Estimated intrinsic mux area: 0
        01117:     Initialized resource counts
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:       bias_add_Add_32Ux16S_32S_1        8

        02918: RTL Generation & Optimization:
        02917:   Preparing method bias_add::_dst_valid for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .....................................................................
               .                                                                   .
        00802: . Allocation Report for method "_dst_valid":                        .
        00805: .                                       Area/Instance               .
        00805: .                                 ------------------------    Total .
        00805: .                Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_add_N_Muxb_1_2_2_4      1                 2.4            2.4 .
        00810: .          implicit muxes                                       2.9 .
        00808: .               registers      1                                    .
        00809: .           register bits      1    5.5(1)       0.0            5.5 .
        00811: . ----------------------------------------------------------------- .
        00812: .              Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                   .
               .....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_add::_dst for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .............................................................
               .                                                           .
        00802: . Allocation Report for method "_dst":                      .
        00805: .                              Area/Instance                .
        00805: .                        -------------------------    Total .
        00805: .       Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  -----------  ------  ----  ------- .
        00810: . implicit muxes                                      936.1 .
        00808: .      registers      9                                     .
        00809: .  register bits    257     5.5(1)       0.0         1406.3 .
        00811: . --------------------------------------------------------- .
        00812: .     Total Area         1406.3(257)   936.1   0.0   2342.4 .
               .                                                           .
               .............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_add::_bias_mux_cnt for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "_bias_mux_cnt":                    .
        00805: .                                      Area/Instance               .
        00805: .                                ------------------------    Total .
        00805: .               Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_add_N_Mux_2_2_3_4      1                 4.8            4.8 .
        00807: .    bias_add_Add2i1u2_4      1                 3.4            3.4 .
        00810: .         implicit muxes                                       5.7 .
        00808: .              registers      1                                    .
        00809: .          register bits      2    5.5(1)       0.0           10.9 .
        00811: . ---------------------------------------------------------------- .
        00812: .             Total Area          10.9(2)      13.9   0.0     24.9 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_add::_delay for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .............................................................
               .                                                           .
        00802: . Allocation Report for method "_delay":                    .
        00805: .                              Area/Instance                .
        00805: .                        -------------------------    Total .
        00805: .       Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  -----------  ------  ----  ------- .
        00810: . implicit muxes                                     2206.4 .
        00808: .      registers     12                                     .
        00809: .  register bits    771     5.5(1)       0.0         4218.9 .
        00811: . --------------------------------------------------------- .
        00812: .     Total Area         4218.9(771)  2206.4   0.0   6425.3 .
               .                                                           .
               .............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_add::_separate_bias for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..........................................................................
               .                                                                        .
        00802: . Allocation Report for method "_separate_bias":                         .
        00805: .                                            Area/Instance               .
        00805: .                                      ------------------------    Total .
        00805: .                     Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------------  -----  ----------  ------  ----  ------- .
        00807: .      bias_add_N_Mux_16_2_4_1      8               188.0         1503.7 .
        00807: .      bias_add_N_Mux_16_3_6_1      8               103.5          828.3 .
        00807: . bias_add_OrReduction_2U_1U_4      1                 1.4            1.4 .
        00810: .               implicit muxes                                       0.0 .
        00808: .                    registers      0                                    .
        00809: .                register bits      0    5.5(1)       0.0            0.0 .
        00811: . ---------------------------------------------------------------------- .
        00812: .                   Total Area           0.0(0)    2333.4   0.0   2333.4 .
               .                                                                        .
               ..........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_add::_bias for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_bias":                    .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       0.0 .
        00808: .      registers      0                                    .
        00809: .  register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           0.0(0)       0.0   0.0      0.0 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_add::_add for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .........................................................................
               .                                                                       .
        00802: . Allocation Report for method "_add":                                  .
        00805: .                                          Area/Instance                .
        00805: .                                    -------------------------    Total .
        00805: .                   Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  -----------  ------  ----  ------- .
        00807: . bias_add_Add_32Ux16S_32S_4      8                288.0         2303.7 .
        00810: .             implicit muxes                                      732.6 .
        00808: .                  registers      8                                     .
        00809: .              register bits    256     5.5(1)       0.0         1400.8 .
        00811: . --------------------------------------------------------------------- .
        00812: .                 Total Area         1400.8(256)  3036.3   0.0   4437.1 .
               .                                                                       .
               .........................................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations......................
        00144:     Global optimizations......................
        02788:       Using cached results for bias_add_And_1U_8_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for bias_add_DECODE_2U_7_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns

               +--------------------------------------------------------------------------+
               |                                                                          |
        00803: | Allocation Report for all threads:                                       |
        00805: |                                             Area/Instance                |
        00805: |                                      --------------------------    Total |
        00805: |                     Resource  Count     Seq(#FF)     Comb    BB     Area |
        00805: | ----------------------------  -----  ------------  ------  ----  ------- |
        00807: |   bias_add_Add_32Ux16S_32S_4      8                 288.0         2303.7 |
        00807: |      bias_add_N_Mux_16_2_4_1      8                 188.0         1503.7 |
        00807: |      bias_add_N_Mux_16_3_6_1      8                 103.5          828.3 |
        00807: |                 mux_32bx2i0c      8                  99.3          794.8 |
        00807: |                 mux_32bx2i1c      8                  86.9          695.4 |
        00807: |       bias_add_N_Mux_2_2_3_4      1                   4.8            4.8 |
        00807: |          bias_add_Add2i1u2_4      1                   3.4            3.4 |
        00807: |      bias_add_N_Muxb_1_2_2_4      1                   2.4            2.4 |
        00807: | bias_add_OrReduction_2U_1U_4      1                   1.4            1.4 |
        00808: |                    registers     29                                      |
        01442: |            Reg bits by type:                                             |
        01442. |               EN SS SC AS AC                                             |
        00809: |                0  0  0  0  1   1029     6.2(1)        0.0                |
        00809: |                1  0  0  0  1    256     8.2(1)        0.0                |
        00809: |            all register bits   1285     6.6(1)        0.0         8435.8 |
        02604: |              estimated cntrl      1                   2.1            2.1 |
        00811: | ------------------------------------------------------------------------ |
        00812: |                   Total Area         8435.8(1285)  6139.9   0.0  14575.7 |
               |                                                                          |
               +--------------------------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/bias_add/DPA/bias_add_rtl.h
        01767:   bdw_work/modules/bias_add/DPA/bias_add_rtl.cpp
        01768:   bdw_work/modules/bias_add/DPA/bias_add_rtl.v

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 90174   1
        01198:    WARNING 90550   1

stratus_hls succeeded with 0 errors and 2 warnings.

make[1]: `bdw_work/modules/bias_add/DPA/bias_add_rtl.v' is up to date.
/usr/cadence/installs/Stratus/bin/bdw_makegen project.tcl -scsim builtin -lib bdw_work/modules/bias_add/DPA -o bdw_work/modules/bias_add/DPA/Makefile -module bias_add -cynthconfig DPA  
