sv xpm  \
"C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_4  \
"../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../FPGA_Radar.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
