#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e990d7a000 .scope module, "Toggle_Flip_Flop_t" "Toggle_Flip_Flop_t" 2 4;
 .timescale -9 -12;
v000001e990dc5ed0_0 .var "clk", 0 0;
v000001e990dc65b0_0 .net "q", 0 0, L_000001e990dc7e80;  1 drivers
v000001e990dc5390_0 .var "rst_n", 0 0;
v000001e990dc6650_0 .var "t", 0 0;
E_000001e990d2b4f0 .event negedge, v000001e990d6cf90_0;
S_000001e990d7a190 .scope module, "T1" "Toggle_Flip_Flop" 2 13, 3 27 0, S_000001e990d7a000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "t";
    .port_info 3 /INPUT 1 "rst_n";
L_000001e990d69680 .functor OR 1, v000001e990dc6650_0, L_000001e990dc7e80, C4<0>, C4<0>;
L_000001e990d696f0 .functor NAND 1, v000001e990dc6650_0, L_000001e990dc7e80, C4<1>, C4<1>;
L_000001e990d69300 .functor AND 1, L_000001e990d69680, L_000001e990d696f0, C4<1>, C4<1>;
L_000001e990d693e0 .functor AND 1, v000001e990dc5390_0, L_000001e990d69300, C4<1>, C4<1>;
v000001e990d6cef0_0 .net "clk", 0 0, v000001e990dc5ed0_0;  1 drivers
v000001e990d6c6d0_0 .net "q", 0 0, L_000001e990dc7e80;  alias, 1 drivers
v000001e990d6c4f0_0 .net "rst_n", 0 0, v000001e990dc5390_0;  1 drivers
v000001e990d6c590_0 .net "t", 0 0, v000001e990dc6650_0;  1 drivers
v000001e990d6c630_0 .net "temp1", 0 0, L_000001e990d69680;  1 drivers
v000001e990dc6dd0_0 .net "temp2", 0 0, L_000001e990d696f0;  1 drivers
v000001e990dc5d90_0 .net "temp3", 0 0, L_000001e990d69300;  1 drivers
v000001e990dc5e30_0 .net "temp4", 0 0, L_000001e990d693e0;  1 drivers
S_000001e990d7a320 .scope module, "DFF" "D_Flip_Flop" 3 38, 3 2 0, S_000001e990d7a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_000001e990d69450 .functor NOT 1, v000001e990dc5ed0_0, C4<0>, C4<0>, C4<0>;
v000001e990d6c270_0 .net "clk", 0 0, v000001e990dc5ed0_0;  alias, 1 drivers
v000001e990d6c3b0_0 .net "d", 0 0, L_000001e990d693e0;  alias, 1 drivers
v000001e990d6cd10_0 .net "not_clk", 0 0, L_000001e990d69450;  1 drivers
v000001e990d6d0d0_0 .net "q", 0 0, L_000001e990dc7e80;  alias, 1 drivers
v000001e990d6c450_0 .net "temp", 0 0, L_000001e990d697d0;  1 drivers
S_000001e990d2d700 .scope module, "Master" "D_Latch" 3 9, 3 13 0, S_000001e990d7a320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "e";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_000001e990d691b0 .functor NOT 1, L_000001e990d693e0, C4<0>, C4<0>, C4<0>;
L_000001e990d694c0 .functor NAND 1, L_000001e990d693e0, L_000001e990d69450, C4<1>, C4<1>;
L_000001e990d695a0 .functor NAND 1, L_000001e990d691b0, L_000001e990d69450, C4<1>, C4<1>;
L_000001e990d69530 .functor NAND 1, L_000001e990d694c0, L_000001e990d697d0, C4<1>, C4<1>;
L_000001e990d697d0 .functor NAND 1, L_000001e990d695a0, L_000001e990d69530, C4<1>, C4<1>;
v000001e990d6c8b0_0 .net "d", 0 0, L_000001e990d693e0;  alias, 1 drivers
v000001e990d6d030_0 .net "e", 0 0, L_000001e990d69450;  alias, 1 drivers
v000001e990d6c310_0 .net "node1", 0 0, L_000001e990d694c0;  1 drivers
v000001e990d6c950_0 .net "node2", 0 0, L_000001e990d695a0;  1 drivers
v000001e990d6cb30_0 .net "notd", 0 0, L_000001e990d691b0;  1 drivers
v000001e990d6c9f0_0 .net "notq", 0 0, L_000001e990d69530;  1 drivers
v000001e990d6ce50_0 .net "q", 0 0, L_000001e990d697d0;  alias, 1 drivers
S_000001e990d2d890 .scope module, "Slave" "D_Latch" 3 10, 3 13 0, S_000001e990d7a320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "e";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_000001e990d69140 .functor NOT 1, L_000001e990d697d0, C4<0>, C4<0>, C4<0>;
L_000001e990dc7d30 .functor NAND 1, L_000001e990d697d0, v000001e990dc5ed0_0, C4<1>, C4<1>;
L_000001e990dc7b70 .functor NAND 1, L_000001e990d69140, v000001e990dc5ed0_0, C4<1>, C4<1>;
L_000001e990dc78d0 .functor NAND 1, L_000001e990dc7d30, L_000001e990dc7e80, C4<1>, C4<1>;
L_000001e990dc7e80 .functor NAND 1, L_000001e990dc7b70, L_000001e990dc78d0, C4<1>, C4<1>;
v000001e990d6c1d0_0 .net "d", 0 0, L_000001e990d697d0;  alias, 1 drivers
v000001e990d6cf90_0 .net "e", 0 0, v000001e990dc5ed0_0;  alias, 1 drivers
v000001e990d6ca90_0 .net "node1", 0 0, L_000001e990dc7d30;  1 drivers
v000001e990d6c770_0 .net "node2", 0 0, L_000001e990dc7b70;  1 drivers
v000001e990d6cbd0_0 .net "notd", 0 0, L_000001e990d69140;  1 drivers
v000001e990d6cc70_0 .net "notq", 0 0, L_000001e990dc78d0;  1 drivers
v000001e990d6c810_0 .net "q", 0 0, L_000001e990dc7e80;  alias, 1 drivers
    .scope S_000001e990d7a000;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e990dc5ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e990dc6650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e990dc5390_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001e990d7a000;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v000001e990dc5ed0_0;
    %inv;
    %store/vec4 v000001e990dc5ed0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e990d7a000;
T_2 ;
    %vpi_call 2 20 "$dumpfile", "Toggle_Flip_Flop.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e990d7a000 {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e990dc5390_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e990d2b4f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e990dc6650_0, 0, 1;
    %wait E_000001e990d2b4f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e990dc6650_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %wait E_000001e990d2b4f0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Lab1_111062109_Toggle_Flip_Flop_t.v";
    "./Lab1_111062109_Toggle_Flip_Flop.v";
