// Seed: 4126971953
module module_0 (
    output uwire id_0
);
  assign id_0 = 1 - id_2;
  for (id_3 = -1; id_3; id_2 = 1'b0) begin : LABEL_0
    initial id_2 = id_3;
    assign id_2 = ~id_2 || -1;
  end
  wire id_4;
  assign id_2 = -1;
  wire id_5;
  wand id_6, id_7;
  wand id_8, id_9, id_10 = -1;
  assign id_6 = 1 & id_8;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input tri1  id_2
);
  assign id_4.id_2 = id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
endmodule
