#Timing report of worst 20 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dual_port_ram^MEM~0-5^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-5^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-5^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-5^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-5^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-5^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 2
Startpoint: dual_port_ram^MEM~0-9^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-9^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-9^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-9^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 3
Startpoint: dual_port_ram^MEM~0-9^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-9^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-9^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 4
Startpoint: dual_port_ram^MEM~0-8^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-8^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-8^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-8^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-8^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-8^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 5
Startpoint: dual_port_ram^MEM~0-8^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-8^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-8^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-8^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-8^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-8^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 6
Startpoint: dual_port_ram^MEM~0-7^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-7^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-7^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-7^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-7^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-7^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 7
Startpoint: dual_port_ram^MEM~0-7^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-7^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-7^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-7^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-7^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-7^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 8
Startpoint: dual_port_ram^MEM~0-6^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-6^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-6^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-6^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-6^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-6^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 9
Startpoint: dual_port_ram^MEM~0-6^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-6^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-6^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-6^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-6^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-6^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 10
Startpoint: dual_port_ram^MEM~0-5^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-5^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-5^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-5^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-5^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-5^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 11
Startpoint: dual_port_ram^MEM~0-0^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-0^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-0^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-0^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-0^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-0^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 12
Startpoint: dual_port_ram^MEM~0-4^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-4^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-4^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-4^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-4^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-4^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 13
Startpoint: dual_port_ram^MEM~0-4^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-4^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-4^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-4^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-4^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-4^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 14
Startpoint: dual_port_ram^MEM~0-3^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-3^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-3^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-3^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-3^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-3^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 15
Startpoint: dual_port_ram^MEM~0-3^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-3^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-3^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-3^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-3^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-3^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 16
Startpoint: dual_port_ram^MEM~0-2^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-2^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-2^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-2^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-2^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-2^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 17
Startpoint: dual_port_ram^MEM~0-2^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-2^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-2^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-2^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-2^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-2^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 18
Startpoint: dual_port_ram^MEM~0-1^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-1^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-1^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-1^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-1^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-1^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 19
Startpoint: dual_port_ram^MEM~0-1^out2~1.addr1[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-1^out2~1.out1[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-1^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-1^out2~1.addr1[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-1^out2~1.out1[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-1^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#Path 20
Startpoint: dual_port_ram^MEM~0-0^out2~1.addr2[0] (dual_port_ram clocked by clk)
Endpoint  : dual_port_ram^MEM~0-0^out2~1.out2[0] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-0^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
dual_port_ram^MEM~0-0^out2~1.addr2[0] (dual_port_ram) [clock-to-output]     0.060     2.244
dual_port_ram^MEM~0-0^out2~1.out2[0] (dual_port_ram)                        0.852     3.096
data arrival time                                                                     3.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-0^out2~1.clk[0] (dual_port_ram)                         2.183     2.183
clock uncertainty                                                           0.000     2.183
cell setup time                                                            -0.019     2.164
data required time                                                                    2.164
-------------------------------------------------------------------------------------------
data required time                                                                    2.164
data arrival time                                                                    -3.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.931


#End of timing report
