Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 13:42:05 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           29 |
| No           | No                    | Yes                    |             347 |          144 |
| No           | Yes                   | No                     |              56 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             299 |          123 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                       Enable Signal                      |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  main_state_switcher_1/right_left_signal_1/process_begin_next_reg/G0 |                                                          |                                                             |                1 |              1 |         1.00 |
|  main_state_switcher_1/left_right_signal_1/process_begin_next_reg/G0 |                                                          |                                                             |                1 |              1 |         1.00 |
|  main_state_switcher_1/state_in_edit_state_next_reg[2]_i_2_n_0       |                                                          | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                2 |              3 |         1.50 |
|  clock_for_edit                                                      |                                                          | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                3 |              3 |         1.00 |
|  main_state_switcher_1/scan_seg_1/clkout_reg_n_0                     |                                                          | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                2 |              3 |         1.50 |
|  clock_for_edit                                                      | main_state_switcher_1/left_right_standard_next           | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                4 |              6 |         1.50 |
|  main_state_switcher_1/next_state__1                                 |                                                          | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                8 |             12 |         1.50 |
|  P17_IBUF_BUFG                                                       |                                                          |                                                             |               12 |             16 |         1.33 |
|  P17_IBUF_BUFG                                                       |                                                          | main_state_switcher_1/content_3[1]_i_1_n_0                  |               12 |             16 |         1.33 |
|  P17_IBUF_BUFG                                                       | debounce_1/debounce_counter[0]_i_1_n_0                   | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                       | debounce_4/debounce_counter[0]_i_1__2_n_0                | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                       | debounce_3/debounce_counter[0]_i_1__1_n_0                | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                       | debounce_2/debounce_counter[0]_i_1__0_n_0                | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                       | debounce_5/debounce_counter[0]_i_1__3_n_0                | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                5 |             20 |         4.00 |
|  P17_IBUF_BUFG                                                       |                                                          | standard_clock_generator_60_1/nolabel_line31/standard_clock |                7 |             25 |         3.57 |
|  P17_IBUF_BUFG                                                       | debounce_1/button_out_reg_0                              | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                7 |             26 |         3.71 |
|  clock_for_edit                                                      | main_state_switcher_1/total_working_time_standard_next   | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                9 |             27 |         3.00 |
|  clock_for_edit                                                      | main_state_switcher_1/current_time_edit                  | main_state_switcher_1/standard_clock_generator_edit_1/P15   |               16 |             28 |         1.75 |
|  clock_for_edit                                                      | main_state_switcher_1/level_3_timer_standard_next        | main_state_switcher_1/standard_clock_generator_edit_1/P15   |               17 |             28 |         1.65 |
|  clock_for_edit                                                      | main_state_switcher_1/self_clean_timer_standard_next     | main_state_switcher_1/standard_clock_generator_edit_1/P15   |               18 |             28 |         1.56 |
|  clock_for_edit                                                      | main_state_switcher_1/strong_standby_timer_standard_next | main_state_switcher_1/standard_clock_generator_edit_1/P15   |               18 |             28 |         1.56 |
|  standard_clock_1_BUFG                                               | main_state_switcher_1/total_working_time_reg[27]_i_1_n_5 | main_state_switcher_1/standard_clock_generator_edit_1/P15   |                9 |             28 |         3.11 |
|  main_state_switcher_1/current_time_next_reg[27]_i_2_n_0             |                                                          |                                                             |               15 |             28 |         1.87 |
|  P17_IBUF_BUFG                                                       |                                                          | main_state_switcher_1/standard_clock_generator_edit_1/P15   |               29 |             72 |         2.48 |
|  standard_clock_1_BUFG                                               |                                                          | main_state_switcher_1/standard_clock_generator_edit_1/P15   |              110 |            269 |         2.45 |
+----------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


