---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 222
      num_constraints: 286
      at: 937c10d9215517acdefcf6d0f7759b666050df0acb2870ff4c6fcd2a4e4148fd
      bt: f1f82f379028afd47388c4ba7dd5ffd0ec085288791d4de7354b0d527d46c1af
      ct: 97cd623800bf1632d7a90a77938a42aecf9449f5c945d57cb5474fd32dc10bc3
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, 0"
      - "  eq &v4, v2, 3"
      - "  mask 3, v4"
      - "    repeat 2, &v6, false, 0, 4"
      - "      add &v7, v3, v6"
      - "      store &v3, v7"
      - "  eq &v8, v2, 3"
      - "  pick &v9, v8, 6, 0"
      - "  store &v10, v9"
      - "  eq &v11, v10, v3"
      - "  retn v11"
      - "decl f1: <12>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <13>"
      - "  retn 0"
      - "decl f3: <14>"
      - "  retn [0]"
      - "decl f4: <15>"
      - "  retn 0"
      - "decl f5: <16>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f6: <17>"
      - "  retn 0"
      - "decl f7: <18>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <19>"
      - "  retn 0"
      - "decl f9: <20>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f10: <21>"
      - "  retn 0"
      - "decl f11: <22>"
      - "  retn [0, 0, 0, 0]"
      - "decl f12: <23>"
      - "  retn 0"
      - "decl f13: <24>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f14: <25>"
      - "  retn 0"
      - "decl f15: <26>"
      - "  retn [0, 0]"
      - "decl f16: <27>"
      - "  retn 0"
      - "decl f17: <28>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f18: <29>"
      - "  retn 0"
      - "decl f19: <30>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <31>"
      - "  retn 0"
      - "decl f21: <32>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <33>"
      - "  retn 0"
      - "decl f23: <34>"
      - "  retn [0]"
      - "decl f24: <35>"
      - "  retn 0"
      - "decl f25: <36>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <37>"
      - "  retn 0"
      - "decl f27: <38>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f28: <39>"
      - "  retn 0"
      - "decl f29: <40>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <41>"
      - "  retn 0"
      - "decl f31: <42>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <43>"
      - "  retn 0"
      - "decl f33: <44>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <45>"
      - "  retn 0"
      - "decl f35: <46>"
      - "  retn [0, 0]"
      - "decl f36: <47>"
      - "  retn 0"
      - "decl f37: <48>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <49>"
      - "  retn 0"
      - "decl f39: <50>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <51>"
      - "  retn 0"
      - "decl f41: <52>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <53>"
      - "  retn []group"
      - "decl f43: <54>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f44: <55>"
      - "  retn []group"
      - "decl f45: <56>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f46: <57>"
      - "  retn []"
      - "decl f47: <58>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f48: <59>"
      - "  retn []"
      - "decl f49: <60>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f50: <61>"
      - "  retn 'a'"
      - "decl f51: <62>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f52: <63>"
      - "  retn 'a'"
      - "decl f53: <64>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f54: <65>"
      - "  retn false"
      - "decl f55: <66>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <67>"
      - "  retn false"
      - "decl f57: <68>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f58: <69>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f59: <70>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <71>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - ""
    output:
      - input_file: inputs/u32_3.in
        output:
          registers:
            a:
              type: bool
              value: "true"
    initial_ast: 768c024f5a83ccf2390039221a5b944df60a7e62f3bd12be32ccc818b4d86fed
    imports_resolved_ast: 3771842c7a6a0a350e8693a72a56029c05deac0a4cb9c68bd0e0d9f31a9777fb
    canonicalized_ast: a7e3969b58700295ade1b4498abb9aa364b93bc22f3817f96964e661914e49ab
    type_inferenced_ast: 59c9d2d624256f9380f6df61f4b6b490a413a0e2cdbc3b87846e2577d20edab6
