
---------- Begin Simulation Statistics ----------
final_tick                                69971984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 519407                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680124                       # Number of bytes of host memory used
host_op_rate                                   919118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.80                       # Real time elapsed on the host
host_tick_rate                             1495115923                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24308337                       # Number of instructions simulated
sim_ops                                      43015049                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069972                       # Number of seconds simulated
sim_ticks                                 69971984000                       # Number of ticks simulated
system.cpu.Branches                           1784668                       # Number of branches fetched
system.cpu.committedInsts                    24308337                       # Number of instructions committed
system.cpu.committedOps                      43015049                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     5153372                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       67138                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    29675467                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         69971984                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               69971983.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads              9220062                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            23716768                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1772711                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  88188                       # Number of float alu accesses
system.cpu.num_fp_insts                         88188                       # number of float instructions
system.cpu.num_fp_register_reads               138104                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               76749                       # number of times the floating registers were written
system.cpu.num_func_calls                        3652                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42832511                       # Number of integer alu accesses
system.cpu.num_int_insts                     42832511                       # number of integer instructions
system.cpu.num_int_register_reads            84419046                       # number of times the integer registers were read
system.cpu.num_int_register_writes           44342654                       # number of times the integer registers were written
system.cpu.num_load_insts                     5153143                       # Number of load instructions
system.cpu.num_mem_refs                       5220060                       # number of memory refs
system.cpu.num_store_insts                      66917                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                123874      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  34300725     79.74%     80.03% # Class of executed instruction
system.cpu.op_class::IntMult                  3272661      7.61%     87.64% # Class of executed instruction
system.cpu.op_class::IntDiv                     50585      0.12%     87.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    8129      0.02%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4064      0.01%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      128      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                    5418      0.01%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               12512      0.03%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4945      0.01%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 738      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11557      0.03%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::MemRead                  5134469     11.94%     99.80% # Class of executed instruction
system.cpu.op_class::MemWrite                   62176      0.14%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead               18674      0.04%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               4741      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43015956                       # Class of executed instruction
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops         3077                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           6305                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops             3078                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3901                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          524                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1162                       # Transaction distribution
system.membus.trans_dist::ReadExReq               616                       # Transaction distribution
system.membus.trans_dist::ReadExResp              616                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1599                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         6116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       175296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       175296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  175296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2215                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2215    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2215                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5997000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           11774000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2360                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2238                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4285                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1047                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1047                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2360                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2069                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7643                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9712                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        49536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       278208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   327744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              3625                       # Total snoops (count)
system.l2bus.snoopTraffic                       33536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7032                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.437998                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.496463                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3953     56.21%     56.21% # Request fanout histogram
system.l2bus.snoop_fanout::1                     3078     43.77%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7032                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              9733000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             7899000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2322000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst     29674693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29674693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29674693                       # number of overall hits
system.cpu.icache.overall_hits::total        29674693                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          774                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            774                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          774                       # number of overall misses
system.cpu.icache.overall_misses::total           774                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64153000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64153000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64153000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64153000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29675467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29675467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29675467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29675467                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82885.012920                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82885.012920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82885.012920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82885.012920                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          774                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          774                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62605000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62605000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80885.012920                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80885.012920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80885.012920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80885.012920                       # average overall mshr miss latency
system.cpu.icache.replacements                    521                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29674693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29674693                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          774                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           774                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64153000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64153000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29675467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29675467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82885.012920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82885.012920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62605000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62605000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80885.012920                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80885.012920                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.842723                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29675467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38340.396641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.842723                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59351708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59351708                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5216674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5216674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5216969                       # number of overall hits
system.cpu.dcache.overall_hits::total         5216969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2633                       # number of overall misses
system.cpu.dcache.overall_misses::total          2633                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    124916000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    124916000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    124916000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    124916000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5219154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5219154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5219602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5219602                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000475                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000504                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50369.354839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50369.354839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47442.461071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47442.461071                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1714                       # number of writebacks
system.cpu.dcache.writebacks::total              1714                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    119956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    119956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    132044000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    132044000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48369.354839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48369.354839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50149.639195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50149.639195                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2377                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5151491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5151491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     67061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     67061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5152924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5152924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000278                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46797.627355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46797.627355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     64195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     64195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44797.627355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44797.627355                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     57855000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     57855000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55257.879656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55257.879656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55761000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55761000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53257.879656                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53257.879656                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          153                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          153                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.341518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.341518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          153                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          153                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12088000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12088000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.341518                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.341518                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79006.535948                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79006.535948                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.836399                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5219602                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2633                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1982.378276                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.836399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10441837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10441837                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  69971984000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1191                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1192                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1191                       # number of overall hits
system.l2cache.overall_hits::total               1192                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           773                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          1442                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2215                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          773                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         1442                       # number of overall misses
system.l2cache.overall_misses::total             2215                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     60269000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    110322000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    170591000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     60269000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    110322000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    170591000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          774                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         2633                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3407                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          774                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         2633                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3407                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.998708                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.547664                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.650132                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.998708                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.547664                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.650132                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 77967.658473                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 76506.241331                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 77016.252822                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 77967.658473                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 76506.241331                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 77016.252822                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            524                       # number of writebacks
system.l2cache.writebacks::total                  524                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         1442                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2215                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         1442                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2215                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     52539000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     95902000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    148441000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     52539000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     95902000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    148441000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.998708                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.547664                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.650132                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.998708                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.547664                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.650132                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 67967.658473                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66506.241331                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 67016.252822                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 67967.658473                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66506.241331                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 67016.252822                       # average overall mshr miss latency
system.l2cache.replacements                      3625                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         1714                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1714                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         1714                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1714                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         1139                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1139                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          431                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              431                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          616                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            616                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     47878000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     47878000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         1047                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1047                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.588348                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.588348                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77724.025974                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77724.025974                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          616                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          616                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     41718000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     41718000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.588348                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.588348                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67724.025974                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67724.025974                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          760                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          761                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          773                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          826                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1599                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     60269000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     62444000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    122713000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          774                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1586                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2360                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.998708                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.520807                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.677542                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 77967.658473                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 75598.062954                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 76743.589744                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          773                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          826                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1599                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     52539000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     54184000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    106723000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.998708                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.520807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.677542                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67967.658473                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65598.062954                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66743.589744                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse               63.995738                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   5165                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3689                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.400108                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    23.051890                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     3.497094                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    37.446754                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.360186                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.054642                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.585106                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999933                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                16297                       # Number of tag accesses
system.l2cache.tags.data_accesses               16297                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           49472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           92288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              141760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        49472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          49472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        33536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            33536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              773                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1442                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2215                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           524                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 524                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             707026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1318928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2025954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        707026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            707026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          479278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                479278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          479278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            707026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1318928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               2505231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       773.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1359.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.132756790500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            29                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            29                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                22738                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 469                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2215                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         524                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                295                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                475                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                335                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                35                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 38                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 86                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                162                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                128                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 59                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.20                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      17772000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    10660000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 57747000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8335.83                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27085.83                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      1604                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      428                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.23                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 81.84                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2215                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   524                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2122                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          590                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     283.986441                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    175.932533                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    293.902817                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           217     36.78%     36.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          145     24.58%     61.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           67     11.36%     72.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           48      8.14%     80.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           22      3.73%     84.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      3.56%     88.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           17      2.88%     91.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           12      2.03%     93.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           41      6.95%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           590                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       72.172414                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      46.643366                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     122.393998                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-31              10     34.48%     34.48% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32-63             13     44.83%     79.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-95              3     10.34%     89.66% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-159            1      3.45%     93.10% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::160-191            1      3.45%     96.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::672-703            1      3.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             29                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.103448                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.072447                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.046928                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                13     44.83%     44.83% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      3.45%     48.28% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                14     48.28%     96.55% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      3.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             29                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  136448                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     5312                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    31744                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   141760                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 33536                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          1.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       2.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.02                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.02                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    69971948000                       # Total gap between requests
system.mem_ctrl.avgGap                    25546530.85                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        49472                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        86976                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        31744                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 707025.829080393072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1243011.774541079067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 453667.284895051678                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          773                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1442                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          524                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     20581750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     37165250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1511653038000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26625.81                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     25773.40                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 2884834041.98                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     76.53                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               1235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                652740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              5483520                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              307980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5523155040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1183908240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       25872266880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         32587009620                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         465.715101                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  67251069000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2336360000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT    384555000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               3020220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1586310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              9738960                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             2281140                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5523155040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1236275280                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       25828168320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         32604225270                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         465.961138                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  67135728500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2336360000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    499895500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  69971984000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
