# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

DBG:
  ID:
    ID_CODE: [0, 0xFFFFFFFF]
  CTL0:
    "TIMER*_HOLD":
      Continue: [0, "Continue running the timer as usual"]
      Stop: [1, "Hold the timer counter for debug when the core is halted"]
    "I2C*_HOLD":
      Continue: [0, "Continue running I2C as usual"]
      Stop: [1, "Hold the I2C timeout for debug when the core is halted"]
    "*WDGT_HOLD":
      Continue: [0, "Continue running the watchdog timer as usual"]
      Stop: [1, "Hold the watchdog timer for debug when the core is halted"]
    STB_HOLD:
      Disabled: [0, "No effect"]
      Enabled: [1, "In standby mode the AHB clock and system clock are provided by IRC8M"]
    DSLP_HOLD:
      Disabled: [0, "No effect"]
      Enabled: [1, "In deep-sleep mode the AHB clock and system clock are provided by IRC8M"]
    SLP_HOLD:
      Disabled: [0, "No effect"]
      Enabled: [1, "In sleep mode the AHB clock is on"]
  CTL1:
    "TIMER*_HOLD":
      Continue: [0, "Continue running the timer as usual"]
      Stop: [1, "Hold the timer counter for debug when the core is halted"]
    RTC_HOLD:
      Continue: [0, "Continue running the RTC as usual"]
      Stop: [1, "Hold the RTC for debug when the core is halted"]
