/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  reg [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_63z;
  wire [12:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_71z;
  wire [6:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_4z[2] & celloutsig_0_4z[5]);
  assign celloutsig_1_3z = ~(in_data[100] & celloutsig_1_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_17z & celloutsig_1_14z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z & celloutsig_0_10z[0]);
  assign celloutsig_0_19z = ~(celloutsig_0_6z[5] & celloutsig_0_7z);
  assign celloutsig_0_30z = ~(celloutsig_0_23z[0] & celloutsig_0_19z);
  assign celloutsig_0_57z = ~((celloutsig_0_26z | celloutsig_0_14z) & celloutsig_0_41z);
  assign celloutsig_0_2z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_0_38z = celloutsig_0_28z ^ celloutsig_0_36z[2];
  assign celloutsig_0_46z = celloutsig_0_45z[3] ^ celloutsig_0_9z;
  assign celloutsig_1_1z = in_data[152] ^ in_data[100];
  assign celloutsig_1_4z = in_data[153] ^ celloutsig_1_0z;
  assign celloutsig_1_6z = in_data[127] ^ celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_2z[7] ^ in_data[140];
  assign celloutsig_1_14z = celloutsig_1_11z[5] ^ celloutsig_1_0z;
  assign celloutsig_1_15z = celloutsig_1_3z ^ celloutsig_1_12z;
  assign celloutsig_1_16z = celloutsig_1_13z ^ celloutsig_1_1z;
  assign celloutsig_0_13z = celloutsig_0_2z ^ celloutsig_0_11z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[90];
  assign celloutsig_0_14z = celloutsig_0_13z ^ celloutsig_0_2z;
  assign celloutsig_0_17z = celloutsig_0_4z[5] ^ celloutsig_0_7z;
  assign celloutsig_0_29z = celloutsig_0_12z[0] ^ celloutsig_0_10z[0];
  assign celloutsig_0_0z = in_data[59:53] === in_data[92:86];
  assign celloutsig_1_0z = in_data[132:129] === in_data[140:137];
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z } === in_data[91:89];
  assign celloutsig_0_41z = in_data[86:83] > { celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_1_13z = in_data[102:97] > in_data[105:100];
  assign celloutsig_0_35z = { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_33z } <= { celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_49z = { celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_37z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_5z } <= { celloutsig_0_6z[11:2], celloutsig_0_2z };
  assign celloutsig_0_5z = in_data[12:1] <= { in_data[16:8], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_12z = { in_data[115:106], celloutsig_1_7z } <= { celloutsig_1_11z[2:1], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[54:51], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= { celloutsig_0_6z[4:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_4z[7:1], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_14z } && { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_8z = ! { celloutsig_0_6z[10:6], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_17z = ! { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_37z = { in_data[78:73], celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_5z } || { celloutsig_0_36z[1], celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_9z & ~(celloutsig_0_18z[4]);
  assign celloutsig_0_24z = celloutsig_0_12z[1] & ~(in_data[2]);
  assign celloutsig_0_26z = in_data[74] & ~(celloutsig_0_10z[1]);
  assign celloutsig_0_28z = celloutsig_0_18z[0] & ~(celloutsig_0_24z);
  assign celloutsig_0_32z = in_data[75] & ~(celloutsig_0_12z[0]);
  assign celloutsig_0_33z = celloutsig_0_24z & ~(celloutsig_0_23z[2]);
  assign celloutsig_0_71z = { celloutsig_0_41z, celloutsig_0_0z, celloutsig_0_46z } % { 1'h1, celloutsig_0_47z, celloutsig_0_8z };
  assign celloutsig_1_10z = celloutsig_1_9z % { 1'h1, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_6z[9:7] % { 1'h1, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_23z = celloutsig_0_12z % { 1'h1, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_44z = { celloutsig_0_27z[0], celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_37z, celloutsig_0_28z } != { celloutsig_0_12z[2:1], celloutsig_0_37z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_47z = { celloutsig_0_39z[4:0], celloutsig_0_32z } != { celloutsig_0_45z[6:3], celloutsig_0_38z, celloutsig_0_38z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } != { celloutsig_1_2z[13:7], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_15z = - in_data[68:66];
  assign celloutsig_0_27z = - { celloutsig_0_6z[7:5], celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_52z = { celloutsig_0_24z, celloutsig_0_49z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_22z } << { celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_45z };
  assign celloutsig_0_63z = { celloutsig_0_57z, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_45z, celloutsig_0_13z } << { celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_45z, celloutsig_0_44z };
  assign celloutsig_0_12z = { celloutsig_0_10z[1], celloutsig_0_11z, celloutsig_0_1z } << in_data[33:31];
  assign celloutsig_0_45z = celloutsig_0_4z >> { celloutsig_0_31z, celloutsig_0_27z };
  assign celloutsig_1_5z = { celloutsig_1_2z[2:0], celloutsig_1_4z, celloutsig_1_4z } >> { celloutsig_1_2z[2:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_10z[1], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z } >> { in_data[151:149], celloutsig_1_10z };
  assign celloutsig_0_39z = { celloutsig_0_20z[4:0], celloutsig_0_21z } >>> { celloutsig_0_27z[4:1], celloutsig_0_21z, celloutsig_0_24z };
  assign celloutsig_0_4z = { in_data[64:61], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } >>> { in_data[89:84], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[68:63], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } >>> { celloutsig_0_4z[6:4], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_72z = celloutsig_0_52z[15:9] >>> celloutsig_0_63z[7:1];
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_8z } >>> { celloutsig_1_2z[13:2], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_0_20z = in_data[49:43] >>> { celloutsig_0_15z[2:1], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_22z = in_data[36:30] >>> { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_31z = celloutsig_0_27z[3:1] >>> celloutsig_0_4z[4:2];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_36z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_36z = { celloutsig_0_23z[2:1], celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_30z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_2z = { in_data[126:118], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_9z = in_data[154:152];
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_10z[2], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_16z };
  assign { out_data[142:128], out_data[96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
