// Seed: 126272743
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    output supply1 id_5
);
  reg id_7, id_8;
  assign id_8 = 1;
  always_ff id_8 <= 1;
  assign id_5 = 1 - 1;
endmodule
module module_1 (
    output wand  id_0,
    output tri0  id_1,
    output tri0  id_2,
    output uwire id_3,
    output wire  id_4,
    output tri   id_5
    , id_8,
    output wor   id_6
);
  tri1 id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_3
  );
  assign id_0 = id_9;
endmodule
