{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 19:38:30 2012 " "Info: Processing started: Sat Sep 29 19:38:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab1 -c Lab1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "F\[1\] " "Info: Assuming node \"F\[1\]\" is an undefined clock" {  } { { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } } { "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "F\[2\] " "Info: Assuming node \"F\[2\]\" is an undefined clock" {  } { { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } } { "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "C " "Info: Assuming node \"C\" is an undefined clock" {  } { { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 152 48 216 168 "C" "" } } } } { "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst7~28 " "Info: Detected gated clock \"inst7~28\" as buffer" {  } { { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 112 232 296 160 "inst7" "" } } } } { "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst7~14 " "Info: Detected gated clock \"inst7~14\" as buffer" {  } { { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 112 232 296 160 "inst7" "" } } } } { "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/!alex/altera/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "F\[1\] register RG2:inst1\|RG:inst\|467 register RG2:inst1\|RG:inst1\|467 149.25 MHz 6.7 ns Internal " "Info: Clock \"F\[1\]\" has Internal fmax of 149.25 MHz between source register \"RG2:inst1\|RG:inst\|467\" and destination register \"RG2:inst1\|RG:inst1\|467\" (period= 6.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RG2:inst1\|RG:inst\|467 1 REG LC24 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC24; Fanout = 31; REG Node = 'RG2:inst1\|RG:inst\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.600 ns) 3.700 ns RG2:inst1\|RG:inst1\|inst11~11 2 COMB LC17 1 " "Info: 2: + IC(1.100 ns) + CELL(2.600 ns) = 3.700 ns; Loc. = LC17; Fanout = 1; COMB Node = 'RG2:inst1\|RG:inst1\|inst11~11'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 584 648 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 4.600 ns RG2:inst1\|RG:inst1\|467 3 REG LC18 32 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 4.600 ns; Loc. = LC18; Fanout = 32; REG Node = 'RG2:inst1\|RG:inst1\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 76.09 % ) " "Info: Total cell delay = 3.500 ns ( 76.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 23.91 % ) " "Info: Total interconnect delay = 1.100 ns ( 23.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { RG2:inst1|RG:inst|467 {} RG2:inst1|RG:inst1|inst11~11 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.600ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F\[1\] destination 7.100 ns + Shortest register " "Info: + Shortest clock path from clock \"F\[1\]\" to destination register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns F\[1\] 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'F\[1\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.100 ns) 4.400 ns inst7~14 2 COMB SEXP17 6 " "Info: 2: + IC(1.100 ns) + CELL(3.100 ns) = 4.400 ns; Loc. = SEXP17; Fanout = 6; COMB Node = 'inst7~14'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { F[1] inst7~14 } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 112 232 296 160 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.700 ns) 7.100 ns RG2:inst1\|RG:inst1\|467 3 REG LC18 32 " "Info: 3: + IC(0.000 ns) + CELL(2.700 ns) = 7.100 ns; Loc. = LC18; Fanout = 32; REG Node = 'RG2:inst1\|RG:inst1\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst7~14 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 84.51 % ) " "Info: Total cell delay = 6.000 ns ( 84.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 15.49 % ) " "Info: Total interconnect delay = 1.100 ns ( 15.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F\[1\] source 7.100 ns - Longest register " "Info: - Longest clock path from clock \"F\[1\]\" to source register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns F\[1\] 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'F\[1\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.100 ns) 4.400 ns inst7~14 2 COMB SEXP17 6 " "Info: 2: + IC(1.100 ns) + CELL(3.100 ns) = 4.400 ns; Loc. = SEXP17; Fanout = 6; COMB Node = 'inst7~14'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { F[1] inst7~14 } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 112 232 296 160 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.700 ns) 7.100 ns RG2:inst1\|RG:inst\|467 3 REG LC24 31 " "Info: 3: + IC(0.000 ns) + CELL(2.700 ns) = 7.100 ns; Loc. = LC24; Fanout = 31; REG Node = 'RG2:inst1\|RG:inst\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 84.51 % ) " "Info: Total cell delay = 6.000 ns ( 84.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 15.49 % ) " "Info: Total interconnect delay = 1.100 ns ( 15.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.300 ns + " "Info: + Micro clock to output delay of source is 1.300 ns" {  } { { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.800 ns + " "Info: + Micro setup delay of destination is 0.800 ns" {  } { { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { RG2:inst1|RG:inst|467 {} RG2:inst1|RG:inst1|inst11~11 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.600ns 0.900ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "F\[2\] register RG2:inst1\|RG:inst\|467 register RG2:inst1\|RG:inst1\|467 149.25 MHz 6.7 ns Internal " "Info: Clock \"F\[2\]\" has Internal fmax of 149.25 MHz between source register \"RG2:inst1\|RG:inst\|467\" and destination register \"RG2:inst1\|RG:inst1\|467\" (period= 6.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RG2:inst1\|RG:inst\|467 1 REG LC24 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC24; Fanout = 31; REG Node = 'RG2:inst1\|RG:inst\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.600 ns) 3.700 ns RG2:inst1\|RG:inst1\|inst11~11 2 COMB LC17 1 " "Info: 2: + IC(1.100 ns) + CELL(2.600 ns) = 3.700 ns; Loc. = LC17; Fanout = 1; COMB Node = 'RG2:inst1\|RG:inst1\|inst11~11'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 584 648 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 4.600 ns RG2:inst1\|RG:inst1\|467 3 REG LC18 32 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 4.600 ns; Loc. = LC18; Fanout = 32; REG Node = 'RG2:inst1\|RG:inst1\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 76.09 % ) " "Info: Total cell delay = 3.500 ns ( 76.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 23.91 % ) " "Info: Total interconnect delay = 1.100 ns ( 23.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { RG2:inst1|RG:inst|467 {} RG2:inst1|RG:inst1|inst11~11 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.600ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F\[2\] destination 7.100 ns + Shortest register " "Info: + Shortest clock path from clock \"F\[2\]\" to destination register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns F\[2\] 1 CLK PIN_16 84 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_16; Fanout = 84; CLK Node = 'F\[2\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.100 ns) 4.400 ns inst7~14 2 COMB SEXP17 6 " "Info: 2: + IC(1.100 ns) + CELL(3.100 ns) = 4.400 ns; Loc. = SEXP17; Fanout = 6; COMB Node = 'inst7~14'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { F[2] inst7~14 } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 112 232 296 160 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.700 ns) 7.100 ns RG2:inst1\|RG:inst1\|467 3 REG LC18 32 " "Info: 3: + IC(0.000 ns) + CELL(2.700 ns) = 7.100 ns; Loc. = LC18; Fanout = 32; REG Node = 'RG2:inst1\|RG:inst1\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst7~14 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 84.51 % ) " "Info: Total cell delay = 6.000 ns ( 84.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 15.49 % ) " "Info: Total interconnect delay = 1.100 ns ( 15.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[2] inst7~14 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[2] {} F[2]~out {} inst7~14 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F\[2\] source 7.100 ns - Longest register " "Info: - Longest clock path from clock \"F\[2\]\" to source register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns F\[2\] 1 CLK PIN_16 84 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_16; Fanout = 84; CLK Node = 'F\[2\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.100 ns) 4.400 ns inst7~14 2 COMB SEXP17 6 " "Info: 2: + IC(1.100 ns) + CELL(3.100 ns) = 4.400 ns; Loc. = SEXP17; Fanout = 6; COMB Node = 'inst7~14'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { F[2] inst7~14 } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 112 232 296 160 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.700 ns) 7.100 ns RG2:inst1\|RG:inst\|467 3 REG LC24 31 " "Info: 3: + IC(0.000 ns) + CELL(2.700 ns) = 7.100 ns; Loc. = LC24; Fanout = 31; REG Node = 'RG2:inst1\|RG:inst\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 84.51 % ) " "Info: Total cell delay = 6.000 ns ( 84.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 15.49 % ) " "Info: Total interconnect delay = 1.100 ns ( 15.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[2] inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[2] {} F[2]~out {} inst7~14 {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[2] inst7~14 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[2] {} F[2]~out {} inst7~14 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[2] inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[2] {} F[2]~out {} inst7~14 {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.300 ns + " "Info: + Micro clock to output delay of source is 1.300 ns" {  } { { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.800 ns + " "Info: + Micro setup delay of destination is 0.800 ns" {  } { { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { RG2:inst1|RG:inst|467 {} RG2:inst1|RG:inst1|inst11~11 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.600ns 0.900ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[2] inst7~14 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[2] {} F[2]~out {} inst7~14 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[2] inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[2] {} F[2]~out {} inst7~14 {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "C register RG2:inst1\|RG:inst\|467 register RG2:inst1\|RG:inst1\|467 149.25 MHz 6.7 ns Internal " "Info: Clock \"C\" has Internal fmax of 149.25 MHz between source register \"RG2:inst1\|RG:inst\|467\" and destination register \"RG2:inst1\|RG:inst1\|467\" (period= 6.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RG2:inst1\|RG:inst\|467 1 REG LC24 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC24; Fanout = 31; REG Node = 'RG2:inst1\|RG:inst\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.600 ns) 3.700 ns RG2:inst1\|RG:inst1\|inst11~11 2 COMB LC17 1 " "Info: 2: + IC(1.100 ns) + CELL(2.600 ns) = 3.700 ns; Loc. = LC17; Fanout = 1; COMB Node = 'RG2:inst1\|RG:inst1\|inst11~11'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 584 648 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 4.600 ns RG2:inst1\|RG:inst1\|467 3 REG LC18 32 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 4.600 ns; Loc. = LC18; Fanout = 32; REG Node = 'RG2:inst1\|RG:inst1\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 76.09 % ) " "Info: Total cell delay = 3.500 ns ( 76.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 23.91 % ) " "Info: Total interconnect delay = 1.100 ns ( 23.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { RG2:inst1|RG:inst|467 {} RG2:inst1|RG:inst1|inst11~11 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.600ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 4.000 ns + Shortest register " "Info: + Shortest clock path from clock \"C\" to destination register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns C 1 CLK PIN_25 13 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_25; Fanout = 13; CLK Node = 'C'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 152 48 216 168 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.700 ns) 4.000 ns RG2:inst1\|RG:inst1\|467 2 REG LC18 32 " "Info: 2: + IC(1.100 ns) + CELL(2.700 ns) = 4.000 ns; Loc. = LC18; Fanout = 32; REG Node = 'RG2:inst1\|RG:inst1\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { C RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 72.50 % ) " "Info: Total cell delay = 2.900 ns ( 72.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 27.50 % ) " "Info: Total interconnect delay = 1.100 ns ( 27.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { C RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { C {} C~out {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 4.000 ns - Longest register " "Info: - Longest clock path from clock \"C\" to source register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns C 1 CLK PIN_25 13 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_25; Fanout = 13; CLK Node = 'C'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 152 48 216 168 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.700 ns) 4.000 ns RG2:inst1\|RG:inst\|467 2 REG LC24 31 " "Info: 2: + IC(1.100 ns) + CELL(2.700 ns) = 4.000 ns; Loc. = LC24; Fanout = 31; REG Node = 'RG2:inst1\|RG:inst\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { C RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 72.50 % ) " "Info: Total cell delay = 2.900 ns ( 72.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 27.50 % ) " "Info: Total interconnect delay = 1.100 ns ( 27.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { C RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { C {} C~out {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { C RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { C {} C~out {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 2.700ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { C RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { C {} C~out {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.300 ns + " "Info: + Micro clock to output delay of source is 1.300 ns" {  } { { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.800 ns + " "Info: + Micro setup delay of destination is 0.800 ns" {  } { { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { RG2:inst1|RG:inst|467 RG2:inst1|RG:inst1|inst11~11 RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { RG2:inst1|RG:inst|467 {} RG2:inst1|RG:inst1|inst11~11 {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 2.600ns 0.900ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { C RG2:inst1|RG:inst1|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { C {} C~out {} RG2:inst1|RG:inst1|467 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 2.700ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { C RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { C {} C~out {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CTR11:inst\|CTR:inst\|inst10 F\[2\] C 2.500 ns register " "Info: tsu for register \"CTR11:inst\|CTR:inst\|inst10\" (data pin = \"F\[2\]\", clock pin = \"C\") is 2.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.700 ns + Longest pin register " "Info: + Longest pin to register delay is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns F\[2\] 1 CLK PIN_16 84 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_16; Fanout = 84; CLK Node = 'F\[2\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.600 ns) 3.900 ns CTR11:inst\|CTR:inst\|inst8~9 2 COMB LC19 1 " "Info: 2: + IC(1.100 ns) + CELL(2.600 ns) = 3.900 ns; Loc. = LC19; Fanout = 1; COMB Node = 'CTR11:inst\|CTR:inst\|inst8~9'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { F[2] CTR11:inst|CTR:inst|inst8~9 } "NODE_NAME" } } { "CTR.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/CTR.bdf" { { 24 440 504 72 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 4.800 ns CTR11:inst\|CTR:inst\|inst8~11 3 COMB LC20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC20; Fanout = 1; COMB Node = 'CTR11:inst\|CTR:inst\|inst8~11'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CTR11:inst|CTR:inst|inst8~9 CTR11:inst|CTR:inst|inst8~11 } "NODE_NAME" } } { "CTR.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/CTR.bdf" { { 24 440 504 72 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 5.700 ns CTR11:inst\|CTR:inst\|inst10 4 REG LC21 39 " "Info: 4: + IC(0.000 ns) + CELL(0.900 ns) = 5.700 ns; Loc. = LC21; Fanout = 39; REG Node = 'CTR11:inst\|CTR:inst\|inst10'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CTR11:inst|CTR:inst|inst8~11 CTR11:inst|CTR:inst|inst10 } "NODE_NAME" } } { "CTR.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/CTR.bdf" { { 24 504 568 104 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 80.70 % ) " "Info: Total cell delay = 4.600 ns ( 80.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 19.30 % ) " "Info: Total interconnect delay = 1.100 ns ( 19.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { F[2] CTR11:inst|CTR:inst|inst8~9 CTR11:inst|CTR:inst|inst8~11 CTR11:inst|CTR:inst|inst10 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { F[2] {} F[2]~out {} CTR11:inst|CTR:inst|inst8~9 {} CTR11:inst|CTR:inst|inst8~11 {} CTR11:inst|CTR:inst|inst10 {} } { 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns } { 0.000ns 0.200ns 2.600ns 0.900ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.800 ns + " "Info: + Micro setup delay of destination is 0.800 ns" {  } { { "CTR.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/CTR.bdf" { { 24 504 568 104 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 4.000 ns - Shortest register " "Info: - Shortest clock path from clock \"C\" to destination register is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns C 1 CLK PIN_25 13 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_25; Fanout = 13; CLK Node = 'C'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 152 48 216 168 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.700 ns) 4.000 ns CTR11:inst\|CTR:inst\|inst10 2 REG LC21 39 " "Info: 2: + IC(1.100 ns) + CELL(2.700 ns) = 4.000 ns; Loc. = LC21; Fanout = 39; REG Node = 'CTR11:inst\|CTR:inst\|inst10'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { C CTR11:inst|CTR:inst|inst10 } "NODE_NAME" } } { "CTR.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/CTR.bdf" { { 24 504 568 104 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 72.50 % ) " "Info: Total cell delay = 2.900 ns ( 72.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 27.50 % ) " "Info: Total interconnect delay = 1.100 ns ( 27.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { C CTR11:inst|CTR:inst|inst10 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { C {} C~out {} CTR11:inst|CTR:inst|inst10 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { F[2] CTR11:inst|CTR:inst|inst8~9 CTR11:inst|CTR:inst|inst8~11 CTR11:inst|CTR:inst|inst10 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { F[2] {} F[2]~out {} CTR11:inst|CTR:inst|inst8~9 {} CTR11:inst|CTR:inst|inst8~11 {} CTR11:inst|CTR:inst|inst10 {} } { 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns } { 0.000ns 0.200ns 2.600ns 0.900ns 0.900ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { C CTR11:inst|CTR:inst|inst10 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { C {} C~out {} CTR11:inst|CTR:inst|inst10 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 2.700ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "F\[1\] RG\[12\] CTR11:inst\|CTR:inst10\|inst10 8.600 ns register " "Info: tco from clock \"F\[1\]\" to destination pin \"RG\[12\]\" through register \"CTR11:inst\|CTR:inst10\|inst10\" is 8.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F\[1\] source 7.100 ns + Longest register " "Info: + Longest clock path from clock \"F\[1\]\" to source register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns F\[1\] 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'F\[1\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.100 ns) 4.400 ns inst7~14 2 COMB SEXP17 6 " "Info: 2: + IC(1.100 ns) + CELL(3.100 ns) = 4.400 ns; Loc. = SEXP17; Fanout = 6; COMB Node = 'inst7~14'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { F[1] inst7~14 } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 112 232 296 160 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.700 ns) 7.100 ns CTR11:inst\|CTR:inst10\|inst10 3 REG LC30 4 " "Info: 3: + IC(0.000 ns) + CELL(2.700 ns) = 7.100 ns; Loc. = LC30; Fanout = 4; REG Node = 'CTR11:inst\|CTR:inst10\|inst10'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst7~14 CTR11:inst|CTR:inst10|inst10 } "NODE_NAME" } } { "CTR.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/CTR.bdf" { { 24 504 568 104 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 84.51 % ) " "Info: Total cell delay = 6.000 ns ( 84.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 15.49 % ) " "Info: Total interconnect delay = 1.100 ns ( 15.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 CTR11:inst|CTR:inst10|inst10 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} CTR11:inst|CTR:inst10|inst10 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.300 ns + " "Info: + Micro clock to output delay of source is 1.300 ns" {  } { { "CTR.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/CTR.bdf" { { 24 504 568 104 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.200 ns + Longest register pin " "Info: + Longest register to pin delay is 0.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CTR11:inst\|CTR:inst10\|inst10 1 REG LC30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC30; Fanout = 4; REG Node = 'CTR11:inst\|CTR:inst10\|inst10'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTR11:inst|CTR:inst10|inst10 } "NODE_NAME" } } { "CTR.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/CTR.bdf" { { 24 504 568 104 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns RG\[12\] 2 PIN PIN_26 0 " "Info: 2: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'RG\[12\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CTR11:inst|CTR:inst10|inst10 RG[12] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 0 560 736 16 "RG\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.200 ns ( 100.00 % ) " "Info: Total cell delay = 0.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CTR11:inst|CTR:inst10|inst10 RG[12] } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "0.200 ns" { CTR11:inst|CTR:inst10|inst10 {} RG[12] {} } { 0.000ns 0.000ns } { 0.000ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 CTR11:inst|CTR:inst10|inst10 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} CTR11:inst|CTR:inst10|inst10 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { CTR11:inst|CTR:inst10|inst10 RG[12] } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "0.200 ns" { CTR11:inst|CTR:inst10|inst10 {} RG[12] {} } { 0.000ns 0.000ns } { 0.000ns 0.200ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RG2:inst1\|RG:inst\|467 D\[0\] F\[1\] 5.000 ns register " "Info: th for register \"RG2:inst1\|RG:inst\|467\" (data pin = \"D\[0\]\", clock pin = \"F\[1\]\") is 5.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F\[1\] destination 7.100 ns + Longest register " "Info: + Longest clock path from clock \"F\[1\]\" to destination register is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns F\[1\] 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'F\[1\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 8 128 296 24 "F\[2..0\]" "" } { 24 328 360 40 "F\[0\]" "" } { 40 328 360 56 "F\[2\]" "" } { 264 328 360 280 "F\[0\]" "" } { 280 328 360 296 "F\[2\]" "" } { 80 56 88 96 "F\[1\]" "" } { 112 56 88 128 "F\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.100 ns) 4.400 ns inst7~14 2 COMB SEXP17 6 " "Info: 2: + IC(1.100 ns) + CELL(3.100 ns) = 4.400 ns; Loc. = SEXP17; Fanout = 6; COMB Node = 'inst7~14'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { F[1] inst7~14 } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 112 232 296 160 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.700 ns) 7.100 ns RG2:inst1\|RG:inst\|467 3 REG LC24 31 " "Info: 3: + IC(0.000 ns) + CELL(2.700 ns) = 7.100 ns; Loc. = LC24; Fanout = 31; REG Node = 'RG2:inst1\|RG:inst\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 84.51 % ) " "Info: Total cell delay = 6.000 ns ( 84.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 15.49 % ) " "Info: Total interconnect delay = 1.100 ns ( 15.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns D\[0\] 1 PIN PIN_41 1 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'D\[0\]'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "Lab1_blocked.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/Lab1_blocked.bdf" { { 40 128 296 56 "D\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(2.600 ns) 3.800 ns RG2:inst1\|RG:inst\|467 2 REG LC24 31 " "Info: 2: + IC(1.000 ns) + CELL(2.600 ns) = 3.800 ns; Loc. = LC24; Fanout = 31; REG Node = 'RG2:inst1\|RG:inst\|467'" {  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { D[0] RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "RG.bdf" "" { Schematic "D:/Study/CS/labs/lab1/quartus/RG.bdf" { { 112 672 736 192 "467" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 73.68 % ) " "Info: Total cell delay = 2.800 ns ( 73.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 26.32 % ) " "Info: Total interconnect delay = 1.000 ns ( 26.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { D[0] RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { D[0] {} D[0]~out {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.200ns 2.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { F[1] inst7~14 RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { F[1] {} F[1]~out {} inst7~14 {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.100ns 2.700ns } "" } } { "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/!alex/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { D[0] RG2:inst1|RG:inst|467 } "NODE_NAME" } } { "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/!alex/altera/quartus/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { D[0] {} D[0]~out {} RG2:inst1|RG:inst|467 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.200ns 2.600ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Peak virtual memory: 148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 19:38:30 2012 " "Info: Processing ended: Sat Sep 29 19:38:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
