make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       main.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atlys_hdmi2usb-hdmi2usbsoc-atlys.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "atlys_hdmi2usb-hdmi2usbsoc-atlys.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/verilog/wb_async_reg.v" into library work
Parsing module <wb_async_reg>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" into library work
Parsing module <top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25360: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25453: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25462: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25523: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25559: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25677: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25708: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25736: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25767: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25795: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25826: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25854: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25885: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25913: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25944: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25972: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26003: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26031: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26062: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26090: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26121: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26149: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26180: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26208: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26239: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26267: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26298: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26326: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26357: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26385: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26416: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26444: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26475: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26503: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26534: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26562: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26593: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26621: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26647: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26958: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27026: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27045: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27064: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27088: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27113: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27132: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27151: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27175: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27200: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27219: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27238: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27262: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27382: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27450: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27469: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27488: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27512: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27537: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27556: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27575: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27599: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27624: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27643: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27662: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27686: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27810: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27830: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27897: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27929: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27966: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27998: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28035: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28067: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28144: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28175: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28207: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28244: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28276: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28313: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28345: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28454: Port wbm_rty_o is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 126: Using initial value of hdmi2usbsoc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 139: Using initial value of hdmi2usbsoc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 158: Using initial value of hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 219: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 242: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 266: Using initial value of hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 294: Using initial value of hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 298: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 334: Using initial value of hdmi2usbsoc_firmware_ram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 524: Using initial value of hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 540: Using initial value of hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 673: Using initial value of hdmi2usbsoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 712: Using initial value of hdmi2usbsoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 751: Using initial value of hdmi2usbsoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 790: Using initial value of hdmi2usbsoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 829: Using initial value of hdmi2usbsoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 868: Using initial value of hdmi2usbsoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 907: Using initial value of hdmi2usbsoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 946: Using initial value of hdmi2usbsoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 966: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 983: Using initial value of hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 998: Using initial value of hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 999: Using initial value of hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1000: Using initial value of hdmi2usbsoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1001: Using initial value of hdmi2usbsoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1002: Using initial value of hdmi2usbsoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1070: Using initial value of hdmi2usbsoc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1099: Using initial value of hdmi2usbsoc_crg_reset1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1110: Using initial value of hdmi2usbsoc_liteethphymiitx_sink_sink_sop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1111: Using initial value of hdmi2usbsoc_liteethphymiitx_sink_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1141: Using initial value of hdmi2usbsoc_liteethphymiitx_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1146: Using initial value of hdmi2usbsoc_liteethphymiirx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1147: Using initial value of hdmi2usbsoc_liteethphymiirx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1228: Using initial value of hdmi2usbsoc_ethmac_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1243: Using initial value of hdmi2usbsoc_ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1261: Using initial value of hdmi2usbsoc_ethmac_preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1355: Using initial value of hdmi2usbsoc_ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1410: Using initial value of hdmi2usbsoc_ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1411: Using initial value of hdmi2usbsoc_ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1426: Using initial value of hdmi2usbsoc_ethmac_rx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1493: Using initial value of hdmi2usbsoc_ethmac_tx_converter_unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1577: Using initial value of hdmi2usbsoc_ethmac_tx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1624: Using initial value of hdmi2usbsoc_ethmac_rx_cdc_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1688: Using initial value of hdmi2usbsoc_ethmac_writer_sink_sink_ack since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1713: Using initial value of hdmi2usbsoc_ethmac_writer_slot_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1732: Using initial value of hdmi2usbsoc_ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1752: Using initial value of hdmi2usbsoc_ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1759: Using initial value of hdmi2usbsoc_ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1798: Using initial value of hdmi2usbsoc_ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1830: Using initial value of hdmi2usbsoc_ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1843: Using initial value of hdmi2usbsoc_ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1856: Using initial value of hdmi2usbsoc_ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1871: Using initial value of hdmi2usbsoc_ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1934: Using initial value of hdmi2usbsoc_hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1937: Using initial value of hdmi2usbsoc_hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1960: Using initial value of hdmi2usbsoc_hdmi_in0_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 1965: Using initial value of hdmi2usbsoc_hdmi_in0_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2051: Using initial value of hdmi2usbsoc_hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2079: Using initial value of hdmi2usbsoc_hdmi_in0_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2084: Using initial value of hdmi2usbsoc_hdmi_in0_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2170: Using initial value of hdmi2usbsoc_hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2198: Using initial value of hdmi2usbsoc_hdmi_in0_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2203: Using initial value of hdmi2usbsoc_hdmi_in0_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2289: Using initial value of hdmi2usbsoc_hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2426: Using initial value of hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2696: Using initial value of hdmi2usbsoc_hdmi_in0_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2762: Using initial value of hdmi2usbsoc_hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2765: Using initial value of hdmi2usbsoc_hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2788: Using initial value of hdmi2usbsoc_hdmi_in1_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2793: Using initial value of hdmi2usbsoc_hdmi_in1_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2879: Using initial value of hdmi2usbsoc_hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2907: Using initial value of hdmi2usbsoc_hdmi_in1_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2912: Using initial value of hdmi2usbsoc_hdmi_in1_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 2998: Using initial value of hdmi2usbsoc_hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3026: Using initial value of hdmi2usbsoc_hdmi_in1_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3031: Using initial value of hdmi2usbsoc_hdmi_in1_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3117: Using initial value of hdmi2usbsoc_hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3254: Using initial value of hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3524: Using initial value of hdmi2usbsoc_hdmi_in1_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3540: Using initial value of hdmi2usbsoc_interface2_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3541: Using initial value of hdmi2usbsoc_interface2_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3630: Using initial value of hdmi2usbsoc_hdmi_out0_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3773: Using initial value of hdmi2usbsoc_hdmi_out0_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3776: Using initial value of hdmi2usbsoc_hdmi_out0_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3791: Using initial value of hdmi2usbsoc_hdmi_out0_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3794: Using initial value of hdmi2usbsoc_hdmi_out0_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 3824: Using initial value of hdmi2usbsoc_hdmi_out0_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4041: Using initial value of hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4059: Using initial value of hdmi2usbsoc_interface3_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4060: Using initial value of hdmi2usbsoc_interface3_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4142: Using initial value of hdmi2usbsoc_hdmi_out1_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4291: Using initial value of hdmi2usbsoc_hdmi_out1_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4508: Using initial value of hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4526: Using initial value of lasmim_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4527: Using initial value of lasmim_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4543: Using initial value of encoder_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4563: Using initial value of encoder_reader_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4688: Using initial value of syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4764: Using initial value of encoder_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4787: Using initial value of encoder_nbytes_clear_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4844: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4847: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25401: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25600: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 6502: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 6664: Assignment to hdmi2usbsoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 6665: Assignment to hdmi2usbsoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 6668: Assignment to hdmi2usbsoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 6669: Assignment to hdmi2usbsoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 6725: Assignment to hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 6740: Assignment to hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8409: Assignment to hdmi2usbsoc_interface2_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8410: Assignment to hdmi2usbsoc_interface3_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8411: Assignment to lasmim_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8413: Assignment to hdmi2usbsoc_interface0_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8414: Assignment to hdmi2usbsoc_interface1_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8511: Assignment to hdmi2usbsoc_interface0_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8512: Assignment to hdmi2usbsoc_interface1_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8561: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8566: Assignment to hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8636: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8754: Assignment to hdmi2usbsoc_liteethphymiitx_source_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8755: Assignment to hdmi2usbsoc_liteethphymiitx_source_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8756: Assignment to hdmi2usbsoc_liteethphymiitx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8759: Assignment to hdmi2usbsoc_liteethphymiitx_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8797: Assignment to hdmi2usbsoc_liteethphymiirx_sink_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8811: Assignment to hdmi2usbsoc_liteethphymiirx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 8818: Assignment to hdmi2usbsoc_liteethphymiirx_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9118: Assignment to hdmi2usbsoc_ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9290: Assignment to hdmi2usbsoc_ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9339: Assignment to hdmi2usbsoc_ethmac_crc32_checker_syncfifo_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9347: Assignment to hdmi2usbsoc_ethmac_crc32_checker_syncfifo_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9510: Assignment to hdmi2usbsoc_ethmac_tx_converter_chunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9594: Assignment to hdmi2usbsoc_ethmac_rx_converter_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9758: Assignment to hdmi2usbsoc_ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9762: Assignment to hdmi2usbsoc_ethmac_tx_last_be_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9792: Assignment to hdmi2usbsoc_liteethphymiitx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9793: Assignment to hdmi2usbsoc_liteethphymiitx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9796: Assignment to hdmi2usbsoc_liteethphymiitx_sink_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9797: Assignment to hdmi2usbsoc_liteethphymiitx_sink_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9798: Assignment to hdmi2usbsoc_ethmac_tx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9828: Assignment to hdmi2usbsoc_ethmac_rx_last_be_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9829: Assignment to hdmi2usbsoc_ethmac_rx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9848: Assignment to hdmi2usbsoc_ethmac_rx_pipeline_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9908: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 9915: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10219: Assignment to hdmi2usbsoc_ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10220: Assignment to hdmi2usbsoc_ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10222: Assignment to hdmi2usbsoc_ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10223: Assignment to hdmi2usbsoc_ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10224: Assignment to hdmi2usbsoc_ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10226: Assignment to hdmi2usbsoc_ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10227: Assignment to hdmi2usbsoc_ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10229: Assignment to hdmi2usbsoc_ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10230: Assignment to hdmi2usbsoc_ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10231: Assignment to hdmi2usbsoc_ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10237: Assignment to hdmi2usbsoc_ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10238: Assignment to hdmi2usbsoc_ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10244: Assignment to hdmi2usbsoc_ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10245: Assignment to hdmi2usbsoc_ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10283: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10284: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10286: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10287: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10302: Assignment to hdmi2usbsoc_hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10304: Assignment to hdmi2usbsoc_hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10660: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10685: Assignment to hdmi2usbsoc_hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10691: Assignment to hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10693: Assignment to hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10706: Assignment to hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10707: Assignment to hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10708: Assignment to hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10763: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10777: Assignment to hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10802: Assignment to hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10961: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10962: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10964: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10965: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10980: Assignment to hdmi2usbsoc_hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 10982: Assignment to hdmi2usbsoc_hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11338: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11363: Assignment to hdmi2usbsoc_hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11369: Assignment to hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11371: Assignment to hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11384: Assignment to hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11385: Assignment to hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11386: Assignment to hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11441: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11455: Assignment to hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11480: Assignment to hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11613: Assignment to hdmi2usbsoc_hdmi_out0_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11614: Assignment to hdmi2usbsoc_hdmi_out0_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11615: Assignment to hdmi2usbsoc_hdmi_out0_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11616: Assignment to hdmi2usbsoc_hdmi_out0_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11620: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11621: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11855: Assignment to hdmi2usbsoc_hdmi_out0_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11857: Assignment to hdmi2usbsoc_hdmi_out0_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11869: Assignment to hdmi2usbsoc_hdmi_out0_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11870: Assignment to hdmi2usbsoc_hdmi_out0_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11871: Assignment to hdmi2usbsoc_hdmi_out0_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11872: Assignment to hdmi2usbsoc_hdmi_out0_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11961: Assignment to hdmi2usbsoc_hdmi_out1_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11962: Assignment to hdmi2usbsoc_hdmi_out1_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11963: Assignment to hdmi2usbsoc_hdmi_out1_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11964: Assignment to hdmi2usbsoc_hdmi_out1_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11981: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 11982: Result of 27-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12105: Assignment to hdmi2usbsoc_hdmi_out1_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12107: Assignment to hdmi2usbsoc_hdmi_out1_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12119: Assignment to hdmi2usbsoc_hdmi_out1_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12120: Assignment to hdmi2usbsoc_hdmi_out1_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12121: Assignment to hdmi2usbsoc_hdmi_out1_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12122: Assignment to hdmi2usbsoc_hdmi_out1_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12312: Result of 29-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12318: Assignment to encoder_reader_reader_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12358: Assignment to encoder_reader_converter_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12365: Assignment to encoder_reader_converter_unchunkerize_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12667: Assignment to encoder_ycbcr422to444_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12668: Assignment to encoder_ycbcr422to444_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12669: Assignment to encoder_ycbcr422to444_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12677: Assignment to encoder_syncfifo_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12763: Assignment to hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12764: Assignment to hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12768: Assignment to hdmi2usbsoc_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12804: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12805: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12807: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12808: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12809: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12815: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12816: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12819: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12822: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12823: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12829: Assignment to hdmi2usbsoc_firmware_ram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12830: Assignment to hdmi2usbsoc_firmware_ram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12839: Assignment to hdmi2usbsoc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12840: Assignment to hdmi2usbsoc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12842: Assignment to hdmi2usbsoc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12843: Assignment to hdmi2usbsoc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12844: Assignment to hdmi2usbsoc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12857: Assignment to encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12858: Assignment to encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12871: Assignment to hdmi2usbsoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12872: Assignment to hdmi2usbsoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12873: Assignment to hdmi2usbsoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12874: Assignment to hdmi2usbsoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12875: Assignment to hdmi2usbsoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12876: Assignment to hdmi2usbsoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12877: Assignment to hdmi2usbsoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12878: Assignment to hdmi2usbsoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12879: Assignment to hdmi2usbsoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12880: Assignment to hdmi2usbsoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12881: Assignment to hdmi2usbsoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12882: Assignment to hdmi2usbsoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12883: Assignment to hdmi2usbsoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12884: Assignment to hdmi2usbsoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12885: Assignment to hdmi2usbsoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12886: Assignment to hdmi2usbsoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12898: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12899: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12900: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12901: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12902: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12903: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12904: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12905: Assignment to hdmi2usbsoc_bank1_bandwidth_nbytes0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12929: Assignment to hdmi2usbsoc_bank2_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12930: Assignment to hdmi2usbsoc_bank2_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12944: Assignment to hdmi2usbsoc_bank3_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12945: Assignment to hdmi2usbsoc_bank3_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12946: Assignment to hdmi2usbsoc_bank3_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12947: Assignment to hdmi2usbsoc_bank3_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12948: Assignment to hdmi2usbsoc_bank3_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12949: Assignment to hdmi2usbsoc_bank3_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12950: Assignment to hdmi2usbsoc_ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12951: Assignment to hdmi2usbsoc_ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12956: Assignment to hdmi2usbsoc_ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12958: Assignment to hdmi2usbsoc_bank3_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12959: Assignment to hdmi2usbsoc_bank3_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12966: Assignment to hdmi2usbsoc_ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12967: Assignment to hdmi2usbsoc_ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12972: Assignment to hdmi2usbsoc_bank3_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12973: Assignment to hdmi2usbsoc_bank3_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12994: Assignment to hdmi2usbsoc_bank5_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12995: Assignment to hdmi2usbsoc_bank5_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12996: Assignment to hdmi2usbsoc_bank5_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12997: Assignment to hdmi2usbsoc_bank5_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12998: Assignment to hdmi2usbsoc_bank5_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 12999: Assignment to hdmi2usbsoc_bank5_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13000: Assignment to hdmi2usbsoc_bank5_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13001: Assignment to hdmi2usbsoc_bank5_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13002: Assignment to hdmi2usbsoc_bank5_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13003: Assignment to hdmi2usbsoc_bank5_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13004: Assignment to hdmi2usbsoc_bank5_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13005: Assignment to hdmi2usbsoc_bank5_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13006: Assignment to hdmi2usbsoc_bank5_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13007: Assignment to hdmi2usbsoc_bank5_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13008: Assignment to hdmi2usbsoc_bank5_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13009: Assignment to hdmi2usbsoc_bank5_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13010: Assignment to hdmi2usbsoc_bank5_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13011: Assignment to hdmi2usbsoc_bank5_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13012: Assignment to hdmi2usbsoc_bank5_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13013: Assignment to hdmi2usbsoc_bank5_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13014: Assignment to hdmi2usbsoc_bank5_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13015: Assignment to hdmi2usbsoc_bank5_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13016: Assignment to hdmi2usbsoc_bank5_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13017: Assignment to hdmi2usbsoc_bank5_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13018: Assignment to hdmi2usbsoc_bank5_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13019: Assignment to hdmi2usbsoc_bank5_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13020: Assignment to hdmi2usbsoc_bank5_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13021: Assignment to hdmi2usbsoc_bank5_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13022: Assignment to hdmi2usbsoc_bank5_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13023: Assignment to hdmi2usbsoc_bank5_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13024: Assignment to hdmi2usbsoc_bank5_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13025: Assignment to hdmi2usbsoc_bank5_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13026: Assignment to hdmi2usbsoc_bank5_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13027: Assignment to hdmi2usbsoc_bank5_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13028: Assignment to hdmi2usbsoc_bank5_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13029: Assignment to hdmi2usbsoc_bank5_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13030: Assignment to hdmi2usbsoc_bank5_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13031: Assignment to hdmi2usbsoc_bank5_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13032: Assignment to hdmi2usbsoc_bank5_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13033: Assignment to hdmi2usbsoc_bank5_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13072: Assignment to hdmi2usbsoc_bank6_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13073: Assignment to hdmi2usbsoc_bank6_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13078: Assignment to hdmi2usbsoc_bank6_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13079: Assignment to hdmi2usbsoc_bank6_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13082: Assignment to hdmi2usbsoc_bank6_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13083: Assignment to hdmi2usbsoc_bank6_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13084: Assignment to hdmi2usbsoc_bank6_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13085: Assignment to hdmi2usbsoc_bank6_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13090: Assignment to hdmi2usbsoc_hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13092: Assignment to hdmi2usbsoc_hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13094: Assignment to hdmi2usbsoc_bank6_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13095: Assignment to hdmi2usbsoc_bank6_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13098: Assignment to hdmi2usbsoc_bank6_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13099: Assignment to hdmi2usbsoc_bank6_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13100: Assignment to hdmi2usbsoc_bank6_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13101: Assignment to hdmi2usbsoc_bank6_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13102: Assignment to hdmi2usbsoc_hdmi_in0_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13104: Assignment to hdmi2usbsoc_bank6_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13105: Assignment to hdmi2usbsoc_bank6_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13106: Assignment to hdmi2usbsoc_bank6_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13107: Assignment to hdmi2usbsoc_bank6_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13108: Assignment to hdmi2usbsoc_hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13110: Assignment to hdmi2usbsoc_bank6_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13111: Assignment to hdmi2usbsoc_bank6_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13112: Assignment to hdmi2usbsoc_bank6_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13113: Assignment to hdmi2usbsoc_bank6_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13114: Assignment to hdmi2usbsoc_bank6_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13115: Assignment to hdmi2usbsoc_bank6_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13118: Assignment to hdmi2usbsoc_bank6_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13119: Assignment to hdmi2usbsoc_bank6_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13120: Assignment to hdmi2usbsoc_bank6_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13121: Assignment to hdmi2usbsoc_bank6_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13122: Assignment to hdmi2usbsoc_hdmi_in0_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13124: Assignment to hdmi2usbsoc_bank6_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13125: Assignment to hdmi2usbsoc_bank6_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13126: Assignment to hdmi2usbsoc_bank6_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13127: Assignment to hdmi2usbsoc_bank6_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13128: Assignment to hdmi2usbsoc_hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13130: Assignment to hdmi2usbsoc_bank6_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13131: Assignment to hdmi2usbsoc_bank6_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13132: Assignment to hdmi2usbsoc_bank6_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13133: Assignment to hdmi2usbsoc_bank6_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13134: Assignment to hdmi2usbsoc_bank6_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13135: Assignment to hdmi2usbsoc_bank6_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13138: Assignment to hdmi2usbsoc_bank6_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13139: Assignment to hdmi2usbsoc_bank6_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13140: Assignment to hdmi2usbsoc_bank6_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13141: Assignment to hdmi2usbsoc_bank6_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13142: Assignment to hdmi2usbsoc_hdmi_in0_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13144: Assignment to hdmi2usbsoc_bank6_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13145: Assignment to hdmi2usbsoc_bank6_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13146: Assignment to hdmi2usbsoc_bank6_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13147: Assignment to hdmi2usbsoc_bank6_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13148: Assignment to hdmi2usbsoc_hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13150: Assignment to hdmi2usbsoc_bank6_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13151: Assignment to hdmi2usbsoc_bank6_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13152: Assignment to hdmi2usbsoc_bank6_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13153: Assignment to hdmi2usbsoc_bank6_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13154: Assignment to hdmi2usbsoc_bank6_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13155: Assignment to hdmi2usbsoc_bank6_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13156: Assignment to hdmi2usbsoc_bank6_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13157: Assignment to hdmi2usbsoc_bank6_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13158: Assignment to hdmi2usbsoc_bank6_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13159: Assignment to hdmi2usbsoc_bank6_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13160: Assignment to hdmi2usbsoc_bank6_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13161: Assignment to hdmi2usbsoc_bank6_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13162: Assignment to hdmi2usbsoc_bank6_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13163: Assignment to hdmi2usbsoc_bank6_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13164: Assignment to hdmi2usbsoc_bank6_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13165: Assignment to hdmi2usbsoc_bank6_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13166: Assignment to hdmi2usbsoc_hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13196: Assignment to hdmi2usbsoc_hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13197: Assignment to hdmi2usbsoc_hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13246: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13253: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13260: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13281: Assignment to hdmi2usbsoc_bank7_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13282: Assignment to hdmi2usbsoc_bank7_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13287: Assignment to hdmi2usbsoc_bank7_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13288: Assignment to hdmi2usbsoc_bank7_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13291: Assignment to hdmi2usbsoc_bank7_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13292: Assignment to hdmi2usbsoc_bank7_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13293: Assignment to hdmi2usbsoc_bank7_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13294: Assignment to hdmi2usbsoc_bank7_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13299: Assignment to hdmi2usbsoc_hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13301: Assignment to hdmi2usbsoc_hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13303: Assignment to hdmi2usbsoc_bank7_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13304: Assignment to hdmi2usbsoc_bank7_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13307: Assignment to hdmi2usbsoc_bank7_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13308: Assignment to hdmi2usbsoc_bank7_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13309: Assignment to hdmi2usbsoc_bank7_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13310: Assignment to hdmi2usbsoc_bank7_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13311: Assignment to hdmi2usbsoc_hdmi_in1_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13313: Assignment to hdmi2usbsoc_bank7_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13314: Assignment to hdmi2usbsoc_bank7_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13315: Assignment to hdmi2usbsoc_bank7_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13316: Assignment to hdmi2usbsoc_bank7_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13317: Assignment to hdmi2usbsoc_hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13319: Assignment to hdmi2usbsoc_bank7_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13320: Assignment to hdmi2usbsoc_bank7_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13321: Assignment to hdmi2usbsoc_bank7_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13322: Assignment to hdmi2usbsoc_bank7_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13323: Assignment to hdmi2usbsoc_bank7_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13324: Assignment to hdmi2usbsoc_bank7_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13327: Assignment to hdmi2usbsoc_bank7_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13328: Assignment to hdmi2usbsoc_bank7_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13329: Assignment to hdmi2usbsoc_bank7_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13330: Assignment to hdmi2usbsoc_bank7_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13331: Assignment to hdmi2usbsoc_hdmi_in1_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13333: Assignment to hdmi2usbsoc_bank7_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13334: Assignment to hdmi2usbsoc_bank7_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13335: Assignment to hdmi2usbsoc_bank7_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13336: Assignment to hdmi2usbsoc_bank7_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13337: Assignment to hdmi2usbsoc_hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13339: Assignment to hdmi2usbsoc_bank7_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13340: Assignment to hdmi2usbsoc_bank7_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13341: Assignment to hdmi2usbsoc_bank7_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13342: Assignment to hdmi2usbsoc_bank7_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13343: Assignment to hdmi2usbsoc_bank7_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13344: Assignment to hdmi2usbsoc_bank7_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13347: Assignment to hdmi2usbsoc_bank7_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13348: Assignment to hdmi2usbsoc_bank7_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13349: Assignment to hdmi2usbsoc_bank7_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13350: Assignment to hdmi2usbsoc_bank7_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13351: Assignment to hdmi2usbsoc_hdmi_in1_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13353: Assignment to hdmi2usbsoc_bank7_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13354: Assignment to hdmi2usbsoc_bank7_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13355: Assignment to hdmi2usbsoc_bank7_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13356: Assignment to hdmi2usbsoc_bank7_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13357: Assignment to hdmi2usbsoc_hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13359: Assignment to hdmi2usbsoc_bank7_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13360: Assignment to hdmi2usbsoc_bank7_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13361: Assignment to hdmi2usbsoc_bank7_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13362: Assignment to hdmi2usbsoc_bank7_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13363: Assignment to hdmi2usbsoc_bank7_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13364: Assignment to hdmi2usbsoc_bank7_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13365: Assignment to hdmi2usbsoc_bank7_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13366: Assignment to hdmi2usbsoc_bank7_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13367: Assignment to hdmi2usbsoc_bank7_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13368: Assignment to hdmi2usbsoc_bank7_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13369: Assignment to hdmi2usbsoc_bank7_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13370: Assignment to hdmi2usbsoc_bank7_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13371: Assignment to hdmi2usbsoc_bank7_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13372: Assignment to hdmi2usbsoc_bank7_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13373: Assignment to hdmi2usbsoc_bank7_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13374: Assignment to hdmi2usbsoc_bank7_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13375: Assignment to hdmi2usbsoc_hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13405: Assignment to hdmi2usbsoc_hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13406: Assignment to hdmi2usbsoc_hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13455: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13462: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13469: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13475: Assignment to hdmi2usbsoc_bank8_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13476: Assignment to hdmi2usbsoc_bank8_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13531: Assignment to hdmi2usbsoc_hdmi_out0_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13533: Assignment to hdmi2usbsoc_hdmi_out0_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13535: Assignment to hdmi2usbsoc_bank8_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13536: Assignment to hdmi2usbsoc_bank8_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13541: Assignment to hdmi2usbsoc_bank8_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13542: Assignment to hdmi2usbsoc_bank8_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13543: Assignment to hdmi2usbsoc_bank8_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13544: Assignment to hdmi2usbsoc_bank8_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13549: Assignment to hdmi2usbsoc_hdmi_out0_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13551: Assignment to hdmi2usbsoc_hdmi_out0_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13553: Assignment to hdmi2usbsoc_bank8_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13554: Assignment to hdmi2usbsoc_bank8_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13562: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13565: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13568: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13571: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13588: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13593: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13663: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13666: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13669: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13672: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13689: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13694: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13696: Assignment to hdmi2usbsoc_bank10_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13697: Assignment to hdmi2usbsoc_bank10_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13698: Assignment to hdmi2usbsoc_bank10_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13699: Assignment to hdmi2usbsoc_bank10_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13700: Assignment to hdmi2usbsoc_bank10_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13701: Assignment to hdmi2usbsoc_bank10_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13702: Assignment to hdmi2usbsoc_bank10_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13703: Assignment to hdmi2usbsoc_bank10_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13704: Assignment to hdmi2usbsoc_bank10_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13705: Assignment to hdmi2usbsoc_bank10_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13706: Assignment to hdmi2usbsoc_bank10_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13707: Assignment to hdmi2usbsoc_bank10_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13708: Assignment to hdmi2usbsoc_bank10_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13709: Assignment to hdmi2usbsoc_bank10_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13710: Assignment to hdmi2usbsoc_bank10_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13711: Assignment to hdmi2usbsoc_bank10_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13712: Assignment to hdmi2usbsoc_bank10_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13713: Assignment to hdmi2usbsoc_bank10_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13714: Assignment to hdmi2usbsoc_bank10_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13715: Assignment to hdmi2usbsoc_bank10_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13727: Assignment to hdmi2usbsoc_bank11_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13728: Assignment to hdmi2usbsoc_bank11_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13729: Assignment to hdmi2usbsoc_bank11_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13730: Assignment to hdmi2usbsoc_bank11_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13731: Assignment to hdmi2usbsoc_bank11_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13732: Assignment to hdmi2usbsoc_bank11_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13733: Assignment to hdmi2usbsoc_bank11_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13734: Assignment to hdmi2usbsoc_bank11_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13735: Assignment to hdmi2usbsoc_bank11_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13736: Assignment to hdmi2usbsoc_bank11_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13737: Assignment to hdmi2usbsoc_bank11_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13738: Assignment to hdmi2usbsoc_bank11_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13739: Assignment to hdmi2usbsoc_bank11_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13740: Assignment to hdmi2usbsoc_bank11_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13741: Assignment to hdmi2usbsoc_bank11_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13742: Assignment to hdmi2usbsoc_bank11_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13743: Assignment to hdmi2usbsoc_bank11_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13744: Assignment to hdmi2usbsoc_bank11_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13745: Assignment to hdmi2usbsoc_bank11_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13746: Assignment to hdmi2usbsoc_bank11_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13747: Assignment to hdmi2usbsoc_bank11_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13748: Assignment to hdmi2usbsoc_bank11_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13749: Assignment to hdmi2usbsoc_bank11_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13750: Assignment to hdmi2usbsoc_bank11_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13751: Assignment to hdmi2usbsoc_bank11_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13752: Assignment to hdmi2usbsoc_bank11_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13753: Assignment to hdmi2usbsoc_bank11_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13754: Assignment to hdmi2usbsoc_bank11_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13755: Assignment to hdmi2usbsoc_bank11_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13756: Assignment to hdmi2usbsoc_bank11_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13757: Assignment to hdmi2usbsoc_bank11_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13758: Assignment to hdmi2usbsoc_bank11_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13780: Assignment to hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13796: Assignment to hdmi2usbsoc_bank12_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13797: Assignment to hdmi2usbsoc_bank12_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13798: Assignment to hdmi2usbsoc_bank12_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13799: Assignment to hdmi2usbsoc_bank12_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13800: Assignment to hdmi2usbsoc_bank12_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13801: Assignment to hdmi2usbsoc_bank12_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13802: Assignment to hdmi2usbsoc_bank12_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13803: Assignment to hdmi2usbsoc_bank12_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13806: Assignment to hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13822: Assignment to hdmi2usbsoc_bank12_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13823: Assignment to hdmi2usbsoc_bank12_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13824: Assignment to hdmi2usbsoc_bank12_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13825: Assignment to hdmi2usbsoc_bank12_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13826: Assignment to hdmi2usbsoc_bank12_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13827: Assignment to hdmi2usbsoc_bank12_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13828: Assignment to hdmi2usbsoc_bank12_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13829: Assignment to hdmi2usbsoc_bank12_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13830: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13832: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13833: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13834: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13835: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13836: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13837: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13838: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13839: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13840: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13841: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13842: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13843: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13844: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13845: Assignment to hdmi2usbsoc_bank12_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13890: Assignment to hdmi2usbsoc_bank13_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13891: Assignment to hdmi2usbsoc_bank13_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13918: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13920: Assignment to hdmi2usbsoc_bank14_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13921: Assignment to hdmi2usbsoc_bank14_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13922: Assignment to hdmi2usbsoc_bank14_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13923: Assignment to hdmi2usbsoc_bank14_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13924: Assignment to hdmi2usbsoc_bank14_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13925: Assignment to hdmi2usbsoc_bank14_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13926: Assignment to hdmi2usbsoc_bank14_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13927: Assignment to hdmi2usbsoc_bank14_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13928: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13929: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13955: Assignment to hdmi2usbsoc_bank15_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13956: Assignment to hdmi2usbsoc_bank15_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13957: Assignment to hdmi2usbsoc_bank15_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13958: Assignment to hdmi2usbsoc_bank15_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13959: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 13960: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16538: Assignment to encoder_ycbcr422to444_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16729: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17238: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17337: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17436: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17688: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17704: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17713: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 17722: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 16969: Assignment to hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 18293: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 18392: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 18491: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 18743: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 18759: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 18768: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 18777: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 18024: Assignment to hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19203: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19204: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19205: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19212: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19221: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19230: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19079: Assignment to hdmi2usbsoc_hdmi_out0_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19512: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19513: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19514: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19521: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19530: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19539: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19388: Assignment to hdmi2usbsoc_hdmi_out1_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19771: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19707: Assignment to hdmi2usbsoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 20453: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 20454: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 20598: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22534: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22677: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 22935: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 19775: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25431: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25445: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25496: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 25499: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26684: Assignment to hdmi2usbsoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26698: Assignment to hdmi2usbsoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26712: Assignment to hdmi2usbsoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26726: Assignment to hdmi2usbsoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26740: Assignment to hdmi2usbsoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26754: Assignment to hdmi2usbsoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26768: Assignment to hdmi2usbsoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26782: Assignment to hdmi2usbsoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26834: Assignment to hdmi2usbsoc_ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26850: Assignment to hdmi2usbsoc_ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26866: Assignment to hdmi2usbsoc_ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26880: Assignment to hdmi2usbsoc_ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26896: Assignment to hdmi2usbsoc_ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26912: Assignment to hdmi2usbsoc_ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 26926: Assignment to hdmi2usbsoc_ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <FDCE>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27292: Assignment to hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27306: Assignment to hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27320: Assignment to hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27336: Assignment to hdmi2usbsoc_hdmi_in0_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27350: Assignment to hdmi2usbsoc_hdmi_in0_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27716: Assignment to hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27730: Assignment to hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27744: Assignment to hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27760: Assignment to hdmi2usbsoc_hdmi_in1_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27774: Assignment to hdmi2usbsoc_hdmi_in1_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27791: Assignment to hdmi2usbsoc_hdmi_out0_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 27807: Assignment to hdmi2usbsoc_hdmi_out0_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28115: Assignment to hdmi2usbsoc_hdmi_out1_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28131: Assignment to hdmi2usbsoc_hdmi_out1_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28393: Assignment to encoder_reader_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28409: Assignment to asyncfifo_wrport_dat_r0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28423: Assignment to encoderbuffer_write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28437: Assignment to syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28451: Assignment to encoder_syncfifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <wb_async_reg>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28455: Size mismatch in connection of port <wbm_adr_i>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28472: Size mismatch in connection of port <wbs_adr_o>. Formal port size is 32-bit while actual signal size is 30-bit.
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 209: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 228: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28482: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28512: Assignment to asyncfifo_wrport_dat_r1 ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 28719: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" Line 4783: Net <encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v".
    Set property "register_balancing = no" for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter0_q0>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter1_q0>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter0_q1>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter1_q1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
WARNING:Xst:647 - Input <hdmi2usbsoc_eth_rx_data<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2usbsoc_eth_clocks_gtx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2usbsoc_eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2usbsoc_eth_mdio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2usbsoc_eth_mdc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2usbsoc_eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2usbsoc_eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi2usbsoc_eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <obj_fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25362: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25362: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25362: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25362: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25362: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 25362: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 28454: Output port <wbm_rty_o> of the instance <wb_async_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 28480: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 28480: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 28480: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/atlys_hdmi2usb-hdmi2usbsoc-atlys.v" line 28480: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16384x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 4x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 4x30-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x12-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 512x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x12-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x11-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 1024x65-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_19>, simulation mismatch.
    Found 11x64-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x11-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x11-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x11-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 1024x65-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_24>, simulation mismatch.
    Found 11x64-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 16x64-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 512x67-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 16x64-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 512x67-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 16x64-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x128-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 16x128-bit dual-port RAM <Mram_mem_5> for signal <mem_5>.
    Found 16x18-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 1024x8-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x8-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Register <memadr_13> equivalent to <memadr_12> has been removed
    Register <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_new_de0> equivalent to <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_new_de0> equivalent to <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <memadr_27> equivalent to <memadr_21> has been removed
    Register <hdmi2usbsoc_liteethphymiirx_reset> equivalent to <hdmi2usbsoc_liteethphymiirx_sop_set> has been removed
    Register <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_new_de0> equivalent to <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_new_de0> equivalent to <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2usbsoc_hdmi_out1_next_de0> equivalent to <hdmi2usbsoc_hdmi_out1_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_in0_frame_next_de0> equivalent to <hdmi2usbsoc_hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_in0_frame_de_r> equivalent to <hdmi2usbsoc_hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_ddrphy_record1_odt> equivalent to <hdmi2usbsoc_ddrphy_record0_odt> has been removed
    Register <hdmi2usbsoc_hdmi_out0_next_de0> equivalent to <hdmi2usbsoc_hdmi_out0_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_in1_frame_next_vsync0> equivalent to <hdmi2usbsoc_hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi2usbsoc_hdmi_in0_frame_next_vsync0> equivalent to <hdmi2usbsoc_hdmi_in0_resdetection_vsync_r> has been removed
    Register <memadr_50> equivalent to <memadr_43> has been removed
    Register <memadr_49> equivalent to <memadr_43> has been removed
    Register <memadr_48> equivalent to <memadr_43> has been removed
    Register <memadr_47> equivalent to <memadr_43> has been removed
    Register <memadr_46> equivalent to <memadr_43> has been removed
    Register <memadr_45> equivalent to <memadr_43> has been removed
    Register <memadr_44> equivalent to <memadr_43> has been removed
    Register <n_controller_selected_wl2> equivalent to <n_controller_selected_wl0> has been removed
    Register <n_controller_selected_wl1> equivalent to <n_controller_selected_wl0> has been removed
    Register <hdmi2usbsoc_hdmi_in1_frame_next_de0> equivalent to <hdmi2usbsoc_hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_in1_frame_de_r> equivalent to <hdmi2usbsoc_hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_ddrphy_record1_cke> equivalent to <hdmi2usbsoc_ddrphy_record0_cke> has been removed
    Register <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_new_de1> equivalent to <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_new_de1> equivalent to <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_new_de1> equivalent to <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_new_de1> equivalent to <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_new_de2> equivalent to <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_new_de2> equivalent to <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_new_de2> equivalent to <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_new_de2> equivalent to <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Found 3-bit register for signal <asyncfifo_graycounter1_q_binary0>.
    Found 1-bit register for signal <encoderbuffer_write_sel>.
    Found 1-bit register for signal <encoderbuffer_read_sel>.
    Found 3-bit register for signal <encoderbuffer_v_write>.
    Found 3-bit register for signal <encoderbuffer_h_read>.
    Found 3-bit register for signal <encoderbuffer_v_read>.
    Found 5-bit register for signal <syncfifo_level>.
    Found 4-bit register for signal <syncfifo_produce>.
    Found 4-bit register for signal <syncfifo_consume>.
    Found 1-bit register for signal <encoder_ycbcr422to444_valid_n0>.
    Found 1-bit register for signal <encoder_ycbcr422to444_valid_n1>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_y>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_cb>.
    Found 8-bit register for signal <encoder_ycbcr422to444_source_cr>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record0_ycbcr_n_y>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <encoder_ycbcr422to444_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <encoder_ycbcr422to444_parity>.
    Found 11-bit register for signal <encoder_syncfifo_level>.
    Found 10-bit register for signal <encoder_syncfifo_produce>.
    Found 10-bit register for signal <encoder_syncfifo_consume>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q1>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q_binary1>.
    Found 1-bit register for signal <encoderbuffer_sink_ack>.
    Found 1-bit register for signal <encoderbuffer_source_stb>.
    Found 3-bit register for signal <xilinxmultiregimpl110_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl110_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl113_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl113_regs1>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiirx_sop>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiirx_sop_set>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiirx_sop_clr>.
    Found 4-bit register for signal <hdmi2usbsoc_liteethphymiirx_sink_sink_payload_data>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiirx_sink_sink_stb>.
    Found 4-bit register for signal <hdmi2usbsoc_liteethphymiirx_pack_source_payload_chunk0_data>.
    Found 4-bit register for signal <hdmi2usbsoc_liteethphymiirx_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiirx_pack_source_sop>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiirx_pack_source_eop>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiirx_pack_demux>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiirx_pack_strobe_all>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_rx_gap_checker_counter>.
    Found 3-bit register for signal <hdmi2usbsoc_ethmac_preamble_checker_cnt>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_preamble_checker_discard>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_preamble_checker_sop>.
    Found 3-bit register for signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_level>.
    Found 3-bit register for signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_consume>.
    Found 8-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk0_data>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk0_last_be>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk0_error>.
    Found 8-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk1_last_be>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk1_error>.
    Found 8-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk2_data>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk2_last_be>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk2_error>.
    Found 8-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk3_data>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk3_last_be>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk3_error>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_sop>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_source_eop>.
    Found 2-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_demux>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_converter_pack_strobe_all>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_rx_gap_checker_ce>.
    Found 2-bit register for signal <clockdomainsrenamer3_state>.
    Found 2-bit register for signal <clockdomainsrenamer5_state>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <hdmi2usbsoc_eth_tx_en>.
    Found 8-bit register for signal <hdmi2usbsoc_eth_tx_data>.
    Found 1-bit register for signal <hdmi2usbsoc_liteethphymiitx_unpack_sink_ack>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_tx_gap_inserter_counter>.
    Found 3-bit register for signal <hdmi2usbsoc_ethmac_preamble_inserter_cnt>.
    Found 32-bit register for signal <hdmi2usbsoc_ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <hdmi2usbsoc_ethmac_crc32_inserter_cnt>.
    Found 16-bit register for signal <hdmi2usbsoc_ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <hdmi2usbsoc_ethmac_tx_converter_unpack_mux>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_tx_gap_inserter_ce>.
    Found 2-bit register for signal <clockdomainsrenamer2_state>.
    Found 2-bit register for signal <clockdomainsrenamer4_state>.
    Found 1-bit register for signal <clockdomainsrenamer6_state>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_synced>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_data>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_period_done>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_output_d>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_output_c>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_output_de>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_synced>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_data>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_period_done>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_output_d>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_output_c>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_output_de>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_synced>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_data>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_period_done>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_output_d>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_output_c>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_output_de>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_vsync_r>.
    Found 64-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_pack_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_asyncfifo_din_sof>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_synced>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_data>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_period_done>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_output_d>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_output_c>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_output_de>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_synced>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_data>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_period_done>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_output_d>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_output_c>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_output_de>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_synced>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_data>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_period_done>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_output_d>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_output_c>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_output_de>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_vsync_r>.
    Found 64-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_pack_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_asyncfifo_din_sof>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_vsync0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_hsync0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_de1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_vsync1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_hsync1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_de2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_vsync2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_hsync2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_de3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_vsync3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_hsync3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_de4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_vsync4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_hsync4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_de5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_vsync5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_hsync5>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_pix_de>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_pix_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_ed_2x>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_vsync0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_hsync0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_de1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_vsync1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_hsync1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_de2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_vsync2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_hsync2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_de3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_vsync3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_hsync3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_de4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_vsync4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_hsync4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_de5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_vsync5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_hsync5>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_pix_de>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_pix_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <hdmi2usbsoc_crg_por>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_half>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <hdmi2usbsoc_ddrphy_record0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <hdmi2usbsoc_ddrphy_record1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <hdmi2usbsoc_ddram_a>.
    Found 3-bit register for signal <hdmi2usbsoc_ddram_ba>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_odt>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_postamble>.
    Found 2-bit register for signal <hdmi2usbsoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_ack>.
    Found 14-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_we>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_serial_tx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_en_storage_full>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value>.
    Found 57-bit register for signal <hdmi2usbsoc_dna_status>.
    Found 7-bit register for signal <hdmi2usbsoc_dna_cnt>.
    Found 1-bit register for signal <hdmi2usbsoc_firmware_ram_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_sys>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_bitslip_inc>.
    Found 32-bit register for signal <hdmi2usbsoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <hdmi2usbsoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <hdmi2usbsoc_ddrphy_rddata_sr>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_storage_full>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_a>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_seq_done>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_counter0>.
    Found 10-bit register for signal <hdmi2usbsoc_sdram_counter1>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_start>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_time1>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_state>.
    Found 1-bit register for signal <hdmi2usbsoc_adr_offset_r>.
    Found 1-bit register for signal <hdmi2usbsoc_spiflash_bus_ack>.
    Found 4-bit register for signal <hdmi2usbsoc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_spiflash_bitbang_en_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_spiflash_cs_n>.
    Found 1-bit register for signal <hdmi2usbsoc_spiflash_clk>.
    Found 1-bit register for signal <hdmi2usbsoc_spiflash_dq_oe>.
    Found 32-bit register for signal <hdmi2usbsoc_spiflash_sr>.
    Found 2-bit register for signal <hdmi2usbsoc_spiflash_i1>.
    Found 4-bit register for signal <hdmi2usbsoc_spiflash_dqi>.
    Found 8-bit register for signal <hdmi2usbsoc_spiflash_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_crg_reset_storage_full>.
    Found 9-bit register for signal <hdmi2usbsoc_crg_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q_binary>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_writer_storage_full>.
    Found 11-bit register for signal <hdmi2usbsoc_ethmac_writer_counter_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_writer_slot_counter>.
    Found 2-bit register for signal <hdmi2usbsoc_ethmac_writer_fifo_level>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_writer_fifo_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_done_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_eventmanager_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_ethmac_reader_fifo_level>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_fifo_consume>.
    Found 11-bit register for signal <hdmi2usbsoc_ethmac_reader_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_first>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_reader_last_d>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <hdmi2usbsoc_ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <hdmi2usbsoc_ethmac_slave_sel_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_scl_i>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_sda_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_din>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_data_bit>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_status>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_status>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_status>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_toggle_o_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_scl_i>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_sda_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_din>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_data_bit>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_status>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_status>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_status>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_toggle_o_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_consume>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_i2c_storage_full>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_hres>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_hsync_start>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_hsync_end>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_vscan>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_length>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage7_storage_full>.
    Found 30-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage8_storage_full>.
    Found 30-bit register for signal <hdmi2usbsoc_hdmi_out0_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_out0_intseq_maximum>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_out0_intseq_offset>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_out0_intseq_counter>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_reader_rsv_level>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_reader_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_reader_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_reader_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_hactive>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_vactive>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_hcounter>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_vcounter>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_tr_hres>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_tr_hsync_start>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_tr_hsync_end>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_pll_drdy_status>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_sr>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_clocking_busy_counter>.
    Found 64-bit register for signal <hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor0_valid_n>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor2_already_acked>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor1_valid_n>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_hres>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_hsync_start>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_hsync_end>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_vscan>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_length>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage7_storage_full>.
    Found 30-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage8_storage_full>.
    Found 30-bit register for signal <hdmi2usbsoc_hdmi_out1_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_out1_intseq_maximum>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_out1_intseq_offset>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_out1_intseq_counter>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out1_reader_rsv_level>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out1_reader_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_reader_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_reader_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_hactive>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_vactive>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_hcounter>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_vcounter>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_tr_hres>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_tr_hsync_start>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_tr_hsync_end>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q_binary>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor1_valid_n>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor2_already_acked>.
    Found 64-bit register for signal <hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor0_valid_n>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<31>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<30>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<29>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<28>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<27>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<26>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<25>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<24>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<23>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<22>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<21>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<20>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<19>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<18>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<17>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<16>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<0>>.
    Found 5-bit register for signal <encoder_reader_reader_rsv_level>.
    Found 5-bit register for signal <encoder_reader_reader_level>.
    Found 4-bit register for signal <encoder_reader_reader_produce>.
    Found 4-bit register for signal <encoder_reader_reader_consume>.
    Found 64-bit register for signal <encoder_reader_converter_pack_source_payload_chunk0_data>.
    Found 64-bit register for signal <encoder_reader_converter_pack_source_payload_chunk1_data>.
    Found 1-bit register for signal <encoder_reader_converter_pack_demux>.
    Found 1-bit register for signal <user_led>.
    Found 32-bit register for signal <encoder_reader_base>.
    Found 16-bit register for signal <encoder_reader_h>.
    Found 16-bit register for signal <encoder_reader_v>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q0>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q_binary0>.
    Found 32-bit register for signal <encoder_status>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_w_ack1>.
    Found 1-bit register for signal <new_master_dat_w_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack18>.
    Found 1-bit register for signal <new_master_dat_r_ack19>.
    Found 1-bit register for signal <new_master_dat_r_ack20>.
    Found 1-bit register for signal <new_master_dat_r_ack21>.
    Found 1-bit register for signal <new_master_dat_r_ack22>.
    Found 1-bit register for signal <new_master_dat_r_ack23>.
    Found 1-bit register for signal <new_master_dat_r_ack24>.
    Found 1-bit register for signal <new_master_dat_r_ack25>.
    Found 1-bit register for signal <new_master_dat_r_ack26>.
    Found 1-bit register for signal <new_master_dat_r_ack27>.
    Found 1-bit register for signal <new_master_dat_r_ack28>.
    Found 1-bit register for signal <new_master_dat_r_ack29>.
    Found 1-bit register for signal <new_master_dat_r_ack30>.
    Found 1-bit register for signal <new_master_dat_r_ack31>.
    Found 1-bit register for signal <new_master_dat_r_ack32>.
    Found 1-bit register for signal <new_master_dat_r_ack33>.
    Found 1-bit register for signal <new_master_dat_r_ack34>.
    Found 1-bit register for signal <new_master_dat_r_ack35>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 2-bit register for signal <liteethmacsramwriter_state>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 4-bit register for signal <edid0_state>.
    Found 2-bit register for signal <dma0_state>.
    Found 4-bit register for signal <edid1_state>.
    Found 2-bit register for signal <dma1_state>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_intseq_source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_vtg_busy>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_vtg_busy>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_intseq_source_stb>.
    Found 1-bit register for signal <encoder_reader_reader_address_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_wishbonecon_grant>.
    Found 8-bit register for signal <hdmi2usbsoc_wishbonecon_slave_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface0_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface1_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface2_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface3_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface4_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface5_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface7_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface9_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface10_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bank8_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank8_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank8_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank8_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank8_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank8_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank8_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank8_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank8_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface11_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bank9_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank9_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank9_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank9_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank9_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank9_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank9_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank9_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank9_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface12_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface13_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface14_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface15_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface16_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface17_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface18_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl111_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl111_regs1>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q1>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q_binary1>.
    Found 3-bit register for signal <xilinxmultiregimpl112_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl112_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 2-bit register for signal <memadr_12>.
    Found 42-bit register for signal <memdat_1>.
    Found 42-bit register for signal <memdat_2>.
    Found 32-bit register for signal <memdat_3>.
    Found 32-bit register for signal <memdat_4>.
    Found 8-bit register for signal <memdat_5>.
    Found 7-bit register for signal <memadr_21>.
    Found 65-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 65-bit register for signal <memdat_8>.
    Found 67-bit register for signal <memdat_9>.
    Found 67-bit register for signal <memdat_10>.
    Found 128-bit register for signal <memdat_11>.
    Found 8-bit register for signal <memdat_12>.
    Found 8-bit register for signal <memdat_13>.
    Found 9-bit register for signal <memadr_43>.
    Found 8-bit register for signal <memdat_14>.
    Found 8-bit register for signal <memdat_15>.
    Found 8-bit register for signal <memdat_16>.
    Found 8-bit register for signal <memdat_17>.
    Found 8-bit register for signal <memdat_18>.
    Found 8-bit register for signal <memdat_19>.
    Found 8-bit register for signal <memdat_20>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q0>.
    Found finite state machine <FSM_0> for signal <clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | hdmi2usbsoc_eth_clocks_rx (rising_edge)        |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | hdmi2usbsoc_eth_clocks_rx (rising_edge)        |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | hdmi2usbsoc_eth_clocks_tx (rising_edge)        |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | hdmi2usbsoc_eth_clocks_tx (rising_edge)        |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <hdmi2usbsoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <encoder_reader_h_width_storage[15]_GND_1_o_sub_2305_OUT> created at line 12399.
    Found 16-bit subtractor for signal <encoder_reader_v_width_storage[15]_GND_1_o_sub_2307_OUT> created at line 12402.
    Found 5-bit subtractor for signal <syncfifo_level[4]_GND_1_o_sub_4083_OUT> created at line 16615.
    Found 11-bit subtractor for signal <encoder_syncfifo_level[10]_GND_1_o_sub_4101_OUT> created at line 16664.
    Found 3-bit subtractor for signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_4175_OUT> created at line 16831.
    Found 2-bit subtractor for signal <hdmi2usbsoc_ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_4247_OUT> created at line 16927.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4606_OUT> created at line 17683.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4607_OUT> created at line 17684.
    Found 12-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4612_OUT> created at line 17689.
    Found 12-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4613_OUT> created at line 17690.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_datacapture0_lateness[7]_GND_1_o_sub_4878_OUT> created at line 17840.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_datacapture1_lateness[7]_GND_1_o_sub_4884_OUT> created at line 17888.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_datacapture2_lateness[7]_GND_1_o_sub_4890_OUT> created at line 17936.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5232_OUT> created at line 18738.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5233_OUT> created at line 18739.
    Found 12-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5238_OUT> created at line 18744.
    Found 12-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5239_OUT> created at line 18745.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_datacapture0_lateness[7]_GND_1_o_sub_5504_OUT> created at line 18895.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_datacapture1_lateness[7]_GND_1_o_sub_5510_OUT> created at line 18943.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_datacapture2_lateness[7]_GND_1_o_sub_5516_OUT> created at line 18991.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5591_OUT> created at line 19196.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5592_OUT> created at line 19197.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5593_OUT> created at line 19198.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5912_OUT> created at line 19505.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5913_OUT> created at line 19506.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5914_OUT> created at line 19507.
    Found 11-bit subtractor for signal <hdmi2usbsoc_crg_por[10]_GND_1_o_sub_6178_OUT> created at line 19702.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_sub_6235_OUT> created at line 20558.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_sub_6244_OUT> created at line 20573.
    Found 32-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value[31]_GND_1_o_sub_6248_OUT> created at line 20580.
    Found 10-bit subtractor for signal <hdmi2usbsoc_sdram_counter1[9]_GND_1_o_sub_6272_OUT> created at line 20658.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_6275_OUT> created at line 20672.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_sub_6284_OUT> created at line 20687.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_6288_OUT> created at line 20702.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_sub_6297_OUT> created at line 20717.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_6301_OUT> created at line 20732.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_sub_6310_OUT> created at line 20747.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_6314_OUT> created at line 20762.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_sub_6323_OUT> created at line 20777.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_6327_OUT> created at line 20792.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_sub_6336_OUT> created at line 20807.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_6340_OUT> created at line 20822.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_sub_6349_OUT> created at line 20837.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_6353_OUT> created at line 20852.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_sub_6362_OUT> created at line 20867.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_6366_OUT> created at line 20882.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_sub_6375_OUT> created at line 20897.
    Found 5-bit subtractor for signal <hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_6378_OUT> created at line 20905.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_6381_OUT> created at line 20912.
    Found 2-bit subtractor for signal <hdmi2usbsoc_ethmac_writer_fifo_level[1]_GND_1_o_sub_6896_OUT> created at line 22596.
    Found 2-bit subtractor for signal <hdmi2usbsoc_ethmac_reader_fifo_level[1]_GND_1_o_sub_6903_OUT> created at line 22626.
    Found 24-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6936_OUT> created at line 22877.
    Found 4-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_dma_level[3]_GND_1_o_sub_6951_OUT> created at line 22908.
    Found 24-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6981_OUT> created at line 23135.
    Found 4-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_dma_level[3]_GND_1_o_sub_6996_OUT> created at line 23166.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_reader_rsv_level[4]_GND_1_o_sub_7002_OUT> created at line 23182.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_reader_level[4]_GND_1_o_sub_7011_OUT> created at line 23197.
    Found 4-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_clocking_remaining_bits[3]_GND_1_o_sub_7024_OUT> created at line 23233.
    Found 4-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_clocking_busy_counter[3]_GND_1_o_sub_7029_OUT> created at line 23241.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_reader_rsv_level[4]_GND_1_o_sub_7096_OUT> created at line 23400.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_reader_level[4]_GND_1_o_sub_7105_OUT> created at line 23415.
    Found 16-bit subtractor for signal <encoder_reader_v[15]_GND_1_o_sub_7132_OUT> created at line 23493.
    Found 5-bit subtractor for signal <encoder_reader_reader_rsv_level[4]_GND_1_o_sub_7138_OUT> created at line 23503.
    Found 5-bit subtractor for signal <encoder_reader_reader_level[4]_GND_1_o_sub_7147_OUT> created at line 23518.
    Found 4-bit adder for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q_binary[3]_GND_1_o_add_1517_OUT> created at line 9669.
    Found 4-bit adder for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_binary[3]_GND_1_o_add_1520_OUT> created at line 9685.
    Found 4-bit adder for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_binary[3]_GND_1_o_add_1537_OUT> created at line 9724.
    Found 4-bit adder for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q_binary[3]_GND_1_o_add_1540_OUT> created at line 9740.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q_binary[10]_GND_1_o_add_1798_OUT> created at line 10734.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q_binary[10]_GND_1_o_add_1801_OUT> created at line 10750.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q_binary[10]_GND_1_o_add_1975_OUT> created at line 11412.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q_binary[10]_GND_1_o_add_1978_OUT> created at line 11428.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_out0_intseq_source_payload_value> created at line 11718.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q_binary[9]_GND_1_o_add_2110_OUT> created at line 11824.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q_binary[9]_GND_1_o_add_2113_OUT> created at line 11840.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q_binary[9]_GND_1_o_add_2216_OUT> created at line 12079.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q_binary[9]_GND_1_o_add_2219_OUT> created at line 12095.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_out1_intseq_source_payload_value> created at line 12264.
    Found 16-bit adder for signal <encoder_reader_h_next> created at line 12310.
    Found 27-bit adder for signal <encoder_reader_read_address> created at line 12311.
    Found 29-bit adder for signal <n14353> created at line 12312.
    Found 3-bit adder for signal <asyncfifo_graycounter0_q_binary0[2]_GND_1_o_add_2319_OUT> created at line 12454.
    Found 3-bit adder for signal <asyncfifo_graycounter1_q_binary0[2]_GND_1_o_add_2322_OUT> created at line 12470.
    Found 3-bit adder for signal <asyncfifo_graycounter0_q_binary1[2]_GND_1_o_add_2376_OUT> created at line 12732.
    Found 3-bit adder for signal <asyncfifo_graycounter1_q_binary1[2]_GND_1_o_add_2379_OUT> created at line 12748.
    Found 3-bit adder for signal <encoderbuffer_v_write[2]_GND_1_o_add_4067_OUT> created at line 16584.
    Found 3-bit adder for signal <encoderbuffer_h_read[2]_GND_1_o_add_4070_OUT> created at line 16591.
    Found 3-bit adder for signal <encoderbuffer_v_read[2]_GND_1_o_add_4073_OUT> created at line 16598.
    Found 4-bit adder for signal <syncfifo_produce[3]_GND_1_o_add_4076_OUT> created at line 16604.
    Found 4-bit adder for signal <syncfifo_consume[3]_GND_1_o_add_4078_OUT> created at line 16607.
    Found 5-bit adder for signal <syncfifo_level[4]_GND_1_o_add_4080_OUT> created at line 16611.
    Found 10-bit adder for signal <encoder_syncfifo_produce[9]_GND_1_o_add_4094_OUT> created at line 16653.
    Found 10-bit adder for signal <encoder_syncfifo_consume[9]_GND_1_o_add_4096_OUT> created at line 16656.
    Found 11-bit adder for signal <encoder_syncfifo_level[10]_GND_1_o_add_4098_OUT> created at line 16660.
    Found 1-bit adder for signal <hdmi2usbsoc_liteethphymiirx_pack_demux_PWR_1_o_add_4151_OUT<0>> created at line 16756.
    Found 4-bit adder for signal <hdmi2usbsoc_ethmac_rx_gap_checker_counter[3]_GND_1_o_add_4156_OUT> created at line 16773.
    Found 3-bit adder for signal <hdmi2usbsoc_ethmac_preamble_checker_cnt[2]_GND_1_o_add_4159_OUT> created at line 16781.
    Found 3-bit adder for signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_4165_OUT> created at line 16815.
    Found 3-bit adder for signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_4169_OUT> created at line 16822.
    Found 3-bit adder for signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_4172_OUT> created at line 16827.
    Found 2-bit adder for signal <hdmi2usbsoc_ethmac_rx_converter_pack_demux[1]_GND_1_o_add_4193_OUT> created at line 16858.
    Found 1-bit adder for signal <hdmi2usbsoc_liteethphymiitx_unpack_mux_PWR_1_o_add_4239_OUT<0>> created at line 16904.
    Found 4-bit adder for signal <hdmi2usbsoc_ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_4240_OUT> created at line 16911.
    Found 3-bit adder for signal <hdmi2usbsoc_ethmac_preamble_inserter_cnt[2]_GND_1_o_add_4243_OUT> created at line 16919.
    Found 16-bit adder for signal <hdmi2usbsoc_ethmac_padding_inserter_counter[15]_GND_1_o_add_4251_OUT> created at line 16942.
    Found 2-bit adder for signal <hdmi2usbsoc_ethmac_tx_converter_unpack_mux[1]_GND_1_o_add_4254_OUT> created at line 16959.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4334_OUT> created at line 17232.
    Found 2-bit adder for signal <n18684[1:0]> created at line 17240.
    Found 2-bit adder for signal <n18687[1:0]> created at line 17240.
    Found 3-bit adder for signal <n18690[2:0]> created at line 17240.
    Found 2-bit adder for signal <n18693[1:0]> created at line 17240.
    Found 2-bit adder for signal <n18696[1:0]> created at line 17240.
    Found 3-bit adder for signal <n18699[2:0]> created at line 17240.
    Found 4-bit adder for signal <n17911> created at line 17240.
    Found 25-bit adder for signal <n18704> created at line 17243.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4351_OUT> created at line 17250.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4415_OUT> created at line 17331.
    Found 2-bit adder for signal <n18711[1:0]> created at line 17339.
    Found 2-bit adder for signal <n18714[1:0]> created at line 17339.
    Found 3-bit adder for signal <n18717[2:0]> created at line 17339.
    Found 2-bit adder for signal <n18720[1:0]> created at line 17339.
    Found 2-bit adder for signal <n18723[1:0]> created at line 17339.
    Found 3-bit adder for signal <n18726[2:0]> created at line 17339.
    Found 4-bit adder for signal <n17913> created at line 17339.
    Found 25-bit adder for signal <n18731> created at line 17342.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4432_OUT> created at line 17349.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4496_OUT> created at line 17430.
    Found 2-bit adder for signal <n18738[1:0]> created at line 17438.
    Found 2-bit adder for signal <n18741[1:0]> created at line 17438.
    Found 3-bit adder for signal <n18744[2:0]> created at line 17438.
    Found 2-bit adder for signal <n18747[1:0]> created at line 17438.
    Found 2-bit adder for signal <n18750[1:0]> created at line 17438.
    Found 3-bit adder for signal <n18753[2:0]> created at line 17438.
    Found 4-bit adder for signal <n17915> created at line 17438.
    Found 25-bit adder for signal <n18758> created at line 17441.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4513_OUT> created at line 17448.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4525_OUT> created at line 17491.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4526_OUT> created at line 17493.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4528_OUT> created at line 17495.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4529_OUT> created at line 17497.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4531_OUT> created at line 17499.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4532_OUT> created at line 17501.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4537_OUT> created at line 17516.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4541_OUT> created at line 17532.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_pack_counter[1]_GND_1_o_add_4552_OUT> created at line 17585.
    Found 18-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4561_OUT> created at line 17687.
    Found 17-bit adder for signal <n15511> created at line 17688.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4618_OUT> created at line 17695.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4619_OUT> created at line 17696.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4620_OUT> created at line 17697.
    Found 9-bit adder for signal <n17909> created at line 17763.
    Found 9-bit adder for signal <n17910> created at line 17764.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in0_datacapture0_lateness[7]_GND_1_o_add_4879_OUT> created at line 17843.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in0_datacapture1_lateness[7]_GND_1_o_add_4885_OUT> created at line 17891.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in0_datacapture2_lateness[7]_GND_1_o_add_4891_OUT> created at line 17939.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4960_OUT> created at line 18287.
    Found 2-bit adder for signal <n18807[1:0]> created at line 18295.
    Found 2-bit adder for signal <n18810[1:0]> created at line 18295.
    Found 3-bit adder for signal <n18813[2:0]> created at line 18295.
    Found 2-bit adder for signal <n18816[1:0]> created at line 18295.
    Found 2-bit adder for signal <n18819[1:0]> created at line 18295.
    Found 3-bit adder for signal <n18822[2:0]> created at line 18295.
    Found 4-bit adder for signal <n17967> created at line 18295.
    Found 25-bit adder for signal <n18827> created at line 18298.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4977_OUT> created at line 18305.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_5041_OUT> created at line 18386.
    Found 2-bit adder for signal <n18834[1:0]> created at line 18394.
    Found 2-bit adder for signal <n18837[1:0]> created at line 18394.
    Found 3-bit adder for signal <n18840[2:0]> created at line 18394.
    Found 2-bit adder for signal <n18843[1:0]> created at line 18394.
    Found 2-bit adder for signal <n18846[1:0]> created at line 18394.
    Found 3-bit adder for signal <n18849[2:0]> created at line 18394.
    Found 4-bit adder for signal <n17969> created at line 18394.
    Found 25-bit adder for signal <n18854> created at line 18397.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_5058_OUT> created at line 18404.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_5122_OUT> created at line 18485.
    Found 2-bit adder for signal <n18861[1:0]> created at line 18493.
    Found 2-bit adder for signal <n18864[1:0]> created at line 18493.
    Found 3-bit adder for signal <n18867[2:0]> created at line 18493.
    Found 2-bit adder for signal <n18870[1:0]> created at line 18493.
    Found 2-bit adder for signal <n18873[1:0]> created at line 18493.
    Found 3-bit adder for signal <n18876[2:0]> created at line 18493.
    Found 4-bit adder for signal <n17971> created at line 18493.
    Found 25-bit adder for signal <n18881> created at line 18496.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5139_OUT> created at line 18503.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5151_OUT> created at line 18546.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5152_OUT> created at line 18548.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5154_OUT> created at line 18550.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5155_OUT> created at line 18552.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5157_OUT> created at line 18554.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5158_OUT> created at line 18556.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5163_OUT> created at line 18571.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5167_OUT> created at line 18587.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_pack_counter[1]_GND_1_o_add_5178_OUT> created at line 18640.
    Found 18-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5187_OUT> created at line 18742.
    Found 17-bit adder for signal <n15816> created at line 18743.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5244_OUT> created at line 18750.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5245_OUT> created at line 18751.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5246_OUT> created at line 18752.
    Found 9-bit adder for signal <n17965> created at line 18818.
    Found 9-bit adder for signal <n17966> created at line 18819.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in1_datacapture0_lateness[7]_GND_1_o_add_5505_OUT> created at line 18898.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in1_datacapture1_lateness[7]_GND_1_o_add_5511_OUT> created at line 18946.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in1_datacapture2_lateness[7]_GND_1_o_add_5517_OUT> created at line 18994.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_fifo_unpack_counter[1]_GND_1_o_add_5534_OUT> created at line 19099.
    Found 14-bit adder for signal <n16018> created at line 19203.
    Found 14-bit adder for signal <n18934> created at line 19204.
    Found 14-bit adder for signal <n16020> created at line 19204.
    Found 14-bit adder for signal <n16021> created at line 19205.
    Found 2-bit adder for signal <n18942[1:0]> created at line 19234.
    Found 2-bit adder for signal <n18945[1:0]> created at line 19234.
    Found 3-bit adder for signal <n18948[2:0]> created at line 19234.
    Found 2-bit adder for signal <n18951[1:0]> created at line 19234.
    Found 2-bit adder for signal <n18954[1:0]> created at line 19234.
    Found 3-bit adder for signal <n18957[2:0]> created at line 19234.
    Found 4-bit adder for signal <n18110> created at line 19234.
    Found 4-bit adder for signal <n18967> created at line 19245.
    Found 4-bit adder for signal <n18968> created at line 19245.
    Found 4-bit adder for signal <n18979> created at line 19245.
    Found 4-bit adder for signal <n18976> created at line 19245.
    Found 4-bit adder for signal <n18977> created at line 19245.
    Found 4-bit adder for signal <n18980> created at line 19245.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5625_OUT> created at line 19245.
    Found 2-bit adder for signal <n18984[1:0]> created at line 19246.
    Found 2-bit adder for signal <n18987[1:0]> created at line 19246.
    Found 3-bit adder for signal <n18990[2:0]> created at line 19246.
    Found 2-bit adder for signal <n18993[1:0]> created at line 19246.
    Found 2-bit adder for signal <n18996[1:0]> created at line 19246.
    Found 3-bit adder for signal <n18999[2:0]> created at line 19246.
    Found 4-bit adder for signal <n18112> created at line 19246.
    Found 2-bit adder for signal <n19020[1:0]> created at line 19282.
    Found 2-bit adder for signal <n19023[1:0]> created at line 19282.
    Found 3-bit adder for signal <n19026[2:0]> created at line 19282.
    Found 2-bit adder for signal <n19029[1:0]> created at line 19282.
    Found 2-bit adder for signal <n19032[1:0]> created at line 19282.
    Found 3-bit adder for signal <n19035[2:0]> created at line 19282.
    Found 4-bit adder for signal <n18113> created at line 19282.
    Found 4-bit adder for signal <n19045> created at line 19293.
    Found 4-bit adder for signal <n19046> created at line 19293.
    Found 4-bit adder for signal <n19057> created at line 19293.
    Found 4-bit adder for signal <n19054> created at line 19293.
    Found 4-bit adder for signal <n19055> created at line 19293.
    Found 4-bit adder for signal <n19058> created at line 19293.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5682_OUT> created at line 19293.
    Found 2-bit adder for signal <n19062[1:0]> created at line 19294.
    Found 2-bit adder for signal <n19065[1:0]> created at line 19294.
    Found 3-bit adder for signal <n19068[2:0]> created at line 19294.
    Found 2-bit adder for signal <n19071[1:0]> created at line 19294.
    Found 2-bit adder for signal <n19074[1:0]> created at line 19294.
    Found 3-bit adder for signal <n19077[2:0]> created at line 19294.
    Found 4-bit adder for signal <n18115> created at line 19294.
    Found 2-bit adder for signal <n19098[1:0]> created at line 19330.
    Found 2-bit adder for signal <n19101[1:0]> created at line 19330.
    Found 3-bit adder for signal <n19104[2:0]> created at line 19330.
    Found 2-bit adder for signal <n19107[1:0]> created at line 19330.
    Found 2-bit adder for signal <n19110[1:0]> created at line 19330.
    Found 3-bit adder for signal <n19113[2:0]> created at line 19330.
    Found 4-bit adder for signal <n18116> created at line 19330.
    Found 4-bit adder for signal <n19123> created at line 19341.
    Found 4-bit adder for signal <n19124> created at line 19341.
    Found 4-bit adder for signal <n19135> created at line 19341.
    Found 4-bit adder for signal <n19132> created at line 19341.
    Found 4-bit adder for signal <n19133> created at line 19341.
    Found 4-bit adder for signal <n19136> created at line 19341.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5739_OUT> created at line 19341.
    Found 2-bit adder for signal <n19140[1:0]> created at line 19342.
    Found 2-bit adder for signal <n19143[1:0]> created at line 19342.
    Found 3-bit adder for signal <n19146[2:0]> created at line 19342.
    Found 2-bit adder for signal <n19149[1:0]> created at line 19342.
    Found 2-bit adder for signal <n19152[1:0]> created at line 19342.
    Found 3-bit adder for signal <n19155[2:0]> created at line 19342.
    Found 4-bit adder for signal <n18118> created at line 19342.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_fifo_unpack_counter[1]_GND_1_o_add_5855_OUT> created at line 19408.
    Found 14-bit adder for signal <n16219> created at line 19512.
    Found 14-bit adder for signal <n19182> created at line 19513.
    Found 14-bit adder for signal <n16221> created at line 19513.
    Found 14-bit adder for signal <n16222> created at line 19514.
    Found 2-bit adder for signal <n19190[1:0]> created at line 19543.
    Found 2-bit adder for signal <n19193[1:0]> created at line 19543.
    Found 3-bit adder for signal <n19196[2:0]> created at line 19543.
    Found 2-bit adder for signal <n19199[1:0]> created at line 19543.
    Found 2-bit adder for signal <n19202[1:0]> created at line 19543.
    Found 3-bit adder for signal <n19205[2:0]> created at line 19543.
    Found 4-bit adder for signal <n18253> created at line 19543.
    Found 4-bit adder for signal <n19215> created at line 19554.
    Found 4-bit adder for signal <n19216> created at line 19554.
    Found 4-bit adder for signal <n19227> created at line 19554.
    Found 4-bit adder for signal <n19224> created at line 19554.
    Found 4-bit adder for signal <n19225> created at line 19554.
    Found 4-bit adder for signal <n19228> created at line 19554.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5946_OUT> created at line 19554.
    Found 2-bit adder for signal <n19232[1:0]> created at line 19555.
    Found 2-bit adder for signal <n19235[1:0]> created at line 19555.
    Found 3-bit adder for signal <n19238[2:0]> created at line 19555.
    Found 2-bit adder for signal <n19241[1:0]> created at line 19555.
    Found 2-bit adder for signal <n19244[1:0]> created at line 19555.
    Found 3-bit adder for signal <n19247[2:0]> created at line 19555.
    Found 4-bit adder for signal <n18255> created at line 19555.
    Found 2-bit adder for signal <n19268[1:0]> created at line 19591.
    Found 2-bit adder for signal <n19271[1:0]> created at line 19591.
    Found 3-bit adder for signal <n19274[2:0]> created at line 19591.
    Found 2-bit adder for signal <n19277[1:0]> created at line 19591.
    Found 2-bit adder for signal <n19280[1:0]> created at line 19591.
    Found 3-bit adder for signal <n19283[2:0]> created at line 19591.
    Found 4-bit adder for signal <n18256> created at line 19591.
    Found 4-bit adder for signal <n19293> created at line 19602.
    Found 4-bit adder for signal <n19294> created at line 19602.
    Found 4-bit adder for signal <n19305> created at line 19602.
    Found 4-bit adder for signal <n19302> created at line 19602.
    Found 4-bit adder for signal <n19303> created at line 19602.
    Found 4-bit adder for signal <n19306> created at line 19602.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6003_OUT> created at line 19602.
    Found 2-bit adder for signal <n19310[1:0]> created at line 19603.
    Found 2-bit adder for signal <n19313[1:0]> created at line 19603.
    Found 3-bit adder for signal <n19316[2:0]> created at line 19603.
    Found 2-bit adder for signal <n19319[1:0]> created at line 19603.
    Found 2-bit adder for signal <n19322[1:0]> created at line 19603.
    Found 3-bit adder for signal <n19325[2:0]> created at line 19603.
    Found 4-bit adder for signal <n18258> created at line 19603.
    Found 2-bit adder for signal <n19346[1:0]> created at line 19639.
    Found 2-bit adder for signal <n19349[1:0]> created at line 19639.
    Found 3-bit adder for signal <n19352[2:0]> created at line 19639.
    Found 2-bit adder for signal <n19355[1:0]> created at line 19639.
    Found 2-bit adder for signal <n19358[1:0]> created at line 19639.
    Found 3-bit adder for signal <n19361[2:0]> created at line 19639.
    Found 4-bit adder for signal <n18259> created at line 19639.
    Found 4-bit adder for signal <n19371> created at line 19650.
    Found 4-bit adder for signal <n19372> created at line 19650.
    Found 4-bit adder for signal <n19383> created at line 19650.
    Found 4-bit adder for signal <n19380> created at line 19650.
    Found 4-bit adder for signal <n19381> created at line 19650.
    Found 4-bit adder for signal <n19384> created at line 19650.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6060_OUT> created at line 19650.
    Found 2-bit adder for signal <n19388[1:0]> created at line 19651.
    Found 2-bit adder for signal <n19391[1:0]> created at line 19651.
    Found 3-bit adder for signal <n19394[2:0]> created at line 19651.
    Found 2-bit adder for signal <n19397[1:0]> created at line 19651.
    Found 2-bit adder for signal <n19400[1:0]> created at line 19651.
    Found 3-bit adder for signal <n19403[2:0]> created at line 19651.
    Found 4-bit adder for signal <n18261> created at line 19651.
    Found 1-bit adder for signal <hdmi2usbsoc_ddrphy_phase_sel_PWR_1_o_add_6183_OUT<0>> created at line 19742.
    Found 1-bit adder for signal <hdmi2usbsoc_ddrphy_phase_half_PWR_1_o_add_6184_OUT<0>> created at line 19744.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_counter[1]_GND_1_o_add_6197_OUT> created at line 20466.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_6200_OUT> created at line 20480.
    Found 33-bit adder for signal <n19432> created at line 20496.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_6212_OUT> created at line 20509.
    Found 33-bit adder for signal <n19437> created at line 20528.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce[3]_GND_1_o_add_6228_OUT> created at line 20547.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume[3]_GND_1_o_add_6230_OUT> created at line 20550.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_add_6232_OUT> created at line 20554.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce[3]_GND_1_o_add_6237_OUT> created at line 20562.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume[3]_GND_1_o_add_6239_OUT> created at line 20565.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_add_6241_OUT> created at line 20569.
    Found 7-bit adder for signal <hdmi2usbsoc_dna_cnt[6]_GND_1_o_add_6252_OUT> created at line 20596.
    Found 4-bit adder for signal <hdmi2usbsoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_6257_OUT> created at line 20609.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_counter0[3]_GND_1_o_add_6266_OUT> created at line 20646.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_produce[2]_GND_1_o_add_6277_OUT> created at line 20676.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_consume[2]_GND_1_o_add_6279_OUT> created at line 20679.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_add_6281_OUT> created at line 20683.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_produce[2]_GND_1_o_add_6290_OUT> created at line 20706.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_consume[2]_GND_1_o_add_6292_OUT> created at line 20709.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_add_6294_OUT> created at line 20713.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_produce[2]_GND_1_o_add_6303_OUT> created at line 20736.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_consume[2]_GND_1_o_add_6305_OUT> created at line 20739.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_add_6307_OUT> created at line 20743.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_produce[2]_GND_1_o_add_6316_OUT> created at line 20766.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_consume[2]_GND_1_o_add_6318_OUT> created at line 20769.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_add_6320_OUT> created at line 20773.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_produce[2]_GND_1_o_add_6329_OUT> created at line 20796.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_consume[2]_GND_1_o_add_6331_OUT> created at line 20799.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_add_6333_OUT> created at line 20803.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_produce[2]_GND_1_o_add_6342_OUT> created at line 20826.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_consume[2]_GND_1_o_add_6344_OUT> created at line 20829.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_add_6346_OUT> created at line 20833.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_produce[2]_GND_1_o_add_6355_OUT> created at line 20856.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_consume[2]_GND_1_o_add_6357_OUT> created at line 20859.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_add_6359_OUT> created at line 20863.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_produce[2]_GND_1_o_add_6368_OUT> created at line 20886.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_consume[2]_GND_1_o_add_6370_OUT> created at line 20889.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_add_6372_OUT> created at line 20893.
    Found 25-bit adder for signal <n19505> created at line 21406.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_6500_OUT> created at line 21415.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_6502_OUT> created at line 21418.
    Found 2-bit adder for signal <hdmi2usbsoc_spiflash_i1[1]_GND_1_o_add_6867_OUT> created at line 22526.
    Found 8-bit adder for signal <hdmi2usbsoc_spiflash_counter[7]_GND_1_o_add_6880_OUT> created at line 22552.
    Found 9-bit adder for signal <hdmi2usbsoc_crg_counter[8]_GND_1_o_add_6885_OUT> created at line 22563.
    Found 11-bit adder for signal <hdmi2usbsoc_ethmac_writer_counter_counter[10]_GND_1_o_add_6887_OUT> created at line 22574.
    Found 1-bit adder for signal <hdmi2usbsoc_ethmac_writer_slot_counter_PWR_1_o_add_6890_OUT<0>> created at line 22581.
    Found 1-bit adder for signal <hdmi2usbsoc_ethmac_writer_fifo_produce_PWR_1_o_add_6891_OUT<0>> created at line 22585.
    Found 1-bit adder for signal <hdmi2usbsoc_ethmac_writer_fifo_consume_PWR_1_o_add_6892_OUT<0>> created at line 22588.
    Found 2-bit adder for signal <hdmi2usbsoc_ethmac_writer_fifo_level[1]_GND_1_o_add_6893_OUT> created at line 22592.
    Found 1-bit adder for signal <hdmi2usbsoc_ethmac_reader_fifo_produce_PWR_1_o_add_6898_OUT<0>> created at line 22615.
    Found 1-bit adder for signal <hdmi2usbsoc_ethmac_reader_fifo_consume_PWR_1_o_add_6899_OUT<0>> created at line 22618.
    Found 2-bit adder for signal <hdmi2usbsoc_ethmac_reader_fifo_level[1]_GND_1_o_add_6900_OUT> created at line 22622.
    Found 11-bit adder for signal <hdmi2usbsoc_ethmac_reader_counter[10]_GND_1_o_add_6905_OUT> created at line 22633.
    Found 7-bit adder for signal <n19536> created at line 22655.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in0_edid_counter[3]_GND_1_o_add_6911_OUT> created at line 22669.
    Found 7-bit adder for signal <hdmi2usbsoc_hdmi_in0_edid_offset_counter[6]_GND_1_o_add_6916_OUT> created at line 22680.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in0_dma_current_address[23]_GND_1_o_add_6934_OUT> created at line 22876.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in0_dma_produce[3]_GND_1_o_add_6941_OUT> created at line 22892.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in0_dma_consume[3]_GND_1_o_add_6945_OUT> created at line 22899.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in0_dma_level[3]_GND_1_o_add_6948_OUT> created at line 22904.
    Found 7-bit adder for signal <n19550> created at line 22913.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in1_edid_counter[3]_GND_1_o_add_6956_OUT> created at line 22927.
    Found 7-bit adder for signal <hdmi2usbsoc_hdmi_in1_edid_offset_counter[6]_GND_1_o_add_6961_OUT> created at line 22938.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in1_dma_current_address[23]_GND_1_o_add_6979_OUT> created at line 23134.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in1_dma_produce[3]_GND_1_o_add_6986_OUT> created at line 23150.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in1_dma_consume[3]_GND_1_o_add_6990_OUT> created at line 23157.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in1_dma_level[3]_GND_1_o_add_6993_OUT> created at line 23162.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi_out0_reader_rsv_level[4]_GND_1_o_add_6999_OUT> created at line 23178.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_out0_reader_produce[3]_GND_1_o_add_7004_OUT> created at line 23186.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_out0_reader_consume[3]_GND_1_o_add_7006_OUT> created at line 23189.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi_out0_reader_level[4]_GND_1_o_add_7008_OUT> created at line 23193.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_out0_intseq_counter[23]_GND_1_o_add_7013_OUT> created at line 23209.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_out0_vtg_hcounter[9]_GND_1_o_add_7049_OUT> created at line 23296.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out0_vtg_vcounter[11]_GND_1_o_add_7056_OUT> created at line 23315.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_out1_vtg_hcounter[9]_GND_1_o_add_7075_OUT> created at line 23352.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out1_vtg_vcounter[11]_GND_1_o_add_7082_OUT> created at line 23371.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi_out1_reader_rsv_level[4]_GND_1_o_add_7093_OUT> created at line 23396.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_out1_reader_produce[3]_GND_1_o_add_7098_OUT> created at line 23404.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_out1_reader_consume[3]_GND_1_o_add_7100_OUT> created at line 23407.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi_out1_reader_level[4]_GND_1_o_add_7102_OUT> created at line 23411.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_out1_intseq_counter[23]_GND_1_o_add_7120_OUT> created at line 23466.
    Found 16-bit adder for signal <encoder_reader_v[15]_GND_1_o_add_7130_OUT> created at line 23490.
    Found 5-bit adder for signal <encoder_reader_reader_rsv_level[4]_GND_1_o_add_7135_OUT> created at line 23499.
    Found 4-bit adder for signal <encoder_reader_reader_produce[3]_GND_1_o_add_7140_OUT> created at line 23507.
    Found 4-bit adder for signal <encoder_reader_reader_consume[3]_GND_1_o_add_7142_OUT> created at line 23510.
    Found 5-bit adder for signal <encoder_reader_reader_level[4]_GND_1_o_add_7144_OUT> created at line 23514.
    Found 1-bit adder for signal <encoder_reader_converter_pack_demux_PWR_1_o_add_7152_OUT<0>> created at line 23537.
    Found 32-bit adder for signal <encoder_status[31]_GND_1_o_add_7155_OUT> created at line 23547.
    Found 17-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_5882_OUT<16:0>> created at line 0.
    Found 17-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_unary_minus_5561_OUT<16:0>> created at line 0.
    Found 6-bit subtractor for signal <_n26332> created at line 19311.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5699_OUT> created at line 19311.
    Found 6-bit subtractor for signal <_n26334> created at line 19318.
    Found 6-bit adder for signal <_n26335> created at line 19318.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5711_OUT> created at line 19318.
    Found 6-bit subtractor for signal <_n26337> created at line 19308.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5696_OUT> created at line 19308.
    Found 6-bit subtractor for signal <_n26339> created at line 19323.
    Found 6-bit subtractor for signal <_n26340> created at line 19323.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5714_OUT> created at line 19323.
    Found 6-bit subtractor for signal <_n26342> created at line 19275.
    Found 6-bit subtractor for signal <_n26343> created at line 19275.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5657_OUT> created at line 19275.
    Found 6-bit subtractor for signal <_n26345> created at line 19263.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5642_OUT> created at line 19263.
    Found 6-bit subtractor for signal <_n26347> created at line 19359.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5756_OUT> created at line 19359.
    Found 6-bit subtractor for signal <_n26349> created at line 19675.
    Found 6-bit adder for signal <_n26350> created at line 19675.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6089_OUT> created at line 19675.
    Found 6-bit subtractor for signal <_n26352> created at line 19270.
    Found 6-bit adder for signal <_n26353> created at line 19270.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5654_OUT> created at line 19270.
    Found 6-bit subtractor for signal <_n26355> created at line 19356.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5753_OUT> created at line 19356.
    Found 6-bit subtractor for signal <_n26357> created at line 19617.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6017_OUT> created at line 19617.
    Found 6-bit subtractor for signal <_n26359> created at line 19632.
    Found 6-bit subtractor for signal <_n26360> created at line 19632.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6035_OUT> created at line 19632.
    Found 6-bit subtractor for signal <_n26362> created at line 19620.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6020_OUT> created at line 19620.
    Found 6-bit subtractor for signal <_n26364> created at line 19627.
    Found 6-bit adder for signal <_n26365> created at line 19627.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6032_OUT> created at line 19627.
    Found 6-bit subtractor for signal <_n26367> created at line 19260.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5639_OUT> created at line 19260.
    Found 6-bit subtractor for signal <_n26369> created at line 19665.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6074_OUT> created at line 19665.
    Found 6-bit subtractor for signal <_n26371> created at line 19668.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6077_OUT> created at line 19668.
    Found 6-bit subtractor for signal <_n26373> created at line 19680.
    Found 6-bit subtractor for signal <_n26374> created at line 19680.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6092_OUT> created at line 19680.
    Found 6-bit subtractor for signal <_n26378> created at line 19569.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5960_OUT> created at line 19569.
    Found 6-bit subtractor for signal <_n26380> created at line 19572.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5963_OUT> created at line 19572.
    Found 6-bit subtractor for signal <_n26382> created at line 19584.
    Found 6-bit subtractor for signal <_n26383> created at line 19584.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5978_OUT> created at line 19584.
    Found 6-bit subtractor for signal <_n26385> created at line 19579.
    Found 6-bit adder for signal <_n26386> created at line 19579.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5975_OUT> created at line 19579.
    Found 6-bit subtractor for signal <_n26392> created at line 19371.
    Found 6-bit subtractor for signal <_n26393> created at line 19371.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5771_OUT> created at line 19371.
    Found 6-bit subtractor for signal <_n26395> created at line 19366.
    Found 6-bit adder for signal <_n26396> created at line 19366.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5768_OUT> created at line 19366.
    Found 16x16-bit multiplier for signal <n15208> created at line 12311.
    Found 20-bit shifter logical right for signal <n15399> created at line 17238
    Found 20-bit shifter logical right for signal <n15431> created at line 17337
    Found 20-bit shifter logical right for signal <n15463> created at line 17436
    Found 9x7-bit multiplier for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4559_OUT> created at line 17685.
    Found 9x5-bit multiplier for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4560_OUT> created at line 17686.
    Found 12x9-bit multiplier for signal <n15514> created at line 17692.
    Found 12x9-bit multiplier for signal <n15515> created at line 17693.
    Found 20-bit shifter logical right for signal <n15704> created at line 18293
    Found 20-bit shifter logical right for signal <n15736> created at line 18392
    Found 20-bit shifter logical right for signal <n15768> created at line 18491
    Found 9x7-bit multiplier for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5185_OUT> created at line 18740.
    Found 9x5-bit multiplier for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5186_OUT> created at line 18741.
    Found 12x9-bit multiplier for signal <n15819> created at line 18747.
    Found 12x9-bit multiplier for signal <n15820> created at line 18748.
    Found 9x8-bit multiplier for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5559_OUT> created at line 19199.
    Found 9x6-bit multiplier for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5561_OUT> created at line 19201.
    Found 9x8-bit multiplier for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5562_OUT> created at line 19202.
    Found 9x8-bit multiplier for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5880_OUT> created at line 19508.
    Found 9x6-bit multiplier for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5882_OUT> created at line 19510.
    Found 9x8-bit multiplier for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5883_OUT> created at line 19511.
    Found 8x8-bit Read Only RAM for signal <hdmi2usbsoc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1399_OUT>
    Found 8x8-bit Read Only RAM for signal <hdmi2usbsoc_ethmac_preamble_checker_ref>
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 4x10-bit Read Only RAM for signal <array_muxed24>
    Found 32x8-bit Read Only RAM for signal <hdmi2usbsoc_interface5_adr[4]_GND_1_o_wide_mux_7168_OUT>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16x16-bit Read Only RAM for signal <_n28477>
    Found 1-bit 3-to-1 multiplexer for signal <hdmi2usbsoc_interface_ack> created at line 8662.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_ethmac_crc32_inserter_cnt[1]_hdmi2usbsoc_ethmac_crc32_inserter_value[7]_wide_mux_1433_OUT> created at line 9199.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_ethmac_tx_converter_unpack_source_payload_data> created at line 9537.
    Found 1-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_ethmac_tx_converter_unpack_source_payload_last_be> created at line 9537.
    Found 1-bit 3-to-1 multiplexer for signal <hdmi2usbsoc_ethmac_writer_counter_ce> created at line 9983.
    Found 16-bit 8-to-1 multiplexer for signal <encoderbuffer_source_payload_data> created at line 12511.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 14119.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 14155.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 14227.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 14263.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 14335.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 14371.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 14407.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 14443.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 14479.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 14551.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 14587.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 14659.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 14695.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 14731.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed14> created at line 14827.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed17> created at line 14917.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed20> created at line 15007.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed23> created at line 15097.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed26> created at line 15187.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed29> created at line 15277.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed32> created at line 15367.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed35> created at line 15457.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 15895.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 15919.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 15943.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 15967.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 15991.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 16015.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 16039.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 16063.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 16087.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 16111.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 16135.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 16159.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 16183.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 16207.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi2usbsoc_interface0_adr[2]_hdmi2usbsoc_bank0_id0_w[7]_wide_mux_7158_OUT> created at line 23569.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface1_adr[2]_GND_1_o_wide_mux_7160_OUT> created at line 23598.
    Found 8-bit 12-to-1 multiplexer for signal <hdmi2usbsoc_interface2_adr[3]_GND_1_o_wide_mux_7162_OUT> created at line 23618.
    Found 8-bit 16-to-1 multiplexer for signal <hdmi2usbsoc_interface3_adr[3]_GND_1_o_wide_mux_7164_OUT> created at line 23680.
    Found 8-bit 44-to-1 multiplexer for signal <hdmi2usbsoc_interface10_adr[5]_GND_1_o_wide_mux_7190_OUT> created at line 24392.
    Found 8-bit 28-to-1 multiplexer for signal <hdmi2usbsoc_interface11_adr[4]_GND_1_o_wide_mux_7212_OUT> created at line 24632.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface15_adr[1]_GND_1_o_wide_mux_7243_OUT> created at line 25056.
    Found 8-bit 21-to-1 multiplexer for signal <hdmi2usbsoc_interface16_adr[4]_GND_1_o_wide_mux_7246_OUT> created at line 25078.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface17_adr[2]_GND_1_o_wide_mux_7248_OUT> created at line 25168.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface18_adr[1]_hdmi2usbsoc_bank16_tuning_word0_w[7]_wide_mux_7251_OUT> created at line 25195.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine4_wrport_dat_w> created at line 835.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine5_wrport_dat_w> created at line 874.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine7_wrport_dat_w> created at line 952.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine2_wrport_dat_w> created at line 757.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine6_wrport_dat_w> created at line 913.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine0_wrport_dat_w> created at line 679.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine3_wrport_dat_w> created at line 796.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine1_wrport_dat_w> created at line 718.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_hdmi_out0_fifo_pix_y[7]_hdmi2usbsoc_hdmi_out0_fifo_asyncfifo_dout_p3_y[7]_mux_5545_OUT> created at line 19115.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_hdmi_out0_fifo_pix_cb_cr[7]_hdmi2usbsoc_hdmi_out0_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_5546_OUT> created at line 19115.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_hdmi_out1_fifo_pix_y[7]_hdmi2usbsoc_hdmi_out1_fifo_asyncfifo_dout_p3_y[7]_mux_5866_OUT> created at line 19424.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_hdmi_out1_fifo_pix_cb_cr[7]_hdmi2usbsoc_hdmi_out1_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_5867_OUT> created at line 19424.
    Found 1-bit 8-to-1 multiplexer for signal <_n26412> created at line 22691.
    Found 1-bit 8-to-1 multiplexer for signal <_n26437> created at line 22949.
    Found 1-bit tristate buffer for signal <hdmi2usbsoc_spiflash4x_dq<3>> created at line 26819
    Found 1-bit tristate buffer for signal <hdmi2usbsoc_spiflash4x_dq<2>> created at line 26819
    Found 1-bit tristate buffer for signal <hdmi2usbsoc_spiflash4x_dq<1>> created at line 26819
    Found 1-bit tristate buffer for signal <hdmi2usbsoc_spiflash4x_dq<0>> created at line 26819
    Found 1-bit tristate buffer for signal <hdmi2usbsoc_record0_hdmi_in_sda> created at line 26949
    Found 1-bit tristate buffer for signal <hdmi2usbsoc_record1_hdmi_in_sda> created at line 27373
    Found 1-bit tristate buffer for signal <hdmi2usbsoc_record2_hdmi_out_sda> created at line 27777
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_hit> created at line 6952
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_hit> created at line 7082
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_hit> created at line 7212
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_hit> created at line 7342
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_hit> created at line 7472
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_hit> created at line 7602
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_hit> created at line 7732
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_hit> created at line 7862
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_389_o> created at line 8076
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_390_o> created at line 8076
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_391_o> created at line 8077
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_392_o> created at line 8077
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_393_o> created at line 8078
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_394_o> created at line 8078
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_395_o> created at line 8079
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_396_o> created at line 8079
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_397_o> created at line 8080
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_398_o> created at line 8080
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_399_o> created at line 8081
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_400_o> created at line 8081
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_401_o> created at line 8082
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_402_o> created at line 8082
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_403_o> created at line 8083
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_404_o> created at line 8083
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_choose_req_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_407_o> created at line 8133
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_choose_req_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_408_o> created at line 8133
    Found 29-bit comparator equal for signal <hdmi2usbsoc_tag_do_tag[28]_GND_1_o_equal_1331_o> created at line 8581
    Found 8-bit comparator not equal for signal <hdmi2usbsoc_ethmac_preamble_checker_match> created at line 9046
    Found 16-bit comparator greater for signal <_n27928> created at line 9408
    Found 1-bit comparator equal for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q[3]_hdmi2usbsoc_ethmac_tx_cdc_consume_wdomain[3]_equal_1510_o> created at line 9655
    Found 1-bit comparator equal for signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q[2]_hdmi2usbsoc_ethmac_tx_cdc_consume_wdomain[2]_equal_1511_o> created at line 9655
    Found 2-bit comparator not equal for signal <n1922> created at line 9655
    Found 4-bit comparator not equal for signal <n1925> created at line 9656
    Found 1-bit comparator equal for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q[3]_hdmi2usbsoc_ethmac_rx_cdc_consume_wdomain[3]_equal_1530_o> created at line 9710
    Found 1-bit comparator equal for signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q[2]_hdmi2usbsoc_ethmac_rx_cdc_consume_wdomain[2]_equal_1531_o> created at line 9710
    Found 2-bit comparator not equal for signal <n1957> created at line 9710
    Found 4-bit comparator equal for signal <n1960> created at line 9711
    Found 11-bit comparator greater for signal <hdmi2usbsoc_ethmac_reader_last_INV_279_o> created at line 10048
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q[10]_hdmi2usbsoc_hdmi_in0_frame_consume_wdomain[10]_equal_1791_o> created at line 10720
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q[9]_hdmi2usbsoc_hdmi_in0_frame_consume_wdomain[9]_equal_1792_o> created at line 10720
    Found 9-bit comparator not equal for signal <n2489> created at line 10720
    Found 11-bit comparator equal for signal <n2492> created at line 10721
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q[10]_hdmi2usbsoc_hdmi_in1_frame_consume_wdomain[10]_equal_1968_o> created at line 11398
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q[9]_hdmi2usbsoc_hdmi_in1_frame_consume_wdomain[9]_equal_1969_o> created at line 11398
    Found 9-bit comparator not equal for signal <n2871> created at line 11398
    Found 11-bit comparator equal for signal <n2874> created at line 11399
    Found 24-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_intseq_last> created at line 11717
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q[9]_hdmi2usbsoc_hdmi_out0_fifo_consume_wdomain[9]_equal_2103_o> created at line 11810
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q[8]_hdmi2usbsoc_hdmi_out0_fifo_consume_wdomain[8]_equal_2104_o> created at line 11810
    Found 8-bit comparator not equal for signal <n3110> created at line 11810
    Found 10-bit comparator not equal for signal <n3113> created at line 11811
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n1d[3]_LessThan_2137_o> created at line 11889
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n1d[3]_LessThan_2139_o> created at line 11890
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n1d[3]_LessThan_2141_o> created at line 11891
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q[9]_hdmi2usbsoc_hdmi_out1_fifo_consume_wdomain[9]_equal_2209_o> created at line 12065
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q[8]_hdmi2usbsoc_hdmi_out1_fifo_consume_wdomain[8]_equal_2210_o> created at line 12065
    Found 8-bit comparator not equal for signal <n3293> created at line 12065
    Found 10-bit comparator not equal for signal <n3296> created at line 12066
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1d[3]_LessThan_2240_o> created at line 12139
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n1d[3]_LessThan_2242_o> created at line 12140
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n1d[3]_LessThan_2244_o> created at line 12141
    Found 24-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_intseq_last> created at line 12263
    Found 16-bit comparator greater for signal <encoder_reader_h_width_storage[15]_INV_423_o> created at line 12399
    Found 16-bit comparator greater for signal <n3472> created at line 12402
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q0[2]_asyncfifo_consume_wdomain0[2]_equal_2312_o> created at line 12440
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q0[1]_asyncfifo_consume_wdomain0[1]_equal_2313_o> created at line 12440
    Found 1-bit comparator not equal for signal <n3516> created at line 12440
    Found 3-bit comparator equal for signal <_n27892> created at line 12441
    Found 1-bit comparator equal for signal <n3543> created at line 12566
    Found 11-bit comparator greater for signal <encoder_output_fifo_almost_full> created at line 12659
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q1[2]_asyncfifo_consume_wdomain1[2]_equal_2369_o> created at line 12718
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q1[1]_asyncfifo_consume_wdomain1[1]_equal_2370_o> created at line 12718
    Found 1-bit comparator not equal for signal <n3646> created at line 12718
    Found 3-bit comparator not equal for signal <n3649> created at line 12719
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_charsync0_control_position[3]_hdmi2usbsoc_hdmi_in0_charsync0_previous_control_position[3]_equal_4333_o> created at line 17226
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_wer0_transition_count[3]_LessThan_4350_o> created at line 17242
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_charsync1_control_position[3]_hdmi2usbsoc_hdmi_in0_charsync1_previous_control_position[3]_equal_4414_o> created at line 17325
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_wer1_transition_count[3]_LessThan_4431_o> created at line 17341
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_charsync2_control_position[3]_hdmi2usbsoc_hdmi_in0_charsync2_previous_control_position[3]_equal_4495_o> created at line 17424
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_wer2_transition_count[3]_LessThan_4512_o> created at line 17440
    Found 11-bit comparator greater for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4571_o> created at line 17698
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4572_o> created at line 17701
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4575_o> created at line 17707
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4576_o> created at line 17710
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4579_o> created at line 17716
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4580_o> created at line 17719
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_charsync0_control_position[3]_hdmi2usbsoc_hdmi_in1_charsync0_previous_control_position[3]_equal_4959_o> created at line 18281
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_wer0_transition_count[3]_LessThan_4976_o> created at line 18297
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_charsync1_control_position[3]_hdmi2usbsoc_hdmi_in1_charsync1_previous_control_position[3]_equal_5040_o> created at line 18380
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_wer1_transition_count[3]_LessThan_5057_o> created at line 18396
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_charsync2_control_position[3]_hdmi2usbsoc_hdmi_in1_charsync2_previous_control_position[3]_equal_5121_o> created at line 18479
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_wer2_transition_count[3]_LessThan_5138_o> created at line 18495
    Found 11-bit comparator greater for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5197_o> created at line 18753
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5198_o> created at line 18756
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5201_o> created at line 18762
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5202_o> created at line 18765
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5205_o> created at line 18771
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5206_o> created at line 18774
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_r[11]_GND_1_o_LessThan_5568_o> created at line 19206
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_ycbcr2rgb_r[11]_LessThan_5569_o> created at line 19209
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_g[11]_GND_1_o_LessThan_5572_o> created at line 19215
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_ycbcr2rgb_g[11]_LessThan_5573_o> created at line 19218
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_b[11]_GND_1_o_LessThan_5576_o> created at line 19224
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_ycbcr2rgb_b[11]_LessThan_5577_o> created at line 19227
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n0q_m[3]_equal_5635_o> created at line 19255
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n0q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n1q_m[3]_LessThan_5645_o> created at line 19266
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n0q_m[3]_LessThan_5647_o> created at line 19266
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n0q_m[3]_equal_5692_o> created at line 19303
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n0q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n1q_m[3]_LessThan_5702_o> created at line 19314
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n0q_m[3]_LessThan_5704_o> created at line 19314
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n0q_m[3]_equal_5749_o> created at line 19351
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n0q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n1q_m[3]_LessThan_5759_o> created at line 19362
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n0q_m[3]_LessThan_5761_o> created at line 19362
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_r[11]_GND_1_o_LessThan_5889_o> created at line 19515
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_ycbcr2rgb_r[11]_LessThan_5890_o> created at line 19518
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_g[11]_GND_1_o_LessThan_5893_o> created at line 19524
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_ycbcr2rgb_g[11]_LessThan_5894_o> created at line 19527
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_b[11]_GND_1_o_LessThan_5897_o> created at line 19533
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_ycbcr2rgb_b[11]_LessThan_5898_o> created at line 19536
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m[3]_equal_5956_o> created at line 19564
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1q_m[3]_LessThan_5966_o> created at line 19575
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5968_o> created at line 19575
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n0q_m[3]_equal_6013_o> created at line 19612
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n0q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n1q_m[3]_LessThan_6023_o> created at line 19623
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n0q_m[3]_LessThan_6025_o> created at line 19623
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n0q_m[3]_equal_6070_o> created at line 19660
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n0q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n1q_m[3]_LessThan_6080_o> created at line 19671
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n0q_m[3]_LessThan_6082_o> created at line 19671
    Found 1-bit comparator equal for signal <hdmi2usbsoc_ddrphy_phase_half_hdmi2usbsoc_ddrphy_phase_sys_equal_6183_o> created at line 19739
    Found 7-bit comparator greater for signal <hdmi2usbsoc_dna_cnt[6]_PWR_1_o_LessThan_6252_o> created at line 20595
    Found 10-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out0_vtg_hcounter[9]_hdmi2usbsoc_hdmi_out0_vtg_tr_hres[9]_equal_7052_o> created at line 23300
    Found 10-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_vtg_hcounter[9]_hdmi2usbsoc_hdmi_out0_vtg_tr_hsync_start[9]_equal_7053_o> created at line 23303
    Found 10-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out0_vtg_hcounter[9]_hdmi2usbsoc_hdmi_out0_vtg_tr_hsync_end[9]_equal_7054_o> created at line 23306
    Found 10-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_vtg_hcounter[9]_hdmi2usbsoc_hdmi_out0_vtg_tr_hscan[9]_equal_7055_o> created at line 23309
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_vtg_vcounter[11]_hdmi2usbsoc_hdmi_out0_vtg_tr_vscan[11]_equal_7056_o> created at line 23311
    Found 12-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out0_vtg_vcounter[11]_hdmi2usbsoc_hdmi_out0_vtg_tr_vres[11]_equal_7062_o> created at line 23321
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_vtg_vcounter[11]_hdmi2usbsoc_hdmi_out0_vtg_tr_vsync_start[11]_equal_7063_o> created at line 23324
    Found 12-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out0_vtg_vcounter[11]_hdmi2usbsoc_hdmi_out0_vtg_tr_vsync_end[11]_equal_7064_o> created at line 23327
    Found 10-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out1_vtg_hcounter[9]_hdmi2usbsoc_hdmi_out1_vtg_tr_hres[9]_equal_7078_o> created at line 23356
    Found 10-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_vtg_hcounter[9]_hdmi2usbsoc_hdmi_out1_vtg_tr_hsync_start[9]_equal_7079_o> created at line 23359
    Found 10-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out1_vtg_hcounter[9]_hdmi2usbsoc_hdmi_out1_vtg_tr_hsync_end[9]_equal_7080_o> created at line 23362
    Found 10-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_vtg_hcounter[9]_hdmi2usbsoc_hdmi_out1_vtg_tr_hscan[9]_equal_7081_o> created at line 23365
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_vtg_vcounter[11]_hdmi2usbsoc_hdmi_out1_vtg_tr_vscan[11]_equal_7082_o> created at line 23367
    Found 12-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out1_vtg_vcounter[11]_hdmi2usbsoc_hdmi_out1_vtg_tr_vres[11]_equal_7088_o> created at line 23377
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_vtg_vcounter[11]_hdmi2usbsoc_hdmi_out1_vtg_tr_vsync_start[11]_equal_7089_o> created at line 23380
    Found 12-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out1_vtg_vcounter[11]_hdmi2usbsoc_hdmi_out1_vtg_tr_vsync_end[11]_equal_7090_o> created at line 23383
    Found 7-bit comparator greater for signal <hdmi2usbsoc_dna_cnt[6]_GND_1_o_LessThan_8010_o> created at line 25578
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_crg_por[10]_LessThan_8428_o> created at line 28688
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_eth_tx_er<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  68 RAM(s).
	inferred  15 Multiplier(s).
	inferred 426 Adder/Subtractor(s).
	inferred 8918 D-type flip-flop(s).
	inferred 148 Comparator(s).
	inferred 1614 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   7 Tristate(s).
	inferred  32 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_10_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_11_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_11_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_32> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_12_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_12_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_16_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_17_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_17_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_19_o_GND_19_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_24_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_async_reg>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/verilog/wb_async_reg.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 32
        SELECT_WIDTH = 4
    Found 32-bit register for signal <wbm_dat_i_reg>.
    Found 32-bit register for signal <wbm_dat_o_reg>.
    Found 1-bit register for signal <wbm_we_i_reg>.
    Found 4-bit register for signal <wbm_sel_i_reg>.
    Found 1-bit register for signal <wbm_stb_i_reg>.
    Found 1-bit register for signal <wbm_ack_o_reg>.
    Found 1-bit register for signal <wbm_err_o_reg>.
    Found 1-bit register for signal <wbm_rty_o_reg>.
    Found 1-bit register for signal <wbm_cyc_i_reg>.
    Found 1-bit register for signal <wbm_done_sync1>.
    Found 1-bit register for signal <wbm_done_sync2>.
    Found 1-bit register for signal <wbm_done_sync3>.
    Found 32-bit register for signal <wbs_adr_o_reg>.
    Found 32-bit register for signal <wbs_dat_i_reg>.
    Found 32-bit register for signal <wbs_dat_o_reg>.
    Found 1-bit register for signal <wbs_we_o_reg>.
    Found 4-bit register for signal <wbs_sel_o_reg>.
    Found 1-bit register for signal <wbs_stb_o_reg>.
    Found 1-bit register for signal <wbs_ack_i_reg>.
    Found 1-bit register for signal <wbs_err_i_reg>.
    Found 1-bit register for signal <wbs_rty_i_reg>.
    Found 1-bit register for signal <wbs_cyc_o_reg>.
    Found 1-bit register for signal <wbs_done_reg>.
    Found 1-bit register for signal <wbs_cyc_o_sync1>.
    Found 1-bit register for signal <wbs_cyc_o_sync2>.
    Found 1-bit register for signal <wbs_cyc_o_sync3>.
    Found 1-bit register for signal <wbs_stb_o_sync1>.
    Found 1-bit register for signal <wbs_stb_o_sync2>.
    Found 1-bit register for signal <wbs_stb_o_sync3>.
    Found 32-bit register for signal <wbm_adr_i_reg>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_async_reg> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 231: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_35> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_65_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_65_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_65_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_65_o_GND_65_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_70_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_65_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_36> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_58_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 403: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 403: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 454: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_67_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_67_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_67_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_67_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_67_o_add_28_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_67_o_add_36_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_67_o_add_39_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_67_o_add_43_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_67_o_add_45_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_67_o_add_84_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_67_o_add_93_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_67_o_add_96_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_67_o_add_97_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_67_o_GND_67_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_67_o_GND_67_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_67_o_equal_8_o> created at line 283
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_67_o_equal_10_o> created at line 286
    Found 3-bit comparator greater for signal <GND_67_o_cur_cmp_idx[2]_LessThan_25_o> created at line 307
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_67_o_LessThan_26_o> created at line 318
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_67_o_LessThan_27_o> created at line 320
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 163 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_71_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_71_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_71_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_71_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_71_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_71_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_71_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_71_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_73_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_73_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_73_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_73_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_73_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_73_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_73_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_77_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_84_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_79_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_79_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_79_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_79_o_GND_79_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_82_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_82_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_89_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_84_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_84_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_84_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_84_o_GND_84_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_86_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_86_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_87_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_87_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_89_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_89_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_89_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_89_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_92_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_92_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_92_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_93_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_93_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_93_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_93_o_GND_93_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_93_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_99_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_99_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_93_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_93_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_95_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_95_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_95_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_95_o_GND_95_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_37> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_97_o_GND_97_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_97_o_GND_97_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_97_o_GND_97_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_97_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_97_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_97_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_97_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_97_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_97_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_97_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_105_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_105_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_97_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_97_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_97_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_97_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_97_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_97_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_97_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1175 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_100_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_100_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_101_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_101_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_103_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_103_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_103_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_103_o_GND_103_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_105_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_105_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_105_o_GND_105_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_105_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_106_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_106_o_GND_106_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_106_o_GND_106_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_106_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_106_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_106_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_106_o_GND_106_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_38> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_110_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_110_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 136
 1024x32-bit dual-port RAM                             : 3
 1024x65-bit dual-port RAM                             : 2
 1024x8-bit dual-port RAM                              : 2
 11x64-bit dual-port RAM                               : 2
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 7
 16384x32-bit dual-port RAM                            : 1
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x16-bit single-port Read Only RAM                   : 1
 16x18-bit dual-port RAM                               : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x64-bit dual-port RAM                               : 3
 16x8-bit dual-port RAM                                : 2
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 2x12-bit dual-port RAM                                : 2
 32x32-bit dual-port RAM                               : 2
 32x8-bit single-port Read Only RAM                    : 1
 4x10-bit single-port Read Only RAM                    : 2
 4x128-bit dual-port RAM                               : 1
 4x30-bit dual-port RAM                                : 1
 4x64-bit dual-port RAM                                : 1
 4x8-bit dual-port RAM                                 : 1
 512x12-bit dual-port RAM                              : 1
 512x32-bit dual-port RAM                              : 2
 512x67-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 16
 5x12-bit dual-port RAM                                : 1
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x22-bit dual-port RAM                                : 8
 8x42-bit dual-port RAM                                : 2
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 18
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 2
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 609
 1-bit adder                                           : 10
 10-bit adder                                          : 10
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 16
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 7
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 16-bit adder                                          : 6
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 17-bit subtractor                                     : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 86
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 10
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 26
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 97
 3-bit addsub                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 88
 4-bit addsub                                          : 10
 4-bit subtractor                                      : 33
 5-bit adder                                           : 2
 5-bit addsub                                          : 9
 5-bit subtractor                                      : 24
 6-bit adder                                           : 27
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 17
 7-bit adder                                           : 12
 7-bit addsub                                          : 3
 8-bit adder                                           : 1
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 11
 9-bit subtractor                                      : 15
# Registers                                            : 2310
 1-bit register                                        : 1105
 10-bit register                                       : 65
 11-bit register                                       : 60
 12-bit register                                       : 61
 128-bit register                                      : 1
 13-bit register                                       : 16
 14-bit register                                       : 106
 16-bit register                                       : 22
 17-bit register                                       : 4
 2-bit register                                        : 68
 20-bit register                                       : 19
 21-bit register                                       : 1
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 52
 25-bit register                                       : 9
 27-bit register                                       : 8
 28-bit register                                       : 2
 3-bit register                                        : 101
 30-bit register                                       : 14
 32-bit register                                       : 54
 4-bit register                                        : 143
 42-bit register                                       : 2
 5-bit register                                        : 30
 57-bit register                                       : 1
 6-bit register                                        : 79
 64-bit register                                       : 6
 65-bit register                                       : 2
 67-bit register                                       : 2
 7-bit register                                        : 24
 8-bit register                                        : 196
 9-bit register                                        : 52
# Comparators                                          : 269
 1-bit comparator equal                                : 37
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 4
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 6
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 13
 4-bit comparator greater                              : 24
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 3
 9-bit comparator not equal                            : 2
# Multiplexers                                         : 3237
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2348
 1-bit 3-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 43
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 18
 11-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 14
 13-bit 2-to-1 multiplexer                             : 19
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 25
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 26
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 44
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 61
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 95
 5-bit 2-to-1 multiplexer                              : 17
 6-bit 2-to-1 multiplexer                              : 71
 64-bit 2-to-1 multiplexer                             : 8
 7-bit 2-to-1 multiplexer                              : 15
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 240
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 8
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 44
# Xors                                                 : 281
 1-bit xor2                                            : 149
 1-bit xor3                                            : 97
 1-bit xor4                                            : 8
 1-bit xor5                                            : 7
 1-bit xor6                                            : 1
 1-bit xor9                                            : 1
 10-bit xor2                                           : 4
 11-bit xor2                                           : 4
 2-bit xor2                                            : 2
 3-bit xor2                                            : 4
 4-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_eth_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_101_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_101_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_100_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_100_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_77_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_84_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_ethmac_writer_counter_counter>: 1 register on signal <hdmi2usbsoc_ethmac_writer_counter_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter1_q_binary0>: 1 register on signal <asyncfifo_graycounter1_q_binary0>.
The following registers are absorbed into accumulator <encoder_reader_v>: 1 register on signal <encoder_reader_v>.
The following registers are absorbed into counter <asyncfifo_graycounter1_q_binary1>: 1 register on signal <asyncfifo_graycounter1_q_binary1>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <hdmi2usbsoc_ethmac_crc32_inserter_cnt>: 1 register on signal <hdmi2usbsoc_ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_padding_inserter_counter>: 1 register on signal <hdmi2usbsoc_ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_liteethphymiitx_unpack_mux>: 1 register on signal <hdmi2usbsoc_liteethphymiitx_unpack_mux>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_tx_gap_inserter_counter>: 1 register on signal <hdmi2usbsoc_ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_preamble_inserter_cnt>: 1 register on signal <hdmi2usbsoc_ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_tx_converter_unpack_mux>: 1 register on signal <hdmi2usbsoc_ethmac_tx_converter_unpack_mux>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_liteethphymiirx_pack_demux>: 1 register on signal <hdmi2usbsoc_liteethphymiirx_pack_demux>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_rx_gap_checker_counter>: 1 register on signal <hdmi2usbsoc_ethmac_rx_gap_checker_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_preamble_checker_cnt>: 1 register on signal <hdmi2usbsoc_ethmac_preamble_checker_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_level>: 1 register on signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_rx_converter_pack_demux>: 1 register on signal <hdmi2usbsoc_ethmac_rx_converter_pack_demux>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_crg_por>: 1 register on signal <hdmi2usbsoc_crg_por>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_datacapture0_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in0_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_datacapture1_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in0_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_datacapture2_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in0_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_datacapture0_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in1_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_datacapture1_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in1_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_datacapture2_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in1_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_phase_half>: 1 register on signal <hdmi2usbsoc_ddrphy_phase_half>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_phase_sel>: 1 register on signal <hdmi2usbsoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <asyncfifo_graycounter0_q_binary1>: 1 register on signal <asyncfifo_graycounter0_q_binary1>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_counter1>: 1 register on signal <hdmi2usbsoc_sdram_counter1>.
The following registers are absorbed into counter <hdmi2usbsoc_spiflash_i1>: 1 register on signal <hdmi2usbsoc_spiflash_i1>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter0_q_binary0>: 1 register on signal <asyncfifo_graycounter0_q_binary0>.
The following registers are absorbed into counter <syncfifo_level>: 1 register on signal <syncfifo_level>.
The following registers are absorbed into counter <syncfifo_produce>: 1 register on signal <syncfifo_produce>.
The following registers are absorbed into counter <syncfifo_consume>: 1 register on signal <syncfifo_consume>.
The following registers are absorbed into counter <encoder_syncfifo_level>: 1 register on signal <encoder_syncfifo_level>.
The following registers are absorbed into counter <encoder_syncfifo_consume>: 1 register on signal <encoder_syncfifo_consume>.
The following registers are absorbed into counter <encoder_syncfifo_produce>: 1 register on signal <encoder_syncfifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_counter>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_dna_cnt>: 1 register on signal <hdmi2usbsoc_dna_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_bitslip_cnt>: 1 register on signal <hdmi2usbsoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_crg_counter>: 1 register on signal <hdmi2usbsoc_crg_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_writer_slot_counter>: 1 register on signal <hdmi2usbsoc_ethmac_writer_slot_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_writer_fifo_level>: 1 register on signal <hdmi2usbsoc_ethmac_writer_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_writer_fifo_produce>: 1 register on signal <hdmi2usbsoc_ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_writer_fifo_consume>: 1 register on signal <hdmi2usbsoc_ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_reader_fifo_level>: 1 register on signal <hdmi2usbsoc_ethmac_reader_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_reader_fifo_produce>: 1 register on signal <hdmi2usbsoc_ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_ethmac_reader_fifo_consume>: 1 register on signal <hdmi2usbsoc_ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_current_address>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_level>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_current_address>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_level>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_reader_rsv_level>: 1 register on signal <hdmi2usbsoc_hdmi_out0_reader_rsv_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_reader_level>: 1 register on signal <hdmi2usbsoc_hdmi_out0_reader_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_reader_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out0_reader_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_reader_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out0_reader_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_vtg_hcounter>: 1 register on signal <hdmi2usbsoc_hdmi_out0_vtg_hcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_vtg_vcounter>: 1 register on signal <hdmi2usbsoc_hdmi_out0_vtg_vcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_clocking_remaining_bits>: 1 register on signal <hdmi2usbsoc_hdmi_out0_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_clocking_busy_counter>: 1 register on signal <hdmi2usbsoc_hdmi_out0_clocking_busy_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_reader_rsv_level>: 1 register on signal <hdmi2usbsoc_hdmi_out1_reader_rsv_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_reader_level>: 1 register on signal <hdmi2usbsoc_hdmi_out1_reader_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_reader_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out1_reader_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_reader_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out1_reader_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_vtg_hcounter>: 1 register on signal <hdmi2usbsoc_hdmi_out1_vtg_hcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_vtg_vcounter>: 1 register on signal <hdmi2usbsoc_hdmi_out1_vtg_vcounter>.
The following registers are absorbed into counter <encoder_reader_reader_rsv_level>: 1 register on signal <encoder_reader_reader_rsv_level>.
The following registers are absorbed into counter <encoder_reader_reader_level>: 1 register on signal <encoder_reader_reader_level>.
The following registers are absorbed into counter <encoder_reader_reader_produce>: 1 register on signal <encoder_reader_reader_produce>.
The following registers are absorbed into counter <encoder_reader_reader_consume>: 1 register on signal <encoder_reader_reader_consume>.
The following registers are absorbed into counter <encoder_reader_converter_pack_demux>: 1 register on signal <encoder_reader_converter_pack_demux>.
The following registers are absorbed into counter <encoder_status>: 1 register on signal <encoder_status>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time0>: 1 register on signal <hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time1>: 1 register on signal <hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <encoderbuffer_v_write>: 1 register on signal <encoderbuffer_v_write>.
The following registers are absorbed into counter <encoderbuffer_h_read>: 1 register on signal <encoderbuffer_h_read>.
The following registers are absorbed into counter <encoderbuffer_v_read>: 1 register on signal <encoderbuffer_v_read>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_fifo_unpack_counter>: 1 register on signal <hdmi2usbsoc_hdmi_out0_fifo_unpack_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_fifo_unpack_counter>: 1 register on signal <hdmi2usbsoc_hdmi_out1_fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n181151> :
 	<Madd_n19065[1:0]> in block <top>, 	<Madd_n19068[2:0]_Madd> in block <top>, 	<Madd_n19074[1:0]> in block <top>, 	<Madd_n19077[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n182581> :
 	<Madd_n19313[1:0]> in block <top>, 	<Madd_n19316[2:0]_Madd> in block <top>, 	<Madd_n19322[1:0]> in block <top>, 	<Madd_n19325[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n181121> :
 	<Madd_n18987[1:0]> in block <top>, 	<Madd_n18990[2:0]_Madd> in block <top>, 	<Madd_n18996[1:0]> in block <top>, 	<Madd_n18999[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n182551> :
 	<Madd_n19235[1:0]> in block <top>, 	<Madd_n19238[2:0]_Madd> in block <top>, 	<Madd_n19244[1:0]> in block <top>, 	<Madd_n19247[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n181181> :
 	<Madd_n19143[1:0]> in block <top>, 	<Madd_n19146[2:0]_Madd> in block <top>, 	<Madd_n19152[1:0]> in block <top>, 	<Madd_n19155[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n182611> :
 	<Madd_n19391[1:0]> in block <top>, 	<Madd_n19394[2:0]_Madd> in block <top>, 	<Madd_n19400[1:0]> in block <top>, 	<Madd_n19403[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n181131> :
 	<Madd_n19020[1:0]> in block <top>, 	<Madd_n19026[2:0]_Madd> in block <top>, 	<Madd_n19032[1:0]> in block <top>, 	<Madd_n19035[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n182561> :
 	<Madd_n19271[1:0]> in block <top>, 	<Madd_n19274[2:0]_Madd> in block <top>, 	<Madd_n19280[1:0]> in block <top>, 	<Madd_n19283[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n181101> :
 	<Madd_n18945[1:0]> in block <top>, 	<Madd_n18948[2:0]_Madd> in block <top>, 	<Madd_n18954[1:0]> in block <top>, 	<Madd_n18957[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n182531> :
 	<Madd_n19193[1:0]> in block <top>, 	<Madd_n19196[2:0]_Madd> in block <top>, 	<Madd_n19202[1:0]> in block <top>, 	<Madd_n19205[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n181161> :
 	<Madd_n19101[1:0]> in block <top>, 	<Madd_n19104[2:0]_Madd> in block <top>, 	<Madd_n19110[1:0]> in block <top>, 	<Madd_n19113[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n182591> :
 	<Madd_n19349[1:0]> in block <top>, 	<Madd_n19352[2:0]_Madd> in block <top>, 	<Madd_n19355[1:0]> in block <top>, 	<Madd_n19361[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n179111> :
 	<Madd_n18687[1:0]> in block <top>, 	<Madd_n18690[2:0]_Madd> in block <top>, 	<Madd_n18696[1:0]> in block <top>, 	<Madd_n18699[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n179131> :
 	<Madd_n18714[1:0]> in block <top>, 	<Madd_n18717[2:0]_Madd> in block <top>, 	<Madd_n18723[1:0]> in block <top>, 	<Madd_n18726[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n179151> :
 	<Madd_n18741[1:0]> in block <top>, 	<Madd_n18744[2:0]_Madd> in block <top>, 	<Madd_n18750[1:0]> in block <top>, 	<Madd_n18753[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n179671> :
 	<Madd_n18810[1:0]> in block <top>, 	<Madd_n18813[2:0]_Madd> in block <top>, 	<Madd_n18819[1:0]> in block <top>, 	<Madd_n18822[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n179691> :
 	<Madd_n18837[1:0]> in block <top>, 	<Madd_n18840[2:0]_Madd> in block <top>, 	<Madd_n18846[1:0]> in block <top>, 	<Madd_n18849[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n179711> :
 	<Madd_n18864[1:0]> in block <top>, 	<Madd_n18867[2:0]_Madd> in block <top>, 	<Madd_n18873[1:0]> in block <top>, 	<Madd_n18876[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5625_OUT1> :
 	<Madd_n18967> in block <top>, 	<Madd_n18968> in block <top>, 	<Madd_n18976> in block <top>, 	<Madd_n18977> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5682_OUT1> :
 	<Madd_n19045> in block <top>, 	<Madd_n19046> in block <top>, 	<Madd_n19054> in block <top>, 	<Madd_n19055> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5739_OUT1> :
 	<Madd_n19123> in block <top>, 	<Madd_n19124> in block <top>, 	<Madd_n19132> in block <top>, 	<Madd_n19133> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5946_OUT1> :
 	<Madd_n19215> in block <top>, 	<Madd_n19216> in block <top>, 	<Madd_n19224> in block <top>, 	<Madd_n19225> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6003_OUT1> :
 	<Madd_n19293> in block <top>, 	<Madd_n19294> in block <top>, 	<Madd_n19302> in block <top>, 	<Madd_n19303> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6060_OUT1> :
 	<Madd_n19371> in block <top>, 	<Madd_n19372> in block <top>, 	<Madd_n19380> in block <top>, 	<Madd_n19381> in block <top>.
	Multiplier <Mmult_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4559_OUT> in block <top> and adder/subtractor <Madd_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4561_OUT> in block <top> are combined into a MAC<Maddsub_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4559_OUT>.
	The following registers are also absorbed by the MAC: <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5185_OUT> in block <top> and adder/subtractor <Madd_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5187_OUT> in block <top> are combined into a MAC<Maddsub_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5185_OUT>.
	The following registers are also absorbed by the MAC: <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n15208> in block <top> and adder/subtractor <Madd_encoder_reader_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n15208>.
	The following registers are also absorbed by the MAC: <encoder_reader_h> in block <top>.
	Found pipelined multiplier on signal <n15514>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15515>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15819>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15820>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4560_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5186_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5562_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5883_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5559_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5561_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5880_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5882_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4612_OUT> in block <top> and  <Mmult_n15514> in block <top> are combined into a MULT with pre-adder <Mmult_n155141>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4613_OUT> in block <top> and  <Mmult_n15515> in block <top> are combined into a MULT with pre-adder <Mmult_n155151>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5238_OUT> in block <top> and  <Mmult_n15819> in block <top> are combined into a MULT with pre-adder <Mmult_n158191>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5239_OUT> in block <top> and  <Mmult_n15820> in block <top> are combined into a MULT with pre-adder <Mmult_n158201>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q_binary<9:0>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in0_frame_cur_word,hdmi2usbsoc_hdmi_in0_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q_next_binary<9:0>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q_binary<9:0>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in1_frame_cur_word,hdmi2usbsoc_hdmi_in1_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 65-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q_next_binary<9:0>> |          |
    |     doB            | connected to signal <memdat_8>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed24> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed24> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <asyncfifo_graycounter0_ce1> | high     |
    |     addrA          | connected to signal <asyncfifo_graycounter0_q_binary1<1:0>> |          |
    |     diA            | connected to signal <encoder_syncfifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <asyncfifo_graycounter1_q_next_binary1<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <memdat_3>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_writer_sink_sink_stb_hdmi2usbsoc_ethmac_writer_ongoing_AND_1134_o_0> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_9>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_out0_vtg_phy_payload_p3_y,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_p3_cb_cr,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_p2_y,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_p2_cb_cr,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_p1_y,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_p1_cb_cr,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_p0_y,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_p0_cb_cr,hdmi2usbsoc_hdmi_out0_vtg_active,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_vsync,hdmi2usbsoc_hdmi_out0_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_9>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_28> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_out1_vtg_phy_payload_p3_y,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_p3_cb_cr,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_p2_y,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_p2_cb_cr,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_p1_y,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_p1_cb_cr,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_p0_y,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_p0_cb_cr,hdmi2usbsoc_hdmi_out1_vtg_active,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_vsync,hdmi2usbsoc_hdmi_out1_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_10>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2:1>> |          |
    |     diA            | connected to signal <(_n20067,_n20066,_n20065,_n20064,_n20063,_n20062,_n20061,_n20060)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_30> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 128-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <asyncfifo_graycounter0_ce0> | high     |
    |     addrA          | connected to signal <asyncfifo_graycounter0_q_binary0<1:0>> |          |
    |     diA            | connected to signal <(encoder_reader_converter_pack_source_payload_chunk0_data,encoder_reader_converter_pack_source_payload_chunk1_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 128-bit                    |          |
    |     addrB          | connected to signal <asyncfifo_graycounter1_q_next_binary0<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_25> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out0_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out0_reader_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out0_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_27> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out1_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out1_reader_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out1_compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_7>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <memdat_7>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_12> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     clkA           | connected to signal <hdmi2usbsoc_eth_clocks_rx> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_ethmac_rx_converter_pack_source_eop,hdmi2usbsoc_ethmac_rx_converter_pack_source_sop,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk0_error,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk1_error,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk2_error,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk3_error,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk0_last_be,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk1_last_be,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk2_last_be,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk3_last_be,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk0_data,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk1_data,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk2_data,hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk3_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_11> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_ethmac_reader_source_source_eop,hdmi2usbsoc_ethmac_reader_source_source_sop,"0000",hdmi2usbsoc_ethmac_reader_source_source_payload_last_be,hdmi2usbsoc_ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 42-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2:1>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_tag_di_dirty,"00",rhs_array_muxed48<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_edid_mem_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hdmi2usbsoc_ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_13>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hdmi2usbsoc_ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_14>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hdmi2usbsoc_ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_15>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_15>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hdmi2usbsoc_ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_16>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hdmi2usbsoc_ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain0_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_17>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_17>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hdmi2usbsoc_ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain1_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_18>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hdmi2usbsoc_ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain2_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_19>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_19>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hdmi2usbsoc_ethmac_reader_counter> prevents it from being combined with the RAM <Mram_mem_grain3_1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <memdat_20>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_firmware_ram_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_firmware_ram_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_firmware_ram_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_firmware_ram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_firmware_ram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain01> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_43>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_43>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain21> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_43>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain31> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_43>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain0_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_43>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain1_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_43>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain2_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_43>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_grain3_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_43>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n28477> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_hdmi2usbsoc_interface5_adr[4]_GND_1_o_wide_mux_7168_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <hdmi2usbsoc_eth_clocks_rx> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_ethmac_preamble_checker_source_eop,hdmi2usbsoc_ethmac_preamble_checker_source_sop,"00",hdmi2usbsoc_ethmac_rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hdmi2usbsoc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1399_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hdmi2usbsoc_ethmac_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <hdmi2usbsoc_ethmac_preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in0_decoding0_output_de,hdmi2usbsoc_hdmi_in0_decoding0_output_c,hdmi2usbsoc_hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in0_decoding1_output_de,hdmi2usbsoc_hdmi_in0_decoding1_output_c,hdmi2usbsoc_hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in0_decoding2_output_de,hdmi2usbsoc_hdmi_in0_decoding2_output_c,hdmi2usbsoc_hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in1_decoding0_output_de,hdmi2usbsoc_hdmi_in1_decoding0_output_c,hdmi2usbsoc_hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in1_decoding1_output_de,hdmi2usbsoc_hdmi_in1_decoding1_output_c,hdmi2usbsoc_hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in1_decoding2_output_de,hdmi2usbsoc_hdmi_in1_decoding2_output_c,hdmi2usbsoc_hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_ethmac_writer_counter_counter,hdmi2usbsoc_ethmac_writer_slot_counter)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_writer_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_ethmac_reader_length_storage_full,hdmi2usbsoc_ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 12-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_ethmac_reader_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_in0_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_dma_produce> |          |
    |     diA            | connected to signal <memdat_6<64:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_dma_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in0_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_in1_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_dma_produce> |          |
    |     diA            | connected to signal <memdat_8<64:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 64-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_dma_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in1_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_29> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_reader_reader_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_reader_reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     addrB          | connected to signal <encoder_reader_reader_consume> |          |
    |     doB            | connected to signal <encoder_reader_reader_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoderbuffer_write_port_we> | high     |
    |     addrA          | connected to signal <(encoderbuffer_write_sel,encoderbuffer_v_write)> |          |
    |     diA            | connected to signal <memdat_11>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(encoderbuffer_read_sel,encoderbuffer_v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <syncfifo_produce> |          |
    |     diA            | connected to signal <(encoderbuffer_source_eop,encoderbuffer_source_sop,encoderbuffer_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     addrB          | connected to signal <syncfifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_syncfifo_produce> |          |
    |     diA            | connected to signal <encoder_syncfifo_sink_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     addrB          | connected to signal <encoder_syncfifo_consume> |          |
    |     doB            | connected to signal <encoder_syncfifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15514 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15515 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15819 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15820 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4560_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5186_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5562_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5883_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5559_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5561_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5880_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5882_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_89_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_37> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_39> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_41> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 136
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 1024x65-bit dual-port block RAM                       : 2
 1024x8-bit dual-port block RAM                        : 1
 1024x8-bit dual-port distributed RAM                  : 1
 11x64-bit dual-port distributed RAM                   : 2
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 5
 128x8-bit single-port block RAM                       : 2
 16384x32-bit single-port block RAM                    : 1
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x16-bit single-port distributed Read Only RAM       : 1
 16x18-bit dual-port distributed RAM                   : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x64-bit dual-port block RAM                         : 2
 16x64-bit dual-port distributed RAM                   : 1
 16x8-bit dual-port distributed RAM                    : 2
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 2x12-bit dual-port distributed RAM                    : 2
 32x32-bit dual-port distributed RAM                   : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 4x10-bit single-port distributed Read Only RAM        : 2
 4x128-bit dual-port distributed RAM                   : 1
 4x30-bit dual-port distributed RAM                    : 1
 4x64-bit dual-port distributed RAM                    : 1
 4x8-bit dual-port distributed RAM                     : 1
 512x12-bit dual-port block RAM                        : 1
 512x32-bit dual-port block RAM                        : 2
 512x67-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 8
 512x8-bit single-port block RAM                       : 8
 5x12-bit dual-port distributed RAM                    : 1
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x22-bit dual-port distributed RAM                    : 8
 8x42-bit dual-port distributed RAM                    : 2
 8x8-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 7
 16x16-to-26-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 2
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 235
 10-bit adder                                          : 6
 11-bit adder                                          : 13
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 5
 17-bit subtractor                                     : 2
 2-bit adder                                           : 6
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 16
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 3-bit adder                                           : 11
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 7
 4-bit subtractor                                      : 32
 5-bit adder                                           : 2
 5-bit subtractor                                      : 24
 6-bit adder                                           : 13
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 4
 8-bit adder                                           : 1
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 204
 1-bit up counter                                      : 10
 10-bit down counter                                   : 1
 10-bit up counter                                     : 8
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 8
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit down counter                                    : 9
 2-bit up counter                                      : 8
 2-bit updown counter                                  : 2
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 28-bit up counter                                     : 1
 3-bit up counter                                      : 54
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 3
 4-bit up counter                                      : 25
 4-bit updown counter                                  : 10
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 9
 6-bit down counter                                    : 1
 6-bit up counter                                      : 8
 7-bit up counter                                      : 8
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 2
 8-bit updown counter                                  : 8
 9-bit up counter                                      : 3
# Accumulators                                         : 9
 11-bit up loadable accumulator                        : 1
 16-bit updown loadable accumulator                    : 1
 2-bit down loadable accumulator                       : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 11820
 Flip-Flops                                            : 11820
# Comparators                                          : 269
 1-bit comparator equal                                : 37
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 4
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 6
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 2-bit comparator not equal                            : 2
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 13
 4-bit comparator greater                              : 24
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 3
 9-bit comparator not equal                            : 2
# Multiplexers                                         : 3856
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 3005
 1-bit 3-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 69
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 14
 11-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 10
 13-bit 2-to-1 multiplexer                             : 17
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 13
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 21
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 17
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 29
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 50
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 87
 5-bit 2-to-1 multiplexer                              : 17
 6-bit 2-to-1 multiplexer                              : 70
 64-bit 2-to-1 multiplexer                             : 8
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 206
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 8
 8-bit 44-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 44
# Xors                                                 : 281
 1-bit xor2                                            : 149
 1-bit xor3                                            : 97
 1-bit xor4                                            : 8
 1-bit xor5                                            : 7
 1-bit xor6                                            : 1
 1-bit xor9                                            : 1
 10-bit xor2                                           : 4
 11-bit xor2                                           : 4
 2-bit xor2                                            : 2
 3-bit xor2                                            : 4
 4-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk3_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk2_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk1_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hdmi2usbsoc_ethmac_rx_converter_pack_source_payload_chunk0_error> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi2usbsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_wishbonecon_slave_sel_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_wishbonecon_slave_sel_r_6> 
INFO:Xst:2261 - The FF/Latch <wbm_adr_i_reg_30> in Unit <wb_async_reg> is equivalent to the following FF/Latch, which will be removed : <wbm_adr_i_reg_31> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
WARNING:Xst:1293 - FF/Latch <wbm_adr_i_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <liteethmacsramwriter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <hdmi2usbsoc_sdram_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <hdmi2usbsoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <hdmi2usbsoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_38> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_32> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_34> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_35> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_37> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1144> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1145> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1146> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1147> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1149> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wbs_adr_o_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_reg_31> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface13_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface4_dat_r_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface4_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface4_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface4_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface4_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface4_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface4_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface15_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface15_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface15_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface15_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_13> <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_14> <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_15> <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_16> <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_17> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter0_q_binary1_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <hdmi2usbsoc_ddrphy_record2_wrdata_mask_1> <hdmi2usbsoc_ddrphy_record2_wrdata_mask_2> <hdmi2usbsoc_ddrphy_record2_wrdata_mask_3> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_0> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_1> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_2> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef_12> 
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n1q_m_0> 

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <wb_async_reg> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbm_err_o_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbs_err_i_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1238> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1239> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_1237>, <Mram_storage_1240> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_spiflash_clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_edid_samp_count_0> <hdmi2usbsoc_hdmi_in1_edid_samp_count_0> <counter_0> <hdmi2usbsoc_spiflash_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_0> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_0> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_frame_graycounter1_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_1> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_1> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_2> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_3> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_4> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_5> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_6> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_7> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_done> <hdmi2usbsoc_hdmi_in0_wer2_period_done> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_8> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_9> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_toggle_i> <hdmi2usbsoc_hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <memdat_2_36> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <memdat_2_37> <memdat_2_38> <memdat_2_39> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_edid_samp_count_1> <counter_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_edid_samp_count_2> <counter_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_edid_samp_count_3> <counter_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_edid_samp_count_4> <counter_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_done> <hdmi2usbsoc_hdmi_in1_wer2_period_done> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_0> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_0> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_1> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_1> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_2> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_3> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_4> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_5> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_6> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_wer_counter_r_updated> <hdmi2usbsoc_hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_7> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_8> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_9> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_frame_graycounter0_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_edid_samp_carry> <period> <hdmi2usbsoc_spiflash_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter0_q_binary0_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_10> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_11> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_12> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_13> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_14> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_15> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_20> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_16> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_21> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_17> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_22> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_18> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_23> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_19> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_frame_graycounter1_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_binary1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_10> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_binary1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_syncfifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_11> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_12> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_13> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_ethmac_rx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_14> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_15> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter1_q0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter1_q_binary0_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_20> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_16> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_ethmac_tx_cdc_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_21> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_17> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_22> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_18> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_23> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_19> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_wer_counter_r_updated> <hdmi2usbsoc_hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_frame_graycounter0_q_binary_10> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter1_q1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter1_q_binary1_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_toggle_i> <hdmi2usbsoc_hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <wb_async_reg/wbs_ack_i_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <wb_async_reg/wbs_done_reg> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <encoder_reader_reader_consume_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_reader_converter_pack_demux> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl70_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl83_regs0> <xilinxmultiregimpl96_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl20_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl33_regs0> <xilinxmultiregimpl46_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl20_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl33_regs1> <xilinxmultiregimpl46_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl70_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl83_regs1> <xilinxmultiregimpl96_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_toggle_o_r> <hdmi2usbsoc_hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_toggle_o_r> <hdmi2usbsoc_hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 92.
Forward register balancing over carry chain Madd_n19505_cy<0>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_67_o_GND_67_o_sub_7_OUT<15:0>_cy<4>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_67_o_GND_67_o_sub_9_OUT<15:0>_cy<3>
Forward register balancing over carry chain JpegEnc/U_CtrlSM/Msub_GND_65_o_GND_65_o_sub_70_OUT<15:0>_cy<3>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<17>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<16>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<21>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<20>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<19>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<18>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<1>11_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<0>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<2>11_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<1>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<18>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<17>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<11><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<10><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<16>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<15><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<15><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<14><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<20>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<19>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<14><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<13><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<9><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<8><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<10><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<9><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<13><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<12><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<8><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<7><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<12><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<11><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<7><4>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<6>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<6>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<5>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<4>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<3>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<5>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<3>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<2>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<22>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<21>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<17>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<16>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<21>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<20>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<19>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<18>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<1>11_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<0>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<2>11_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<1>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<18>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<17>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<11><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<10><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<16>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<15><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<15><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<14><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<20>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<19>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<14><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<13><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<9><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<8><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<10><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<9><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<13><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<12><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<8><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<7><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<12><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<11><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<7><4>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<6>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<6>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<5>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<4>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<3>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<5>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<3>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<2>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<22>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_97_o_Decoder_253_OUT<21>1_FRB> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<0><4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<19>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<10><4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<21>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<11><4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<22>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<12><4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<15><4>211_FRB.
	Register(s) JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<13><4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<0>21_FRB.
	Register(s) JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<14><4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<1>11_FRB.
	Register(s) JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<15><4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<17><4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_245_OUT<20>111_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<0><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_269_OUT<4:0>_cy<2>1_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_253_OUT<4:0>_cy<2>1_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_253_OUT<4:0>_xor<4>11_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_261_OUT<4:0>_cy<2>1_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_261_OUT<4:0>_xor<4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_1 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<13><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<17><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<14><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_97_o_Decoder_269_OUT<15><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<3>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_4 JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_97_o_GND_97_o_sub_244_OUT_Madd_xor<4>11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 has(ve) been forward balanced into : Mmux_GND_1_o_hdmi2usbsoc_interface12_adr[3]_mux_7233_OUT4111_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 hdmi2usbsoc_hdmi2usbsoc_interface_adr_6 has(ve) been forward balanced into : _n28782<6>11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 hdmi2usbsoc_hdmi2usbsoc_interface_adr_6 hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 has(ve) been forward balanced into : _n28816<6>11_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) encoder_ycbcr422to444_valid_n0 has(ve) been backward balanced into : encoder_ycbcr422to444_valid_n0_BRB0 encoder_ycbcr422to444_valid_n0_BRB1 encoder_ycbcr422to444_valid_n0_BRB2 encoder_ycbcr422to444_valid_n0_BRB3 encoder_ycbcr422to444_valid_n0_BRB4.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_1_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB3.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_2_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB11.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_3_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB11.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_4_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB11.
	Register(s) hdmi2usbsoc_ddrphy_record0_cke has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_record0_cke_BRB0 .
	Register(s) hdmi2usbsoc_ddrphy_record0_odt has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_record0_odt_BRB0 hdmi2usbsoc_ddrphy_record0_odt_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB1 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB0 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB1 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB2 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB3 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB4 hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_fifo_pix_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_fifo_pix_y_0_BRB0 hdmi2usbsoc_hdmi_out0_fifo_pix_y_0_BRB1 hdmi2usbsoc_hdmi_out0_fifo_pix_y_0_BRB2 hdmi2usbsoc_hdmi_out0_fifo_pix_y_0_BRB3 hdmi2usbsoc_hdmi_out0_fifo_pix_y_0_BRB4 hdmi2usbsoc_hdmi_out0_fifo_pix_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_fifo_pix_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_fifo_pix_y_1_BRB2 hdmi2usbsoc_hdmi_out0_fifo_pix_y_1_BRB3 hdmi2usbsoc_hdmi_out0_fifo_pix_y_1_BRB4 hdmi2usbsoc_hdmi_out0_fifo_pix_y_1_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_fifo_pix_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_fifo_pix_y_2_BRB2 hdmi2usbsoc_hdmi_out0_fifo_pix_y_2_BRB3 hdmi2usbsoc_hdmi_out0_fifo_pix_y_2_BRB4 hdmi2usbsoc_hdmi_out0_fifo_pix_y_2_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_fifo_pix_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_fifo_pix_y_3_BRB2 hdmi2usbsoc_hdmi_out0_fifo_pix_y_3_BRB3 hdmi2usbsoc_hdmi_out0_fifo_pix_y_3_BRB4 hdmi2usbsoc_hdmi_out0_fifo_pix_y_3_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_fifo_pix_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_fifo_pix_y_4_BRB2 hdmi2usbsoc_hdmi_out0_fifo_pix_y_4_BRB3 hdmi2usbsoc_hdmi_out0_fifo_pix_y_4_BRB4 hdmi2usbsoc_hdmi_out0_fifo_pix_y_4_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_fifo_pix_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_fifo_pix_y_5_BRB2 hdmi2usbsoc_hdmi_out0_fifo_pix_y_5_BRB3 hdmi2usbsoc_hdmi_out0_fifo_pix_y_5_BRB4 hdmi2usbsoc_hdmi_out0_fifo_pix_y_5_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_fifo_pix_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_fifo_pix_y_6_BRB2 hdmi2usbsoc_hdmi_out0_fifo_pix_y_6_BRB3 hdmi2usbsoc_hdmi_out0_fifo_pix_y_6_BRB4 hdmi2usbsoc_hdmi_out0_fifo_pix_y_6_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_fifo_pix_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_fifo_pix_y_7_BRB2 hdmi2usbsoc_hdmi_out0_fifo_pix_y_7_BRB3 hdmi2usbsoc_hdmi_out0_fifo_pix_y_7_BRB4 hdmi2usbsoc_hdmi_out0_fifo_pix_y_7_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB0 hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB2 hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB3 hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB0 hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB2 hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB3 hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB0 hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB2 hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB3 hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 hdmi2usbsoc_hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB1 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB0 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB1 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB2 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB3 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB4 hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_fifo_pix_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_fifo_pix_y_0_BRB0 hdmi2usbsoc_hdmi_out1_fifo_pix_y_0_BRB1 hdmi2usbsoc_hdmi_out1_fifo_pix_y_0_BRB2 hdmi2usbsoc_hdmi_out1_fifo_pix_y_0_BRB3 hdmi2usbsoc_hdmi_out1_fifo_pix_y_0_BRB4 hdmi2usbsoc_hdmi_out1_fifo_pix_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_fifo_pix_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_fifo_pix_y_1_BRB2 hdmi2usbsoc_hdmi_out1_fifo_pix_y_1_BRB3 hdmi2usbsoc_hdmi_out1_fifo_pix_y_1_BRB4 hdmi2usbsoc_hdmi_out1_fifo_pix_y_1_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_fifo_pix_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_fifo_pix_y_2_BRB2 hdmi2usbsoc_hdmi_out1_fifo_pix_y_2_BRB3 hdmi2usbsoc_hdmi_out1_fifo_pix_y_2_BRB4 hdmi2usbsoc_hdmi_out1_fifo_pix_y_2_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_fifo_pix_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_fifo_pix_y_3_BRB2 hdmi2usbsoc_hdmi_out1_fifo_pix_y_3_BRB3 hdmi2usbsoc_hdmi_out1_fifo_pix_y_3_BRB4 hdmi2usbsoc_hdmi_out1_fifo_pix_y_3_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_fifo_pix_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_fifo_pix_y_4_BRB2 hdmi2usbsoc_hdmi_out1_fifo_pix_y_4_BRB3 hdmi2usbsoc_hdmi_out1_fifo_pix_y_4_BRB4 hdmi2usbsoc_hdmi_out1_fifo_pix_y_4_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_fifo_pix_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_fifo_pix_y_5_BRB2 hdmi2usbsoc_hdmi_out1_fifo_pix_y_5_BRB3 hdmi2usbsoc_hdmi_out1_fifo_pix_y_5_BRB4 hdmi2usbsoc_hdmi_out1_fifo_pix_y_5_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_fifo_pix_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_fifo_pix_y_6_BRB2 hdmi2usbsoc_hdmi_out1_fifo_pix_y_6_BRB3 hdmi2usbsoc_hdmi_out1_fifo_pix_y_6_BRB4 hdmi2usbsoc_hdmi_out1_fifo_pix_y_6_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_fifo_pix_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_fifo_pix_y_7_BRB2 hdmi2usbsoc_hdmi_out1_fifo_pix_y_7_BRB3 hdmi2usbsoc_hdmi_out1_fifo_pix_y_7_BRB4 hdmi2usbsoc_hdmi_out1_fifo_pix_y_7_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB0 hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB2 hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB3 hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB0 hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB2 hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB3 hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB0 hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB2 hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB3 hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 hdmi2usbsoc_hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
	Register(s) hdmi2usbsoc_interface7_dat_r_1 has(ve) been backward balanced into : hdmi2usbsoc_interface7_dat_r_1_BRB0 hdmi2usbsoc_interface7_dat_r_1_BRB1 hdmi2usbsoc_interface7_dat_r_1_BRB2 hdmi2usbsoc_interface7_dat_r_1_BRB3 hdmi2usbsoc_interface7_dat_r_1_BRB4 hdmi2usbsoc_interface7_dat_r_1_BRB5.
	Register(s) hdmi2usbsoc_interface9_dat_r_1 has(ve) been backward balanced into : hdmi2usbsoc_interface9_dat_r_1_BRB1 hdmi2usbsoc_interface9_dat_r_1_BRB3 hdmi2usbsoc_interface9_dat_r_1_BRB5.
	Register(s) hdmi2usbsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB0 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB1 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB2.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB5 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB7 new_master_dat_r_ack0_BRB8 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB26 new_master_dat_r_ack0_BRB27 new_master_dat_r_ack0_BRB28 new_master_dat_r_ack0_BRB29 new_master_dat_r_ack0_BRB31 new_master_dat_r_ack0_BRB32 new_master_dat_r_ack0_BRB33 new_master_dat_r_ack0_BRB34.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB5 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB7 new_master_dat_r_ack1_BRB8 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB26 new_master_dat_r_ack1_BRB27 new_master_dat_r_ack1_BRB28 new_master_dat_r_ack1_BRB29 new_master_dat_r_ack1_BRB31 new_master_dat_r_ack1_BRB32 new_master_dat_r_ack1_BRB33 new_master_dat_r_ack1_BRB34.
	Register(s) new_master_dat_r_ack18 has(ve) been backward balanced into : new_master_dat_r_ack18_BRB0 new_master_dat_r_ack18_BRB1 new_master_dat_r_ack18_BRB2 new_master_dat_r_ack18_BRB3 new_master_dat_r_ack18_BRB4 new_master_dat_r_ack18_BRB5 new_master_dat_r_ack18_BRB6 new_master_dat_r_ack18_BRB9 new_master_dat_r_ack18_BRB10 new_master_dat_r_ack18_BRB11 new_master_dat_r_ack18_BRB12 new_master_dat_r_ack18_BRB13 new_master_dat_r_ack18_BRB14 new_master_dat_r_ack18_BRB15 new_master_dat_r_ack18_BRB16 new_master_dat_r_ack18_BRB17 new_master_dat_r_ack18_BRB18 new_master_dat_r_ack18_BRB19 new_master_dat_r_ack18_BRB20 new_master_dat_r_ack18_BRB21 new_master_dat_r_ack18_BRB22 new_master_dat_r_ack18_BRB23 new_master_dat_r_ack18_BRB24 new_master_dat_r_ack18_BRB25 new_master_dat_r_ack18_BRB26 new_master_dat_r_ack18_BRB27 new_master_dat_r_ack18_BRB29 new_master_dat_r_ack18_BRB30 new_master_dat_r_ack18_BRB31 new_master_dat_r_ack18_BRB32 new_master_dat_r_ack18_BRB33 new_master_dat_r_ack18_BRB34 new_master_dat_r_ack18_BRB37.
	Register(s) new_master_dat_r_ack19 has(ve) been backward balanced into : new_master_dat_r_ack19_BRB0 new_master_dat_r_ack19_BRB1 new_master_dat_r_ack19_BRB2 new_master_dat_r_ack19_BRB3 new_master_dat_r_ack19_BRB4 new_master_dat_r_ack19_BRB5 new_master_dat_r_ack19_BRB6 new_master_dat_r_ack19_BRB9 new_master_dat_r_ack19_BRB10 new_master_dat_r_ack19_BRB11 new_master_dat_r_ack19_BRB12 new_master_dat_r_ack19_BRB13 new_master_dat_r_ack19_BRB14 new_master_dat_r_ack19_BRB15 new_master_dat_r_ack19_BRB16 new_master_dat_r_ack19_BRB17 new_master_dat_r_ack19_BRB18 new_master_dat_r_ack19_BRB19 new_master_dat_r_ack19_BRB20 new_master_dat_r_ack19_BRB21 new_master_dat_r_ack19_BRB22 new_master_dat_r_ack19_BRB23 new_master_dat_r_ack19_BRB24 new_master_dat_r_ack19_BRB25 new_master_dat_r_ack19_BRB26 new_master_dat_r_ack19_BRB27 new_master_dat_r_ack19_BRB29 new_master_dat_r_ack19_BRB30 new_master_dat_r_ack19_BRB31 new_master_dat_r_ack19_BRB32 new_master_dat_r_ack19_BRB33 new_master_dat_r_ack19_BRB34 new_master_dat_r_ack19_BRB37.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB2 new_master_dat_r_ack2_BRB3 new_master_dat_r_ack2_BRB5 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB7 new_master_dat_r_ack2_BRB8 new_master_dat_r_ack2_BRB9 new_master_dat_r_ack2_BRB11 new_master_dat_r_ack2_BRB26 new_master_dat_r_ack2_BRB27 new_master_dat_r_ack2_BRB28 new_master_dat_r_ack2_BRB29 new_master_dat_r_ack2_BRB31 new_master_dat_r_ack2_BRB32 new_master_dat_r_ack2_BRB33 new_master_dat_r_ack2_BRB34.
	Register(s) new_master_dat_r_ack20 has(ve) been backward balanced into : new_master_dat_r_ack20_BRB0 new_master_dat_r_ack20_BRB1 new_master_dat_r_ack20_BRB2 new_master_dat_r_ack20_BRB3 new_master_dat_r_ack20_BRB4 new_master_dat_r_ack20_BRB5 new_master_dat_r_ack20_BRB6 new_master_dat_r_ack20_BRB9 new_master_dat_r_ack20_BRB10 new_master_dat_r_ack20_BRB11 new_master_dat_r_ack20_BRB12 new_master_dat_r_ack20_BRB13 new_master_dat_r_ack20_BRB14 new_master_dat_r_ack20_BRB15 new_master_dat_r_ack20_BRB16 new_master_dat_r_ack20_BRB17 new_master_dat_r_ack20_BRB18 new_master_dat_r_ack20_BRB19 new_master_dat_r_ack20_BRB20 new_master_dat_r_ack20_BRB21 new_master_dat_r_ack20_BRB22 new_master_dat_r_ack20_BRB23 new_master_dat_r_ack20_BRB24 new_master_dat_r_ack20_BRB25 new_master_dat_r_ack20_BRB26 new_master_dat_r_ack20_BRB27 new_master_dat_r_ack20_BRB29 new_master_dat_r_ack20_BRB30 new_master_dat_r_ack20_BRB31 new_master_dat_r_ack20_BRB32 new_master_dat_r_ack20_BRB33 new_master_dat_r_ack20_BRB34 new_master_dat_r_ack20_BRB37.
	Register(s) new_master_dat_r_ack21 has(ve) been backward balanced into : new_master_dat_r_ack21_BRB0 new_master_dat_r_ack21_BRB1 new_master_dat_r_ack21_BRB2 new_master_dat_r_ack21_BRB3 new_master_dat_r_ack21_BRB5 new_master_dat_r_ack21_BRB9 new_master_dat_r_ack21_BRB10 new_master_dat_r_ack21_BRB11 new_master_dat_r_ack21_BRB12 new_master_dat_r_ack21_BRB13 new_master_dat_r_ack21_BRB14 new_master_dat_r_ack21_BRB15 new_master_dat_r_ack21_BRB16 new_master_dat_r_ack21_BRB17 new_master_dat_r_ack21_BRB18 new_master_dat_r_ack21_BRB19 new_master_dat_r_ack21_BRB20 new_master_dat_r_ack21_BRB21 new_master_dat_r_ack21_BRB22 new_master_dat_r_ack21_BRB23 new_master_dat_r_ack21_BRB24 new_master_dat_r_ack21_BRB25 new_master_dat_r_ack21_BRB26 new_master_dat_r_ack21_BRB27 new_master_dat_r_ack21_BRB28.
	Register(s) new_master_dat_r_ack22 has(ve) been backward balanced into : new_master_dat_r_ack22_BRB0 new_master_dat_r_ack22_BRB1 new_master_dat_r_ack22_BRB2 new_master_dat_r_ack22_BRB3 new_master_dat_r_ack22_BRB4.
	Register(s) new_master_dat_r_ack24 has(ve) been backward balanced into : new_master_dat_r_ack24_BRB0 new_master_dat_r_ack24_BRB2 new_master_dat_r_ack24_BRB4 new_master_dat_r_ack24_BRB5 new_master_dat_r_ack24_BRB6 new_master_dat_r_ack24_BRB7 new_master_dat_r_ack24_BRB10 new_master_dat_r_ack24_BRB12 new_master_dat_r_ack24_BRB14 new_master_dat_r_ack24_BRB17 new_master_dat_r_ack24_BRB18 new_master_dat_r_ack24_BRB19 new_master_dat_r_ack24_BRB20 new_master_dat_r_ack24_BRB22 new_master_dat_r_ack24_BRB23 new_master_dat_r_ack24_BRB24 new_master_dat_r_ack24_BRB27 new_master_dat_r_ack24_BRB28.
	Register(s) new_master_dat_r_ack25 has(ve) been backward balanced into : new_master_dat_r_ack25_BRB0 new_master_dat_r_ack25_BRB2 new_master_dat_r_ack25_BRB4 new_master_dat_r_ack25_BRB5 new_master_dat_r_ack25_BRB6 new_master_dat_r_ack25_BRB7 new_master_dat_r_ack25_BRB10 new_master_dat_r_ack25_BRB12 new_master_dat_r_ack25_BRB14 new_master_dat_r_ack25_BRB17 new_master_dat_r_ack25_BRB18 new_master_dat_r_ack25_BRB19 new_master_dat_r_ack25_BRB20 new_master_dat_r_ack25_BRB22 new_master_dat_r_ack25_BRB23 new_master_dat_r_ack25_BRB24 new_master_dat_r_ack25_BRB27 new_master_dat_r_ack25_BRB28.
	Register(s) new_master_dat_r_ack26 has(ve) been backward balanced into : new_master_dat_r_ack26_BRB0 new_master_dat_r_ack26_BRB2 new_master_dat_r_ack26_BRB4 new_master_dat_r_ack26_BRB5 new_master_dat_r_ack26_BRB6 new_master_dat_r_ack26_BRB7 new_master_dat_r_ack26_BRB10 new_master_dat_r_ack26_BRB12 new_master_dat_r_ack26_BRB14 new_master_dat_r_ack26_BRB17 new_master_dat_r_ack26_BRB18 new_master_dat_r_ack26_BRB19 new_master_dat_r_ack26_BRB20 new_master_dat_r_ack26_BRB22 new_master_dat_r_ack26_BRB23 new_master_dat_r_ack26_BRB24 new_master_dat_r_ack26_BRB27 new_master_dat_r_ack26_BRB28.
	Register(s) new_master_dat_r_ack27 has(ve) been backward balanced into : new_master_dat_r_ack27_BRB0 new_master_dat_r_ack27_BRB1 new_master_dat_r_ack27_BRB2 new_master_dat_r_ack27_BRB3 new_master_dat_r_ack27_BRB5 new_master_dat_r_ack27_BRB6 new_master_dat_r_ack27_BRB10 new_master_dat_r_ack27_BRB14 new_master_dat_r_ack27_BRB17 new_master_dat_r_ack27_BRB18 new_master_dat_r_ack27_BRB19 new_master_dat_r_ack27_BRB22 new_master_dat_r_ack27_BRB23 new_master_dat_r_ack27_BRB24 new_master_dat_r_ack27_BRB27 new_master_dat_r_ack27_BRB28.
	Register(s) new_master_dat_r_ack28 has(ve) been backward balanced into : new_master_dat_r_ack28_BRB0 new_master_dat_r_ack28_BRB1 new_master_dat_r_ack28_BRB2 new_master_dat_r_ack28_BRB3 new_master_dat_r_ack28_BRB4.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB3 new_master_dat_r_ack3_BRB6 new_master_dat_r_ack3_BRB7 new_master_dat_r_ack3_BRB8 new_master_dat_r_ack3_BRB9 new_master_dat_r_ack3_BRB11 new_master_dat_r_ack3_BRB25 new_master_dat_r_ack3_BRB26 new_master_dat_r_ack3_BRB27 new_master_dat_r_ack3_BRB28 new_master_dat_r_ack3_BRB29 new_master_dat_r_ack3_BRB30 new_master_dat_r_ack3_BRB31 new_master_dat_r_ack3_BRB32 new_master_dat_r_ack3_BRB33 new_master_dat_r_ack3_BRB34.
	Register(s) new_master_dat_r_ack30 has(ve) been backward balanced into : new_master_dat_r_ack30_BRB0 new_master_dat_r_ack30_BRB1 new_master_dat_r_ack30_BRB5 new_master_dat_r_ack30_BRB7 new_master_dat_r_ack30_BRB12 .
	Register(s) new_master_dat_r_ack31 has(ve) been backward balanced into : new_master_dat_r_ack31_BRB0 new_master_dat_r_ack31_BRB1 new_master_dat_r_ack31_BRB5 new_master_dat_r_ack31_BRB7 new_master_dat_r_ack31_BRB12 .
	Register(s) new_master_dat_r_ack32 has(ve) been backward balanced into : new_master_dat_r_ack32_BRB0 new_master_dat_r_ack32_BRB1 new_master_dat_r_ack32_BRB5 new_master_dat_r_ack32_BRB7 new_master_dat_r_ack32_BRB12 .
	Register(s) new_master_dat_r_ack33 has(ve) been backward balanced into : new_master_dat_r_ack33_BRB0 new_master_dat_r_ack33_BRB5 new_master_dat_r_ack33_BRB18 new_master_dat_r_ack33_BRB23 new_master_dat_r_ack33_BRB28.
	Register(s) new_master_dat_r_ack34 has(ve) been backward balanced into : new_master_dat_r_ack34_BRB0 new_master_dat_r_ack34_BRB1 new_master_dat_r_ack34_BRB2 new_master_dat_r_ack34_BRB3 new_master_dat_r_ack34_BRB4.
	Register(s) new_master_dat_r_ack4 has(ve) been backward balanced into : new_master_dat_r_ack4_BRB0 new_master_dat_r_ack4_BRB1 new_master_dat_r_ack4_BRB2 new_master_dat_r_ack4_BRB3 new_master_dat_r_ack4_BRB4 new_master_dat_r_ack4_BRB5.
Unit <top> processed.
FlipFlop JpegEnc/U_Huffman/VLC_size_0 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_1 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_2 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_3 has been replicated 1 time(s)
FlipFlop JpegEnc/U_Huffman/VLC_size_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
	Found 8-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_next_vsync10>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_stb_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_cyc_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbm_done_sync2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 4-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2>.
	Found 4-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1>.
	Found 4-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1>.
	Found 4-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1>.
	Found 4-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2>.
	Found 4-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1>.
	Found 4-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1>.
	Found 4-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_chroma_upsampler_source_y_7_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_chroma_upsampler_source_y_7_BRB5>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB4>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB6>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB26>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB27>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB27>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB28>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB32>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB33>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB8>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB9>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB9>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB10>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB11>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB12>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB13>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB10>.
	Found 4-bit shift register for signal <new_master_dat_r_ack33_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack33_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB1>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB14>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB15>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB16>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB17>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB2>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB19>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB20>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB21>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB22>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB3>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB24>.
	Found 4-bit shift register for signal <new_master_dat_r_ack21_BRB25>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB14>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB17>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB18>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB19>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB22>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB23>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB24>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB27>.
	Found 4-bit shift register for signal <new_master_dat_r_ack27_BRB28>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB11>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB26>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB29>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB31>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB34>.
	Found 7-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0>.
	Found 7-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 7-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0>.
	Found 7-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB2>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB6>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB29>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB30>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB31>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB32>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB33>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB34>.
	Found 3-bit shift register for signal <new_master_dat_r_ack20_BRB37>.
	Found 3-bit shift register for signal <new_master_dat_r_ack26_BRB7>.
	Found 3-bit shift register for signal <new_master_dat_r_ack26_BRB12>.
	Found 3-bit shift register for signal <new_master_dat_r_ack26_BRB20>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB5>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12089
 Flip-Flops                                            : 12089
# Shift Registers                                      : 242
 10-bit shift register                                 : 8
 2-bit shift register                                  : 78
 3-bit shift register                                  : 24
 4-bit shift register                                  : 118
 5-bit shift register                                  : 3
 6-bit shift register                                  : 1
 7-bit shift register                                  : 6
 8-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : atlys_hdmi2usb-hdmi2usbsoc-atlys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18841
#      GND                         : 1
#      INV                         : 339
#      LUT1                        : 621
#      LUT2                        : 1660
#      LUT3                        : 2363
#      LUT4                        : 1764
#      LUT5                        : 1877
#      LUT6                        : 5990
#      MULT_AND                    : 42
#      MUXCY                       : 2029
#      MUXF7                       : 201
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 1937
# FlipFlops/Latches                : 12437
#      FD                          : 2180
#      FDC                         : 1280
#      FDC_1                       : 3
#      FDCE                        : 936
#      FDCE_1                      : 20
#      FDE                         : 388
#      FDE_1                       : 8
#      FDP                         : 13
#      FDP_1                       : 2
#      FDPE                        : 61
#      FDR                         : 2376
#      FDRE                        : 4919
#      FDS                         : 31
#      FDSE                        : 213
#      ODDR2                       : 7
# RAMS                             : 1231
#      RAM128X1D                   : 64
#      RAM16X1D                    : 924
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 69
#      RAMB8BWER                   : 38
# Shift Registers                  : 242
#      SRLC16E                     : 242
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 112
#      BUFIO2                      : 1
#      IBUF                        : 13
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 23
#      OBUF                        : 55
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 20
#      DSP48A1                     : 20
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           12437  out of  54576    22%  
 Number of Slice LUTs:                17232  out of  27288    63%  
    Number used as Logic:             14614  out of  27288    53%  
    Number used as Memory:             2618  out of   6408    40%  
       Number used as RAM:             2376
       Number used as SRL:              242

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  22511
   Number with an unused Flip Flop:   10074  out of  22511    44%  
   Number with an unused LUT:          5279  out of  22511    23%  
   Number of fully used LUT-FF pairs:  7158  out of  22511    31%  
   Number of unique control sets:       496

IO Utilization: 
 Number of IOs:                         143
 Number of bonded IOBs:                 130  out of    218    59%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               88  out of    116    75%  
    Number using Block RAM only:         88
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of DSP48A1s:                     20  out of     58    34%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)  | Load  |
-------------------------------------------------+------------------------+-------+
hdmi2usbsoc_eth_clocks_rx                        | IBUF                   | 149   |
clk100                                           | PLL_ADV:CLKOUT5        | 10497 |
hdmi2usbsoc_eth_clocks_tx                        | IBUF                   | 126   |
clk100                                           | PLL_ADV:CLKOUT2        | 75    |
obj_fx2_ifclk                                    | IBUF                   | 52    |
hdmi2usbsoc_record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
hdmi2usbsoc_record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 920   |
hdmi2usbsoc_record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
hdmi2usbsoc_record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 920   |
hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 904   |
hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                       | BUFG                   | 2     |
clk100                                           | PLL_ADV:CLKOUT3        | 2     |
-------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.408ns (Maximum Frequency: 80.593MHz)
   Minimum input arrival time before clock: 5.978ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2usbsoc_eth_clocks_rx'
  Clock period: 7.186ns (frequency: 139.155MHz)
  Total number of paths / destination ports: 2645 / 511
-------------------------------------------------------------------------
Delay:               7.186ns (Levels of Logic = 5)
  Source:            hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_1 (FF)
  Destination:       hdmi2usbsoc_liteethphymiirx_pack_source_payload_chunk0_data_0 (FF)
  Source Clock:      hdmi2usbsoc_eth_clocks_rx rising
  Destination Clock: hdmi2usbsoc_eth_clocks_rx rising

  Data Path: hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_1 to hdmi2usbsoc_liteethphymiirx_pack_source_payload_chunk0_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.845  hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_1 (hdmi2usbsoc_ethmac_rx_cdc_graycounter0_q_1)
     LUT4:I1->O            2   0.205   0.845  hdmi2usbsoc_ethmac_rx_cdc_asyncfifo_writable_SW0 (N2681)
     LUT5:I2->O           14   0.205   1.205  hdmi2usbsoc_ethmac_rx_cdc_asyncfifo_writable (hdmi2usbsoc_ethmac_rx_cdc_asyncfifo_writable)
     LUT6:I2->O            8   0.203   1.031  hdmi2usbsoc_ethmac_crc32_checker_fifo_full_hdmi2usbsoc_ethmac_crc32_checker_fifo_out_OR_916_o1 (hdmi2usbsoc_ethmac_crc32_checker_fifo_full_hdmi2usbsoc_ethmac_crc32_checker_fifo_out_OR_916_o)
     LUT5:I2->O            4   0.205   0.788  hdmi2usbsoc_liteethphymiirx_pack_load_part1 (hdmi2usbsoc_liteethphymiirx_pack_load_part)
     LUT3:I1->O            4   0.203   0.683  _n28211_inv11 (_n28211_inv1)
     FDRE:CE                   0.322          hdmi2usbsoc_liteethphymiirx_pack_source_payload_chunk0_data_0
    ----------------------------------------
    Total                      7.186ns (1.790ns logic, 5.396ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2usbsoc_eth_clocks_tx'
  Clock period: 10.051ns (frequency: 99.488MHz)
  Total number of paths / destination ports: 14140 / 258
-------------------------------------------------------------------------
Delay:               10.051ns (Levels of Logic = 8)
  Source:            xilinxmultiregimpl1_regs1_3 (FF)
  Destination:       memdat_1_0 (FF)
  Source Clock:      hdmi2usbsoc_eth_clocks_tx rising
  Destination Clock: hdmi2usbsoc_eth_clocks_tx rising

  Data Path: xilinxmultiregimpl1_regs1_3 to memdat_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.827  xilinxmultiregimpl1_regs1_3 (xilinxmultiregimpl1_regs1_3)
     LUT4:I0->O            2   0.203   0.617  hdmi2usbsoc_ethmac_tx_cdc_asyncfifo_readable_SW0 (N2741)
     LUT5:I4->O           27   0.205   1.221  hdmi2usbsoc_ethmac_tx_cdc_asyncfifo_readable (hdmi2usbsoc_ethmac_tx_cdc_asyncfifo_readable)
     LUT5:I4->O            1   0.205   0.580  hdmi2usbsoc_ethmac_preamble_inserter_sink_ack1 (hdmi2usbsoc_ethmac_preamble_inserter_sink_ack1)
     LUT5:I4->O           26   0.205   1.207  hdmi2usbsoc_ethmac_preamble_inserter_sink_ack2 (hdmi2usbsoc_ethmac_preamble_inserter_sink_ack)
     LUT6:I5->O            7   0.205   0.774  Mmux_hdmi2usbsoc_ethmac_padding_inserter_sink_ack11 (hdmi2usbsoc_ethmac_padding_inserter_sink_ack)
     LUT4:I3->O            4   0.205   0.684  _n267021 (_n26702)
     LUT4:I3->O           38   0.205   1.376  Mcount_hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_binary_xor<2>11 (Mcount_hdmi2usbsoc_ethmac_tx_cdc_graycounter1_q_binary2)
     RAM16X1D:DPRA2->DPO    1   0.205   0.579  Mram_storage_1140 (_n20073<32>)
     FD:D                      0.102          memdat_1_32
    ----------------------------------------
    Total                     10.051ns (2.187ns logic, 7.864ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 11.429ns (frequency: 87.493MHz)
  Total number of paths / destination ports: 3752832 / 34406
-------------------------------------------------------------------------
Delay:               15.239ns (Levels of Logic = 16)
  Source:            hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 (FF)
  Destination:       hdmi2usbsoc_interface7_dat_r_1_BRB3 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.8X

  Data Path: hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 to hdmi2usbsoc_interface7_dat_r_1_BRB3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            150   0.447   2.237  hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 (hdmi2usbsoc_hdmi2usbsoc_interface_adr_5)
     LUT3:I0->O           11   0.205   0.883  Mmux_hdmi2usbsoc_interface10_adr[5]_GND_1_o_wide_mux_7190_OUT631 (Mmux_hdmi2usbsoc_interface10_adr[5]_GND_1_o_wide_mux_7190_OUT63)
     LUT5:I4->O           17   0.205   1.028  _n28838<6>1 (_n28838)
     LUT5:I4->O           14   0.205   0.958  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT2021 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT202)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT307_SW0 (N6415)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT307 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT307)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3010_F (N6235)
     MUXF7:I0->O           1   0.131   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3010 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3010)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3011 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3011)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3012 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3012)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3013 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3013)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3014 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3014)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3015 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3015)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3016 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3016)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3017 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3017)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3018 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3018)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3019 (Mmux_GND_1_o_hdmi2usbsoc_interface7_adr[6]_mux_7171_OUT3019)
     FD:D                      0.102          hdmi2usbsoc_interface7_dat_r_1_BRB3
    ----------------------------------------
    Total                     15.239ns (3.755ns logic, 11.484ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'obj_fx2_ifclk'
  Clock period: 12.408ns (frequency: 80.593MHz)
  Total number of paths / destination ports: 1984 / 77
-------------------------------------------------------------------------
Delay:               6.204ns (Levels of Logic = 5)
  Source:            fx2_jpeg_streamer/packet_counter_7 (FF)
  Destination:       memdat_12_0 (FF)
  Source Clock:      obj_fx2_ifclk falling
  Destination Clock: obj_fx2_ifclk rising

  Data Path: fx2_jpeg_streamer/packet_counter_7 to memdat_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           4   0.447   1.028  fx2_jpeg_streamer/packet_counter_7 (fx2_jpeg_streamer/packet_counter_7)
     LUT5:I0->O            1   0.203   0.580  fx2_jpeg_streamer/n00091_SW0 (N3279)
     LUT6:I5->O           13   0.205   0.933  fx2_jpeg_streamer/n00091 (fx2_jpeg_streamer/n0009)
     LUT4:I3->O            4   0.205   0.684  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack1)
     LUT4:I3->O            9   0.205   0.829  Mmux_asyncfifo_graycounter1_q_next_binary121 (Mcount_asyncfifo_graycounter1_q_binary11)
     RAM16X1D:DPRA1->DPO    1   0.205   0.579  Mram_storage_331 (_n20098<0>)
     FD:D                      0.102          memdat_12_0
    ----------------------------------------
    Total                      6.204ns (1.572ns logic, 4.632ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered'
  Clock period: 8.109ns (frequency: 123.324MHz)
  Total number of paths / destination ports: 21713 / 1312
-------------------------------------------------------------------------
Delay:               8.109ns (Levels of Logic = 8)
  Source:            hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m_1 (FF)
  Destination:       hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered rising

  Data Path: hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m_1 to hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m_1 (hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m_1)
     LUT4:I1->O            2   0.205   0.721  hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5968_o1 (hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5968_o1)
     LUT5:I3->O           20   0.203   1.093  GND_1_o_GND_1_o_or_5969_OUT<0>1 (GND_1_o_GND_1_o_or_5969_OUT<0>)
     LUT4:I3->O            2   0.205   0.721  Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5979_OUT_B_A3_SW1 (N6491)
     LUT5:I3->O            2   0.203   0.981  Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5979_OUT_B_rs_lut<2> (Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5979_OUT_B_rs_lut<2>)
     LUT6:I0->O            3   0.203   0.898  Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5979_OUT_B_rs_cy<2>12 (Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5979_OUT_B_rs_cy<2>)
     LUT6:I2->O            1   0.203   0.580  Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5979_OUT_B_rs_xor<5>11 (Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt[5]_mux_5979_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt_lut<5> (Maccum_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt_xor<5> (Result<5>21)
     FDR:D                     0.102          hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.109ns (2.112ns logic, 5.997ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2usbsoc_record0_hdmi_in_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12830 / 2706
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi2usbsoc_hdmi_in0_datacapture0_lateness_4 (FF)
  Destination:       hdmi2usbsoc_hdmi_in0_datacapture0_lateness_1 (FF)
  Source Clock:      hdmi2usbsoc_record0_hdmi_in_clk_p rising 2.0X
  Destination Clock: hdmi2usbsoc_record0_hdmi_in_clk_p rising 2.0X

  Data Path: hdmi2usbsoc_hdmi_in0_datacapture0_lateness_4 to hdmi2usbsoc_hdmi_in0_datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi2usbsoc_hdmi_in0_datacapture0_lateness_4 (hdmi2usbsoc_hdmi_in0_datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi2usbsoc_hdmi_in0_datacapture0_too_late<7>_SW0 (N2685)
     LUT6:I5->O            2   0.205   0.721  hdmi2usbsoc_hdmi_in0_datacapture0_too_late<7> (hdmi2usbsoc_hdmi_in0_datacapture0_too_late)
     LUT2:I0->O            1   0.203   0.580  _n28145_inv_SW0 (N3203)
     LUT6:I5->O            8   0.205   0.802  _n28145_inv (_n28145_inv)
     FDRE:CE                   0.322          hdmi2usbsoc_hdmi_in0_datacapture0_lateness_1
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2usbsoc_record1_hdmi_in_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12864 / 2706
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi2usbsoc_hdmi_in1_datacapture0_lateness_4 (FF)
  Destination:       hdmi2usbsoc_hdmi_in1_datacapture0_lateness_1 (FF)
  Source Clock:      hdmi2usbsoc_record1_hdmi_in_clk_p rising 2.0X
  Destination Clock: hdmi2usbsoc_record1_hdmi_in_clk_p rising 2.0X

  Data Path: hdmi2usbsoc_hdmi_in1_datacapture0_lateness_4 to hdmi2usbsoc_hdmi_in1_datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi2usbsoc_hdmi_in1_datacapture0_lateness_4 (hdmi2usbsoc_hdmi_in1_datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi2usbsoc_hdmi_in1_datacapture0_too_late<7>_SW0 (N2691)
     LUT6:I5->O            2   0.205   0.721  hdmi2usbsoc_hdmi_in1_datacapture0_too_late<7> (hdmi2usbsoc_hdmi_in1_datacapture0_too_late)
     LUT2:I0->O            1   0.203   0.580  _n28169_inv_SW0 (N3209)
     LUT6:I5->O            8   0.205   0.802  _n28169_inv (_n28169_inv)
     FDRE:CE                   0.322          hdmi2usbsoc_hdmi_in1_datacapture0_lateness_1
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (rst12)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi2usbsoc_eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 2)
  Source:            hdmi2usbsoc_eth_dv (PAD)
  Destination:       hdmi2usbsoc_liteethphymiirx_sop_set (FF)
  Destination Clock: hdmi2usbsoc_eth_clocks_rx rising

  Data Path: hdmi2usbsoc_eth_dv to hdmi2usbsoc_liteethphymiirx_sop_set
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  hdmi2usbsoc_eth_dv_IBUF (hdmi2usbsoc_eth_dv_IBUF)
     INV:I->O              1   0.206   0.579  hdmi2usbsoc_liteethphymiirx_sink_sink_eop1_INV_0 (hdmi2usbsoc_liteethphymiirx_sink_sink_eop)
     FDR:D                     0.102          hdmi2usbsoc_liteethphymiirx_sop_set
    ----------------------------------------
    Total                      2.823ns (1.530ns logic, 1.293ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 355 / 355
-------------------------------------------------------------------------
Offset:              5.092ns (Levels of Logic = 4)
  Source:            obj_fx2_flagb (PAD)
  Destination:       Mram_storage_331 (RAM)
  Destination Clock: clk100 rising 0.8X

  Data Path: obj_fx2_flagb to Mram_storage_331
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.992  obj_fx2_flagb_IBUF (obj_fx2_flagb_IBUF)
     LUT4:I0->O            3   0.203   0.755  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT4:I2->O            4   0.203   0.684  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack1)
     LUT4:I3->O            9   0.205   0.829  Mmux_asyncfifo_graycounter1_q_next_binary121 (Mcount_asyncfifo_graycounter1_q_binary11)
     RAM16X1D:DPRA1            0.000          Mram_storage_331
    ----------------------------------------
    Total                      5.092ns (1.833ns logic, 3.259ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'obj_fx2_ifclk'
  Total number of paths / destination ports: 53 / 45
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 5)
  Source:            obj_fx2_flagb (PAD)
  Destination:       memdat_12_0 (FF)
  Destination Clock: obj_fx2_ifclk rising

  Data Path: obj_fx2_flagb to memdat_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.992  obj_fx2_flagb_IBUF (obj_fx2_flagb_IBUF)
     LUT4:I0->O            3   0.203   0.755  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT4:I2->O            4   0.203   0.684  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack1)
     LUT4:I3->O            9   0.205   0.829  Mmux_asyncfifo_graycounter1_q_next_binary121 (Mcount_asyncfifo_graycounter1_q_binary11)
     RAM16X1D:DPRA1->DPO    1   0.205   0.579  Mram_storage_331 (_n20098<0>)
     FD:D                      0.102          memdat_12_0
    ----------------------------------------
    Total                      5.978ns (2.140ns logic, 3.838ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi2usbsoc_record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 77
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_16:VALID (PAD)
  Destination:       hdmi2usbsoc_hdmi_in0_datacapture0_lateness_1 (FF)
  Destination Clock: hdmi2usbsoc_record0_hdmi_in_clk_p rising 2.0X

  Data Path: ISERDES2_16:VALID to hdmi2usbsoc_hdmi_in0_datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_16 (hdmi2usbsoc_hdmi_in0_datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n28145_inv (_n28145_inv)
     FDRE:CE                   0.322          hdmi2usbsoc_hdmi_in0_datacapture0_lateness_1
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi2usbsoc_record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 77
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_22:VALID (PAD)
  Destination:       hdmi2usbsoc_hdmi_in1_datacapture0_lateness_1 (FF)
  Destination Clock: hdmi2usbsoc_record1_hdmi_in_clk_p rising 2.0X

  Data Path: ISERDES2_22:VALID to hdmi2usbsoc_hdmi_in1_datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_22 (hdmi2usbsoc_hdmi_in1_datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n28169_inv (_n28169_inv)
     FDRE:CE                   0.322          hdmi2usbsoc_hdmi_in1_datacapture0_lateness_1
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (hdmi2usbsoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_hdmi2usbsoc_crg_dcm_base50_locked_OR_2134_o1 (sys_rst_hdmi2usbsoc_crg_dcm_base50_locked_OR_2134_o)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 254 / 194
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            hdmi2usbsoc_crg_counter_2 (FF)
  Destination:       hdmi2usbsoc_eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: hdmi2usbsoc_crg_counter_2 to hdmi2usbsoc_eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  hdmi2usbsoc_crg_counter_2 (hdmi2usbsoc_crg_counter_2)
     LUT5:I0->O            2   0.203   0.617  hdmi2usbsoc_crg_reset0_SW0 (N3255)
     LUT6:I5->O            1   0.205   0.579  hdmi2usbsoc_eth_rst_n1 (hdmi2usbsoc_eth_rst_n_OBUF)
     OBUF:I->O                 2.571          hdmi2usbsoc_eth_rst_n_OBUF (hdmi2usbsoc_eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2usbsoc_eth_clocks_tx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            hdmi2usbsoc_eth_tx_data_3 (FF)
  Destination:       hdmi2usbsoc_eth_tx_data<3> (PAD)
  Source Clock:      hdmi2usbsoc_eth_clocks_tx rising

  Data Path: hdmi2usbsoc_eth_tx_data_3 to hdmi2usbsoc_eth_tx_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  hdmi2usbsoc_eth_tx_data_3 (hdmi2usbsoc_eth_tx_data_3)
     OBUF:I->O                 2.571          hdmi2usbsoc_eth_tx_data_3_OBUF (hdmi2usbsoc_eth_tx_data<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'obj_fx2_ifclk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            fx2_jpeg_streamer/fx2_data_7 (FF)
  Destination:       obj_fx2_data<7> (PAD)
  Source Clock:      obj_fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/fx2_data_7 to obj_fx2_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.579  fx2_jpeg_streamer/fx2_data_7 (fx2_jpeg_streamer/fx2_data_7)
     OBUF:I->O                 2.571          obj_fx2_data_7_OBUF (obj_fx2_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2usbsoc_record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl14_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi2usbsoc_record0_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl14_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl14_regs1 (xilinxmultiregimpl14_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi2usbsoc_hdmi_in0_datacapture0_delay_ce1 (hdmi2usbsoc_hdmi_in0_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2usbsoc_record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl64_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi2usbsoc_record1_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl64_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl64_regs1 (xilinxmultiregimpl64_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi2usbsoc_hdmi_in1_datacapture0_delay_ce1 (hdmi2usbsoc_hdmi_in1_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_ed_2x_4 (hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       hdmi2usbsoc_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to hdmi2usbsoc_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (hdmi2usbsoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (hdmi2usbsoc_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.890|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk100                                           |   15.239|         |    1.919|         |
hdmi2usbsoc_eth_clocks_rx                        |    1.671|         |         |         |
hdmi2usbsoc_eth_clocks_tx                        |    9.166|         |         |         |
hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered|    1.263|         |         |         |
hdmi2usbsoc_record0_hdmi_in_clk_p                |    2.418|         |         |         |
hdmi2usbsoc_record1_hdmi_in_clk_p                |    2.418|         |         |         |
obj_fx2_ifclk                                    |    5.358|    5.318|         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2usbsoc_eth_clocks_rx
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk100                   |    5.408|         |         |         |
hdmi2usbsoc_eth_clocks_rx|    7.186|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2usbsoc_eth_clocks_tx
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk100                   |    3.580|         |         |         |
hdmi2usbsoc_eth_clocks_tx|   10.051|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk100                                           |    1.232|         |         |         |
hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered|    8.109|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2usbsoc_record0_hdmi_in_clk_p
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk100                           |    1.232|         |         |         |
hdmi2usbsoc_record0_hdmi_in_clk_p|    6.263|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2usbsoc_record1_hdmi_in_clk_p
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk100                           |    1.232|         |         |         |
hdmi2usbsoc_record1_hdmi_in_clk_p|    6.263|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock obj_fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    4.068|         |    5.330|         |
obj_fx2_ifclk  |    6.244|    6.204|    5.806|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 276.00 secs
Total CPU time to Xst completion: 272.92 secs
 
--> 


Total memory usage is 933988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1585 (   0 filtered)
Number of infos    :  428 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf atlys_hdmi2usb-hdmi2usbsoc-atlys.ngc
atlys_hdmi2usb-hdmi2usbsoc-atlys.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/at
lys_hdmi2usb-hdmi2usbsoc-atlys.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_2' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_3' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : GRPsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSise_sucks1" = FROM "GRPeth_tx_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(158)]
   <TIMESPEC "TSise_sucks2" = FROM "GRPsys_clk" TO "GRPeth_tx_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(159)]
   <TIMESPEC "TSise_sucks3" = FROM "GRPeth_rx_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(160)]
   <TIMESPEC "TSise_sucks4" = FROM "GRPsys_clk" TO "GRPeth_rx_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(161)]
   <TIMESPEC "TSise_sucks7" = FROM "GRPpix0_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(173)]
   <TIMESPEC "TSise_sucks8" = FROM "GRPsys_clk" TO "GRPpix0_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(174)]
   <TIMESPEC "TSise_sucks9" = FROM "GRPpix1_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(175)]
   <TIMESPEC "TSise_sucks10" = FROM "GRPsys_clk" TO "GRPpix1_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(176)]
   <TIMESPEC "TSise_sucks11" = FROM "GRPusb_clk" TO "GRPsys_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(181)]
   <TIMESPEC "TSise_sucks12" = FROM "GRPsys_clk" TO "GRPusb_clk" TIG;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(182)]

INFO:ConstraintSystem:178 - TNM 'GRPbase50_clk', used in period specification
   'TSbase50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered =
   PERIOD "hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_hdmi2usbsoc_crg_clk100b = PERIOD
   "hdmi2usbsoc_crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2usbsoc_record0_hdmi_in_clk_p', used in
   period specification 'TShdmi2usbsoc_record0_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_1. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi2usbsoc_hdmi_in0_pll_clk1 = PERIOD
   "hdmi2usbsoc_hdmi_in0_pll_clk1" TShdmi2usbsoc_record0_hdmi_in_clk_p / 2 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2usbsoc_record0_hdmi_in_clk_p', used in
   period specification 'TShdmi2usbsoc_record0_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_1. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2usbsoc_hdmi_in0_pll_clk0 = PERIOD
   "hdmi2usbsoc_hdmi_in0_pll_clk0" TShdmi2usbsoc_record0_hdmi_in_clk_p / 10 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2usbsoc_record0_hdmi_in_clk_p', used in
   period specification 'TShdmi2usbsoc_record0_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_1. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2usbsoc_hdmi_in0_pll_clk2 = PERIOD
   "hdmi2usbsoc_hdmi_in0_pll_clk2" TShdmi2usbsoc_record0_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2usbsoc_record1_hdmi_in_clk_p', used in
   period specification 'TShdmi2usbsoc_record1_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_2. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi2usbsoc_hdmi_in1_pll_clk1 = PERIOD
   "hdmi2usbsoc_hdmi_in1_pll_clk1" TShdmi2usbsoc_record1_hdmi_in_clk_p / 2 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2usbsoc_record1_hdmi_in_clk_p', used in
   period specification 'TShdmi2usbsoc_record1_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_2. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2usbsoc_hdmi_in1_pll_clk0 = PERIOD
   "hdmi2usbsoc_hdmi_in1_pll_clk0" TShdmi2usbsoc_record1_hdmi_in_clk_p / 10 HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'GRPhdmi2usbsoc_record1_hdmi_in_clk_p', used in
   period specification 'TShdmi2usbsoc_record1_hdmi_in_clk_p', was traced into
   PLL_ADV instance PLL_ADV_2. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2usbsoc_hdmi_in1_pll_clk2 = PERIOD
   "hdmi2usbsoc_hdmi_in1_pll_clk2" TShdmi2usbsoc_record1_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered', used in period
   specification 'TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk1 = PERIOD
   "hdmi2usbsoc_hdmi_out0_clocking_pll_clk1"
   TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered', used in period
   specification 'TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk0 = PERIOD
   "hdmi2usbsoc_hdmi_out0_clocking_pll_clk0"
   TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered', used in period
   specification 'TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk2 = PERIOD
   "hdmi2usbsoc_hdmi_out0_clocking_pll_clk2"
   TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_crg_clk100b', used in period
   specification 'TS_hdmi2usbsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_hdmi2usbsoc_crg_pll_3_ = PERIOD
   "hdmi2usbsoc_crg_pll_3_" TS_hdmi2usbsoc_crg_clk100b / 1.5 PHASE 4.62962963 ns
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_crg_clk100b', used in period
   specification 'TS_hdmi2usbsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_hdmi2usbsoc_crg_pll_5_ = PERIOD
   "hdmi2usbsoc_crg_pll_5_" TS_hdmi2usbsoc_crg_clk100b / 0.75 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_crg_clk100b', used in period
   specification 'TS_hdmi2usbsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2usbsoc_crg_pll_0_ = PERIOD
   "hdmi2usbsoc_crg_pll_0_" TS_hdmi2usbsoc_crg_clk100b / 3 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_crg_clk100b', used in period
   specification 'TS_hdmi2usbsoc_crg_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2usbsoc_crg_pll_2_ = PERIOD
   "hdmi2usbsoc_crg_pll_2_" TS_hdmi2usbsoc_crg_clk100b / 1.5 PHASE 5 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'base50_clk', used in period specification
   'TS_base50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0 =
   PERIOD "hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0" TS_base50_clk
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', used in period
   specification 'TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk1_0 = PERIOD
   "hdmi2usbsoc_hdmi_out0_clocking_pll_clk1_0"
   TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0 / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', used in period
   specification 'TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk0_0 = PERIOD
   "hdmi2usbsoc_hdmi_out0_clocking_pll_clk0_0"
   TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0 / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', used in period
   specification 'TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk2_0 = PERIOD
   "hdmi2usbsoc_hdmi_out0_clocking_pll_clk2_0"
   TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered_0 HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 12.000000 ns based on the period specification
   (<TIMESPEC "TShdmi2usbsoc_record0_hdmi_in_clk_p" = PERIOD
   "GRPhdmi2usbsoc_record0_hdmi_in_clk_p" 12 ns HIGH 50%;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(189)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_2 to 12.000000 ns based on the period specification
   (<TIMESPEC "TShdmi2usbsoc_record1_hdmi_in_clk_p" = PERIOD
   "GRPhdmi2usbsoc_record1_hdmi_in_clk_p" 12 ns HIGH 50%;>
   [atlys_hdmi2usb-hdmi2usbsoc-atlys.ucf(192)]).
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN_PERIOD attribute on DCM "DCM_CLKGEN_1".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_3 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi2usbsoc_hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>).
WARNING:NgdBuild:1440 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV_3".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "atlys_hdmi2usb-hdmi2usbsoc-atlys.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "atlys_hdmi2usb-hdmi2usbsoc-atlys.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file atlys_hdmi2usb-hdmi2usbsoc-atlys_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 57 secs 
Total CPU  time at the beginning of Placer: 57 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ea540410) REAL time: 1 mins 1 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg_1>, driving the net,
   <hdmi_out1_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_out[9]_hdmi2usbsoc_hdmi_out1_hdmi_phy
   _es2_out[4]_mux_6171_OUT11.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_out[9]_hdmi2usbsoc_hdmi_out1_hdmi_phy
   _es2_out[4]_mux_6171_OUT31.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_out[9]_hdmi2usbsoc_hdmi_out1_hdmi_phy
   _es1_out[4]_mux_6170_OUT11.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_out[9]_hdmi2usbsoc_hdmi_out1_hdmi_phy
   _es1_out[4]_mux_6170_OUT31.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es1_out[9]_hdmi2usbsoc_hdmi_out1_hdmi_phy
   _es1_out[4]_mux_6170_OUT51.A4; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_out[9]_hdmi2usbsoc_hdmi_out1_hdmi_phy
   _es0_out[4]_mux_6169_OUT11.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es0_out[9]_hdmi2usbsoc_hdmi_out1_hdmi_phy
   _es0_out[4]_mux_6169_OUT31.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out1_hdmi_phy_es2_out[9]_hdmi2usbsoc_hdmi_out1_hdmi_phy
   _es2_out[4]_mux_6171_OUT51.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg_1.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <hdmi_out0_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_out[9]_hdmi2usbsoc_hdmi_out0_hdmi_phy
   _es0_out[4]_mux_5848_OUT51.A4; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_out[9]_hdmi2usbsoc_hdmi_out0_hdmi_phy
   _es1_out[4]_mux_5849_OUT11.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out0_hdmi_phy_es1_out[9]_hdmi2usbsoc_hdmi_out0_hdmi_phy
   _es1_out[4]_mux_5849_OUT31.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_out[9]_hdmi2usbsoc_hdmi_out0_hdmi_phy
   _es2_out[4]_mux_5850_OUT51.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_out[9]_hdmi2usbsoc_hdmi_out0_hdmi_phy
   _es0_out[4]_mux_5848_OUT11.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out0_hdmi_phy_es0_out[9]_hdmi2usbsoc_hdmi_out0_hdmi_phy
   _es0_out[4]_mux_5848_OUT31.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_out[9]_hdmi2usbsoc_hdmi_out0_hdmi_phy
   _es2_out[4]_mux_5850_OUT11.A3; >
   < PIN:
   Mmux_hdmi2usbsoc_hdmi_out0_hdmi_phy_es2_out[9]_hdmi2usbsoc_hdmi_out0_hdmi_phy
   _es2_out[4]_mux_5850_OUT31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:ea540410) REAL time: 1 mins 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ef294870) REAL time: 1 mins 5 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4736326f) REAL time: 1 mins 50 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4736326f) REAL time: 1 mins 50 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4736326f) REAL time: 1 mins 50 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4736326f) REAL time: 1 mins 50 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4736326f) REAL time: 1 mins 51 secs 

Phase 9.8  Global Placement
.......................
........................................................................
............................................................................................
..........................................................................................................................................
...................................................
Phase 9.8  Global Placement (Checksum:6a5d202b) REAL time: 6 mins 30 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6a5d202b) REAL time: 6 mins 31 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:996dceba) REAL time: 7 mins 50 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:996dceba) REAL time: 7 mins 50 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f8616474) REAL time: 7 mins 52 secs 

Total REAL time to Placer completion: 7 mins 55 secs 
Total CPU  time to Placer completion: 7 mins 55 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                12,429 out of  54,576   22%
    Number used as Flip Flops:              12,426
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     14,277 out of  27,288   52%
    Number used as logic:                   12,198 out of  27,288   44%
      Number using O6 output only:           8,866
      Number using O5 output only:             598
      Number using O5 and O6:                2,734
      Number used as ROM:                        0
    Number used as Memory:                   1,560 out of   6,408   24%
      Number used as Dual Port RAM:          1,416
        Number using O6 output only:           416
        Number using O5 output only:            40
        Number using O5 and O6:                960
      Number used as Single Port RAM:            0
      Number used as Shift Register:           144
        Number using O6 output only:            46
        Number using O5 output only:             0
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    519
      Number with same-slice register load:    478
      Number with same-slice carry load:        41
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,419 out of   6,822   79%
  Number of MUXCYs used:                     2,376 out of  13,644   17%
  Number of LUT Flip Flop pairs used:       17,249
    Number with an unused Flip Flop:         6,363 out of  17,249   36%
    Number with an unused LUT:               2,972 out of  17,249   17%
    Number of fully used LUT-FF pairs:       7,914 out of  17,249   45%
    Number of unique control sets:             525
    Number of slice register sites lost
      to control set restrictions:           1,540 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       143 out of     218   65%
    Number of LOCed IOBs:                      143 out of     143  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        69 out of     116   59%
  Number of RAMB8BWERs:                         38 out of     232   16%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           20 out of      58   34%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.76

Peak Memory Usage:  1211 MB
Total REAL time to MAP completion:  8 mins 17 secs 
Total CPU time to MAP completion:   8 mins 16 secs 

Mapping completed.
See MAP report file "atlys_hdmi2usb-hdmi2usbsoc-atlys_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: atlys_hdmi2usb-hdmi2usbsoc-atlys.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                12,429 out of  54,576   22%
    Number used as Flip Flops:              12,426
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     14,277 out of  27,288   52%
    Number used as logic:                   12,198 out of  27,288   44%
      Number using O6 output only:           8,866
      Number using O5 output only:             598
      Number using O5 and O6:                2,734
      Number used as ROM:                        0
    Number used as Memory:                   1,560 out of   6,408   24%
      Number used as Dual Port RAM:          1,416
        Number using O6 output only:           416
        Number using O5 output only:            40
        Number using O5 and O6:                960
      Number used as Single Port RAM:            0
      Number used as Shift Register:           144
        Number using O6 output only:            46
        Number using O5 output only:             0
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    519
      Number with same-slice register load:    478
      Number with same-slice carry load:        41
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,419 out of   6,822   79%
  Number of MUXCYs used:                     2,376 out of  13,644   17%
  Number of LUT Flip Flop pairs used:       17,249
    Number with an unused Flip Flop:         6,363 out of  17,249   36%
    Number with an unused LUT:               2,972 out of  17,249   17%
    Number of fully used LUT-FF pairs:       7,914 out of  17,249   45%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       143 out of     218   65%
    Number of LOCed IOBs:                      143 out of     143  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                        69 out of     116   59%
  Number of RAMB8BWERs:                         38 out of     232   16%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                       12
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           20 out of      58   34%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 41 secs 

WARNING:Par:288 - The signal hdmi2usbsoc_eth_col_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_mdc_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_crs_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal obj_fx2_flaga_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal obj_fx2_flagc_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_mdio_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_int_n_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_rx_er_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_rx_data<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_rx_data<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_rx_data<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_rx_data<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi2usbsoc_eth_clocks_gtx_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 97711 unrouted;      REAL time: 44 secs 

Phase  2  : 83132 unrouted;      REAL time: 52 secs 

Phase  3  : 40494 unrouted;      REAL time: 2 mins 8 secs 

Phase  4  : 40528 unrouted; (Setup:0, Hold:5062, Component Switching Limit:0)     REAL time: 2 mins 23 secs 

Updating file: atlys_hdmi2usb-hdmi2usbsoc-atlys.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:9808, Component Switching Limit:0)     REAL time: 4 mins 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:9808, Component Switching Limit:0)     REAL time: 4 mins 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:9808, Component Switching Limit:0)     REAL time: 4 mins 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:9808, Component Switching Limit:0)     REAL time: 4 mins 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 48 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 57 secs 
Total REAL time to Router completion: 4 mins 57 secs 
Total CPU time to Router completion: 5 mins 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in0_pix2x_clk | BUFGMUX_X3Y15| No   |   59 |  0.231     |  1.457      |
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 3228 |  0.171     |  1.382      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X3Y16| No   |   26 |  0.510     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2usbsoc_crg_clk_ |              |      |      |            |             |
|  sdram_half_shifted |  BUFGMUX_X3Y8| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in0_pix_clk |  BUFGMUX_X2Y9| No   |  260 |  0.053     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in1_pix2x_clk | BUFGMUX_X3Y14| No   |   64 |  0.177     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in1_pix_clk | BUFGMUX_X2Y10| No   |  273 |  0.061     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out0_pix2x_clk | BUFGMUX_X2Y12| No   |   12 |  0.231     |  1.456      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out1_pix2x_clk |  BUFGMUX_X2Y1| No   |   10 |  0.238     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out0_pix_clk |  BUFGMUX_X2Y4| No   |  129 |  0.556     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out1_pix_clk |  BUFGMUX_X2Y2| No   |  123 |  0.573     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in0_pix10x_clk |         Local|      |   12 |  0.029     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in1_pix10x_clk |         Local|      |   12 |  0.038     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2usbsoc_eth_cloc |              |      |      |            |             |
|          ks_tx_IBUF |         Local|      |   50 |  4.042     |  6.445      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2usbsoc_dna_cnt< |              |      |      |            |             |
|                  0> |         Local|      |    6 |  0.000     |  1.976      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out0_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out1_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2usbsoc_eth_cloc |              |      |      |            |             |
|          ks_rx_IBUF |         Local|      |   53 |  4.156     |  5.821      |
+---------------------+--------------+------+------+------------+-------------+
|  obj_fx2_ifclk_IBUF |         Local|      |   18 |  3.963     |  6.335      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 16

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_pll_5_ = PERIOD TIMEGR | SETUP       |     0.063ns|    13.270ns|       0|           0
  P "hdmi2usbsoc_crg_pll_5_"         TS_hdm | HOLD        |     0.056ns|            |       0|           0
  i2usbsoc_crg_clk100b / 0.75 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_in0_pll_clk2 = PERIOD | SETUP       |     0.074ns|    11.926ns|       0|           0
   TIMEGRP         "hdmi2usbsoc_hdmi_in0_pl | HOLD        |     0.273ns|            |       0|           0
  l_clk2" TShdmi2usbsoc_record0_hdmi_in_clk |             |            |            |        |            
  _p         HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  _unbuffered_0 = PERIOD TIMEGRP         "h |             |            |            |        |            
  dmi2usbsoc_hdmi_out0_clocking_clk_pix_unb |             |            |            |        |            
  uffered_0" TS_base50_clk         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_in1_pll_clk1 = PERIOD | SETUP       |     0.183ns|     5.817ns|       0|           0
   TIMEGRP         "hdmi2usbsoc_hdmi_in1_pl | HOLD        |     0.411ns|            |       0|           0
  l_clk1" TShdmi2usbsoc_record1_hdmi_in_clk |             |            |            |        |            
  _p /         2 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TShdmi2usbsoc_record0_hdmi_in_clk_p = PER | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  IOD TIMEGRP         "GRPhdmi2usbsoc_recor |             |            |            |        |            
  d0_hdmi_in_clk_p" 12 ns HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TShdmi2usbsoc_record1_hdmi_in_clk_p = PER | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  IOD TIMEGRP         "GRPhdmi2usbsoc_recor |             |            |            |        |            
  d1_hdmi_in_clk_p" 12 ns HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_pll_2_ = PERIOD TIMEGR | SETUP       |     0.287ns|     6.283ns|       0|           0
  P "hdmi2usbsoc_crg_pll_2_"         TS_hdm | HOLD        |     0.443ns|            |       0|           0
  i2usbsoc_crg_clk100b / 1.5 PHASE 5 ns HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSobj_fx2_ifclk = PERIOD TIMEGRP "GRPobj_ | SETUP       |     0.467ns|    19.866ns|       0|           0
  fx2_ifclk" 20.8 ns HIGH 50%               | HOLD        |     0.269ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk | SETUP       |     0.762ns|     4.238ns|       0|           0
  1_0 = PERIOD TIMEGRP         "hdmi2usbsoc | HOLD        |     0.255ns|            |       0|           0
  _hdmi_out0_clocking_pll_clk1_0"         T |             |            |            |        |            
  S_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_ |             |            |            |        |            
  unbuffered_0 / 2 HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_out0_clocking_clk_pix | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  _unbuffered = PERIOD TIMEGRP         "hdm |             |            |            |        |            
  i2usbsoc_hdmi_out0_clocking_clk_pix_unbuf |             |            |            |        |            
  fered" TSbase50_clk HIGH         50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_in0_pll_clk1 = PERIOD | SETUP       |     1.201ns|     4.799ns|       0|           0
   TIMEGRP         "hdmi2usbsoc_hdmi_in0_pl | HOLD        |     0.434ns|            |       0|           0
  l_clk1" TShdmi2usbsoc_record0_hdmi_in_clk |             |            |            |        |            
  _p /         2 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_clk100b = PERIOD TIMEG | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  RP "hdmi2usbsoc_crg_clk100b" TSclk100     |             |            |            |        |            
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk | SETUP       |     2.598ns|     7.402ns|       0|           0
  2_0 = PERIOD TIMEGRP         "hdmi2usbsoc | HOLD        |     0.243ns|            |       0|           0
  _hdmi_out0_clocking_pll_clk2_0"         T |             |            |            |        |            
  S_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_ |             |            |            |        |            
  unbuffered_0 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_in1_pll_clk2 = PERIOD | SETUP       |     2.834ns|     8.849ns|       0|           0
   TIMEGRP         "hdmi2usbsoc_hdmi_in1_pl | HOLD        |     0.118ns|            |       0|           0
  l_clk2" TShdmi2usbsoc_record1_hdmi_in_clk |             |            |            |        |            
  _p         HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_base50_clk = PERIOD TIMEGRP "base50_cl | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  k" TSclk100 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_pll_3_ = PERIOD TIMEGR | MINPERIOD   |     4.936ns|     1.730ns|       0|           0
  P "hdmi2usbsoc_crg_pll_3_"         TS_hdm |             |            |            |        |            
  i2usbsoc_crg_clk100b / 1.5 PHASE 4.629629 |             |            |            |        |            
  63 ns HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  1 = PERIOD TIMEGRP         "hdmi2usbsoc_h |             |            |            |        |            
  dmi_out0_clocking_pll_clk1"         TS_hd |             |            |            |        |            
  mi2usbsoc_hdmi_out0_clocking_clk_pix_unbu |             |            |            |        |            
  ffered / 2 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  2 = PERIOD TIMEGRP         "hdmi2usbsoc_h |             |            |            |        |            
  dmi_out0_clocking_pll_clk2"         TS_hd |             |            |            |        |            
  mi2usbsoc_hdmi_out0_clocking_clk_pix_unbu |             |            |            |        |            
  ffered HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TShdmi2usbsoc_eth_clocks_rx = PERIOD TIME | SETUP       |    30.331ns|     9.669ns|       0|           0
  GRP "GRPhdmi2usbsoc_eth_clocks_rx" 40     | HOLD        |     0.101ns|            |       0|           0
       ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|    12.590ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|    -4.863ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_in1_pll_clk0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi2usbsoc_hdmi_in1_pl |             |            |            |        |            
  l_clk0" TShdmi2usbsoc_record1_hdmi_in_clk |             |            |            |        |            
  _p /         10 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|    12.776ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks11_path" TIG             | MAXDELAY    |         N/A|     5.667ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk | N/A         |         N/A|         N/A|     N/A|         N/A
  0 = PERIOD TIMEGRP         "hdmi2usbsoc_h |             |            |            |        |            
  dmi_out0_clocking_pll_clk0"         TS_hd |             |            |            |        |            
  mi2usbsoc_hdmi_out0_clocking_clk_pix_unbu |             |            |            |        |            
  ffered / 10 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_in0_pll_clk0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi2usbsoc_hdmi_in0_pl |             |            |            |        |            
  l_clk0" TShdmi2usbsoc_record0_hdmi_in_clk |             |            |            |        |            
  _p /         10 HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks12_path" TIG             | SETUP       |         N/A|    15.310ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks4_path" TIG              | MAXDELAY    |         N/A|     5.506ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_crg_pll_0_ = PERIOD TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "hdmi2usbsoc_crg_pll_0_"         TS_hdm |             |            |            |        |            
  i2usbsoc_crg_clk100b / 3 HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks3_path" TIG              | SETUP       |         N/A|     2.437ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks2_path" TIG              | SETUP       |         N/A|     6.645ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks1_path" TIG              | MAXDELAY    |         N/A|     8.337ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_hdmi_out0_clocking_pll_clk | N/A         |         N/A|         N/A|     N/A|         N/A
  0_0 = PERIOD TIMEGRP         "hdmi2usbsoc |             |            |            |        |            
  _hdmi_out0_clocking_pll_clk0_0"         T |             |            |            |        |            
  S_hdmi2usbsoc_hdmi_out0_clocking_clk_pix_ |             |            |            |        |            
  unbuffered_0 / 10 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|    -4.699ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|      8.000ns|      5.000ns|            0|            0|            0|            0|
| TS_hdmi2usbsoc_hdmi_out0_clock|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|            0|
| ing_clk_pix_unbuffered        |             |             |             |             |             |             |             |
|  TS_hdmi2usbsoc_hdmi_out0_cloc|     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  king_pll_clk1                |             |             |             |             |             |             |             |
|  TS_hdmi2usbsoc_hdmi_out0_cloc|      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  king_pll_clk0                |             |             |             |             |             |             |             |
|  TS_hdmi2usbsoc_hdmi_out0_cloc|     20.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  king_pll_clk2                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|      9.953ns|            0|            0|            0|      4192649|
| TS_hdmi2usbsoc_crg_clk100b    |     10.000ns|      3.334ns|      9.953ns|            0|            0|            0|      4170984|
|  TS_hdmi2usbsoc_crg_pll_3_    |      6.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_crg_pll_5_    |     13.333ns|     13.270ns|          N/A|            0|            0|      4170710|            0|
|  TS_hdmi2usbsoc_crg_pll_0_    |      3.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_crg_pll_2_    |      6.667ns|      6.283ns|          N/A|            0|            0|          274|            0|
| TS_base50_clk                 |     10.000ns|      5.340ns|      8.476ns|            0|            0|            0|        21665|
|  TS_hdmi2usbsoc_hdmi_out0_cloc|     10.000ns|      3.334ns|      8.476ns|            0|            0|            0|        21665|
|  king_clk_pix_unbuffered_0    |             |             |             |             |             |             |             |
|   TS_hdmi2usbsoc_hdmi_out0_clo|      5.000ns|      4.238ns|          N/A|            0|            0|           30|            0|
|   cking_pll_clk1_0            |             |             |             |             |             |             |             |
|   TS_hdmi2usbsoc_hdmi_out0_clo|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   cking_pll_clk0_0            |             |             |             |             |             |             |             |
|   TS_hdmi2usbsoc_hdmi_out0_clo|     10.000ns|      7.402ns|          N/A|            0|            0|        21635|            0|
|   cking_pll_clk2_0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TShdmi2usbsoc_record0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TShdmi2usbsoc_record0_hdmi_in_c|     12.000ns|      5.000ns|     11.926ns|            0|            0|            0|        13248|
|lk_p                           |             |             |             |             |             |             |             |
| TS_hdmi2usbsoc_hdmi_in0_pll_cl|      6.000ns|      4.799ns|          N/A|            0|            0|         1689|            0|
| k1                            |             |             |             |             |             |             |             |
| TS_hdmi2usbsoc_hdmi_in0_pll_cl|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| k0                            |             |             |             |             |             |             |             |
| TS_hdmi2usbsoc_hdmi_in0_pll_cl|     12.000ns|     11.926ns|          N/A|            0|            0|        11559|            0|
| k2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TShdmi2usbsoc_record1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TShdmi2usbsoc_record1_hdmi_in_c|     12.000ns|      5.000ns|     11.634ns|            0|            0|            0|        13282|
|lk_p                           |             |             |             |             |             |             |             |
| TS_hdmi2usbsoc_hdmi_in1_pll_cl|      6.000ns|      5.817ns|          N/A|            0|            0|         1689|            0|
| k1                            |             |             |             |             |             |             |             |
| TS_hdmi2usbsoc_hdmi_in1_pll_cl|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| k0                            |             |             |             |             |             |             |             |
| TS_hdmi2usbsoc_hdmi_in1_pll_cl|     12.000ns|      8.849ns|          N/A|            0|            0|        11593|            0|
| k2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 13 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 6 secs 
Total CPU time to PAR completion: 5 mins 23 secs 

Peak Memory Usage:  1077 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 17
Number of info messages: 1

Writing design to file atlys_hdmi2usb-hdmi2usbsoc-atlys.ncd



PAR done!
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths
   between these clock domains must be constrained using FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE
   not set to PHASE_FREQ_LOCK. No phase relationship exists between the input
   clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14
.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-tsi atlys_hdmi2usb-hdmi2usbsoc-atlys.tsi atlys_hdmi2usb-hdmi2usbsoc-atlys.ncd
atlys_hdmi2usb-hdmi2usbsoc-atlys.pcf


Design file:              atlys_hdmi2usb-hdmi2usbsoc-atlys.ncd
Physical constraint file: atlys_hdmi2usb-hdmi2usbsoc-atlys.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             summary report, limited to 0 item per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths
   covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control.
   Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 4231185 paths, 0 nets, and 84270 connections

Design statistics:
   Minimum period:  19.866ns (Maximum frequency:  50.337MHz)
   Maximum path delay from/to any node:  15.310ns


Analysis completed Mon Aug  8 14:51:45 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 2
Number of info messages: 5
Total time: 42 secs 
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file atlys_hdmi2usb-hdmi2usbsoc-atlys.pcf.

Mon Aug  8 14:51:55 2016

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "atlys_hdmi2usb-hdmi2usbsoc-atlys.bit".
Saving bit stream in "atlys_hdmi2usb-hdmi2usbsoc-atlys.bin".
Bitstream generation is complete.
Firmware 41872 bytes (23664 bytes left)
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  atlys
Target:    atlys_hdmi2usb
Subtarget: HDMI2USBSoC
CPU type:  lm32
===========================
