Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -timing -detail -ol high -xe n -mt 2 -register_duplication
-o system_map.ncd -w -pr b system.ngd system.pcf 
Target Device  : xc6vsx475t
Target Package : ff1759
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Thu Mar 14 13:28:52 2019

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vsx475t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal xaui_refclk_n<0> connected to top level port
   xaui_refclk_n<0> has been removed.
WARNING:MapLib:701 - Signal xaui_refclk_p<0> connected to top level port
   xaui_refclk_p<0> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<31> connected to top level port
   mgt_rx_n<31> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<30> connected to top level port
   mgt_rx_n<30> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<29> connected to top level port
   mgt_rx_n<29> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<28> connected to top level port
   mgt_rx_n<28> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<27> connected to top level port
   mgt_rx_n<27> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<26> connected to top level port
   mgt_rx_n<26> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<25> connected to top level port
   mgt_rx_n<25> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<24> connected to top level port
   mgt_rx_n<24> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<15> connected to top level port
   mgt_rx_n<15> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<14> connected to top level port
   mgt_rx_n<14> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<13> connected to top level port
   mgt_rx_n<13> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<12> connected to top level port
   mgt_rx_n<12> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<11> connected to top level port
   mgt_rx_n<11> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<10> connected to top level port
   mgt_rx_n<10> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<9> connected to top level port mgt_rx_n<9>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<8> connected to top level port mgt_rx_n<8>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<7> connected to top level port mgt_rx_n<7>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<6> connected to top level port mgt_rx_n<6>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<5> connected to top level port mgt_rx_n<5>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<4> connected to top level port mgt_rx_n<4>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<3> connected to top level port mgt_rx_n<3>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<2> connected to top level port mgt_rx_n<2>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<1> connected to top level port mgt_rx_n<1>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<0> connected to top level port mgt_rx_n<0>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<31> connected to top level port
   mgt_rx_p<31> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<30> connected to top level port
   mgt_rx_p<30> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<29> connected to top level port
   mgt_rx_p<29> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<28> connected to top level port
   mgt_rx_p<28> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<27> connected to top level port
   mgt_rx_p<27> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<26> connected to top level port
   mgt_rx_p<26> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<25> connected to top level port
   mgt_rx_p<25> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<24> connected to top level port
   mgt_rx_p<24> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<15> connected to top level port
   mgt_rx_p<15> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<14> connected to top level port
   mgt_rx_p<14> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<13> connected to top level port
   mgt_rx_p<13> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<12> connected to top level port
   mgt_rx_p<12> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<11> connected to top level port
   mgt_rx_p<11> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<10> connected to top level port
   mgt_rx_p<10> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<9> connected to top level port mgt_rx_p<9>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<8> connected to top level port mgt_rx_p<8>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<7> connected to top level port mgt_rx_p<7>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<6> connected to top level port mgt_rx_p<6>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<5> connected to top level port mgt_rx_p<5>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<4> connected to top level port mgt_rx_p<4>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<3> connected to top level port mgt_rx_p<3>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<2> connected to top level port mgt_rx_p<2>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<1> connected to top level port mgt_rx_p<1>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<0> connected to top level port mgt_rx_p<0>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<31> connected to top level port
   mgt_tx_n<31> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<30> connected to top level port
   mgt_tx_n<30> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<29> connected to top level port
   mgt_tx_n<29> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<28> connected to top level port
   mgt_tx_n<28> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<27> connected to top level port
   mgt_tx_n<27> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<26> connected to top level port
   mgt_tx_n<26> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<25> connected to top level port
   mgt_tx_n<25> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<24> connected to top level port
   mgt_tx_n<24> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<15> connected to top level port
   mgt_tx_n<15> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<14> connected to top level port
   mgt_tx_n<14> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<13> connected to top level port
   mgt_tx_n<13> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<12> connected to top level port
   mgt_tx_n<12> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<11> connected to top level port
   mgt_tx_n<11> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<10> connected to top level port
   mgt_tx_n<10> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<9> connected to top level port mgt_tx_n<9>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<8> connected to top level port mgt_tx_n<8>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<7> connected to top level port mgt_tx_n<7>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<6> connected to top level port mgt_tx_n<6>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<5> connected to top level port mgt_tx_n<5>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<4> connected to top level port mgt_tx_n<4>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<3> connected to top level port mgt_tx_n<3>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<2> connected to top level port mgt_tx_n<2>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<1> connected to top level port mgt_tx_n<1>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<0> connected to top level port mgt_tx_n<0>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<31> connected to top level port
   mgt_tx_p<31> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<30> connected to top level port
   mgt_tx_p<30> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<29> connected to top level port
   mgt_tx_p<29> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<28> connected to top level port
   mgt_tx_p<28> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<27> connected to top level port
   mgt_tx_p<27> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<26> connected to top level port
   mgt_tx_p<26> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<25> connected to top level port
   mgt_tx_p<25> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<24> connected to top level port
   mgt_tx_p<24> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<15> connected to top level port
   mgt_tx_p<15> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<14> connected to top level port
   mgt_tx_p<14> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<13> connected to top level port
   mgt_tx_p<13> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<12> connected to top level port
   mgt_tx_p<12> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<11> connected to top level port
   mgt_tx_p<11> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<10> connected to top level port
   mgt_tx_p<10> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<9> connected to top level port mgt_tx_p<9>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<8> connected to top level port mgt_tx_p<8>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<7> connected to top level port mgt_tx_p<7>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<6> connected to top level port mgt_tx_p<6>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<5> connected to top level port mgt_tx_p<5>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<4> connected to top level port mgt_tx_p<4>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<3> connected to top level port mgt_tx_p<3>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<2> connected to top level port mgt_tx_p<2>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<1> connected to top level port mgt_tx_p<1>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<0> connected to top level port mgt_tx_p<0>
   has been removed.
WARNING:MapLib:701 - Signal aux_clk_p connected to top level port aux_clk_p has
   been removed.
WARNING:MapLib:701 - Signal aux_clk_n connected to top level port aux_clk_n has
   been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 48 secs 
Total CPU  time at the beginning of Placer: 1 mins 45 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f696ec76) REAL time: 2 mins 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f696ec76) REAL time: 2 mins 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5c226aaf) REAL time: 2 mins 20 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5c226aaf) REAL time: 2 mins 20 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

......


There are 18 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y8:                        | CLOCKREGION_X1Y8:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 0/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 180  |  0  |  0 |   40   |   40   | 32640 | 13760 | 18880 | 112  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 180  |  0  |  0 |   40   |   40   | 31680 | 13600 | 18080 | 112  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 192  |  0  |  0 |   40   |   40   | 32640 | 13760 | 18880 | 112  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    0   |    0   |     4 |     0 |     0 |   0  |   0  |  0  |   0  | "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y6>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 0/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 192  |  0  |  0 |   40   |   40   | 32640 | 13760 | 18880 | 112  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 180  |  0  |  0 |   40   |   40   | 32640 | 13760 | 18880 | 112  |   2  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 180  |  0  |  0 |   40   |   40   | 31680 | 13600 | 18080 | 112  |   0  |  0  |   1  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    0   |    0   |     4 |     0 |     0 |   0  |   0  |  0  |   0  | "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 18  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 2 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>"
driven by "BUFR_X2Y6"
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/bufr_gtx_refclk<1>" LOC =
"BUFR_X2Y6" ;
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>" TNM_NET =
"TN_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>"
AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>"
RANGE = CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>"
driven by "BUFR_X2Y12"
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/bufr_gtx_refclk<2>" LOC =
"BUFR_X2Y12" ;
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>" TNM_NET =
"TN_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>"
AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>"
RANGE = CLOCKREGION_X1Y6, CLOCKREGION_X1Y7, CLOCKREGION_X1Y5;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:ea2ebc69) REAL time: 2 mins 43 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:ea2ebc69) REAL time: 2 mins 43 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:ea2ebc69) REAL time: 2 mins 43 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:ea2ebc69) REAL time: 2 mins 44 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:ea2ebc69) REAL time: 2 mins 44 secs 

Phase 10.8  Global Placement
.........................................................................................
.................................................................................................................................................
..........................................................
............
Phase 10.8  Global Placement (Checksum:be9f91a7) REAL time: 3 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:be9f91a7) REAL time: 3 mins 40 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:3edac55b) REAL time: 4 mins 29 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:3edac55b) REAL time: 4 mins 29 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:4a9f7580) REAL time: 4 mins 30 secs 

Total REAL time to Placer completion: 4 mins 31 secs 
Total CPU  time to Placer completion: 4 mins 42 secs 
Running physical synthesis...
.
Physical synthesis completed.
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal <infrastructure_inst/clk_200> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM11_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM10_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM9_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM8_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM6_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMB
   _D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMC
   _D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_
   RAM7_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_control_data<33>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_control_data<35>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMB
   _D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMC
   _D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_control_data<33>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_control_data<35>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  152
Slice Logic Utilization:
  Number of Slice Registers:                11,780 out of 595,200    1%
    Number used as Flip Flops:              11,747
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                     11,642 out of 297,600    3%
    Number used as logic:                   10,465 out of 297,600    3%
      Number using O6 output only:           7,004
      Number using O5 output only:             938
      Number using O5 and O6:                2,523
      Number used as ROM:                        0
    Number used as Memory:                     911 out of 122,240    1%
      Number used as Dual Port RAM:            182
        Number using O6 output only:             2
        Number using O5 output only:             4
        Number using O5 and O6:                176
      Number used as Single Port RAM:            0
      Number used as Shift Register:           729
        Number using O6 output only:           580
        Number using O5 output only:             0
        Number using O5 and O6:                149
    Number used exclusively as route-thrus:    266
      Number with same-slice register load:    227
      Number with same-slice carry load:        39
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,389 out of  74,400    7%
  Number of LUT Flip Flop pairs used:       15,790
    Number with an unused Flip Flop:         4,615 out of  15,790   29%
    Number with an unused LUT:               4,148 out of  15,790   26%
    Number of fully used LUT-FF pairs:       7,027 out of  15,790   44%
    Number of unique control sets:             388
    Number of slice register sites lost
      to control set restrictions:           1,240 out of 595,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        86 out of     840   10%
    Number of LOCed IOBs:                       86 out of      86  100%
    IOB Flip Flops:                            110
    Number of bonded IPADs:                     20
      Number of LOCed IPADs:                    20 out of      20  100%
    Number of bonded OPADs:                     16
      Number of LOCed OPADs:                    16 out of      16  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                160 out of   1,064   15%
    Number using RAMB36E1 only:                160
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of   2,128    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                75 out of   1,080    6%
    Number used as ILOGICE1s:                   75
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                35 out of   1,080    3%
    Number used as OLOGICE1s:                   35
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               2 out of      54    3%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            5 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              8 out of      36   22%
  Number of IBUFDS_GTXE1s:                       2 out of      18   11%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           1 out of      18    5%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       1 out of       4   25%

Average Fanout of Non-Clock Nets:                3.51

Peak Memory Usage:  1876 MB
Total REAL time to MAP completion:  4 mins 52 secs 
Total CPU time to MAP completion (all processors):   5 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
