<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>lz4CompressEngineRun</TopModelName>
        <TargetClockPeriod>16.00</TargetClockPeriod>
        <ClockUncertainty>1.60</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.241</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>lz4_compress_test.cpp:65</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>108</BRAM_18K>
            <FF>4142</FF>
            <LUT>7614</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>inStream_dout</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_empty_n</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_read</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_din</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_full_n</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_write</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_din</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_full_n</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_write</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_din</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_full_n</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_write</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit</name>
            <Object>max_lit_limit</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_ap_vld</name>
            <Object>max_lit_limit</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_size</name>
            <Object>input_size</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>core_idx</name>
            <Object>core_idx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>lz4CompressEngineRun</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>lzCompress_6_4_65536_6_1_4096_64_U0</InstName>
                    <ModuleName>lzCompress_6_4_65536_6_1_4096_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_50_1_fu_190</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_50_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>190</ID>
                            <BindInstances>icmp_ln50_fu_186_p2 add_ln50_fu_192_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_main_loop_fu_206</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_main_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>206</ID>
                            <BindInstances>icmp_ln56_fu_501_p2 xor_ln72_fu_561_p2 xor_ln72_1_fu_571_p2 h_fu_581_p2 xor_ln93_fu_675_p2 valid_ep_fu_680_p2 e0_fu_750_p2 e1_fu_755_p2 e2_fu_760_p2 e3_fu_765_p2 e4_fu_770_p2 e5_fu_775_p2 or_ln112_fu_780_p2 xor_ln112_fu_786_p2 or_ln112_1_fu_796_p2 select_ln112_fu_802_p3 or_ln112_2_fu_810_p2 select_ln112_1_fu_816_p3 select_ln112_2_fu_828_p3 select_ln112_3_fu_836_p3 len_fu_844_p3 icmp_ln116_fu_864_p2 sub_ln117_fu_874_p2 icmp_ln117_fu_890_p2 add_ln118_fu_900_p2 icmp_ln118_fu_906_p2 icmp_ln119_fu_912_p2 xor_ln119_fu_917_p2 and_ln118_fu_923_p2 select_ln118_fu_929_p3 and_ln117_fu_937_p2 and_ln117_1_fu_943_p2 and_ln117_2_fu_949_p2 len_12_fu_955_p3 icmp_ln127_fu_2488_p2 add_ln129_fu_2493_p2 xor_ln93_2_fu_971_p2 valid_ep_1_fu_976_p2 e0_1_fu_1052_p2 e1_1_fu_1057_p2 e2_1_fu_1062_p2 e3_1_fu_1067_p2 e4_1_fu_1072_p2 e5_1_fu_1077_p2 or_ln112_3_fu_1082_p2 xor_ln112_1_fu_1088_p2 or_ln112_4_fu_1098_p2 select_ln112_5_fu_1104_p3 or_ln112_5_fu_1112_p2 select_ln112_6_fu_1118_p3 select_ln112_7_fu_1130_p3 select_ln112_8_fu_1138_p3 len_2_fu_1146_p3 icmp_ln116_1_fu_1166_p2 sub_ln117_1_fu_1176_p2 icmp_ln117_1_fu_1192_p2 add_ln118_1_fu_1202_p2 icmp_ln118_1_fu_1208_p2 icmp_ln119_1_fu_1214_p2 xor_ln119_1_fu_1219_p2 and_ln118_1_fu_1225_p2 select_ln118_1_fu_1231_p3 and_ln117_3_fu_1239_p2 and_ln117_4_fu_1245_p2 and_ln117_5_fu_1251_p2 len_13_fu_1257_p3 icmp_ln127_1_fu_1265_p2 best_len_2_fu_2507_p3 xor_ln93_4_fu_1279_p2 valid_ep_2_fu_1284_p2 e0_2_fu_1360_p2 e1_2_fu_1365_p2 e2_2_fu_1370_p2 e3_2_fu_1375_p2 e4_2_fu_1380_p2 e5_2_fu_1385_p2 or_ln112_6_fu_1390_p2 xor_ln112_2_fu_1396_p2 or_ln112_7_fu_1406_p2 select_ln112_10_fu_1412_p3 or_ln112_8_fu_1420_p2 select_ln112_11_fu_1426_p3 select_ln112_12_fu_1438_p3 select_ln112_13_fu_1446_p3 len_4_fu_1454_p3 icmp_ln116_2_fu_1474_p2 sub_ln117_2_fu_1484_p2 icmp_ln117_2_fu_1500_p2 add_ln118_2_fu_1510_p2 icmp_ln118_2_fu_1516_p2 icmp_ln119_2_fu_1522_p2 xor_ln119_2_fu_1527_p2 and_ln118_2_fu_1533_p2 select_ln118_2_fu_1539_p3 and_ln117_6_fu_1547_p2 and_ln117_7_fu_1553_p2 and_ln117_8_fu_1559_p2 len_14_fu_1565_p3 icmp_ln127_2_fu_2521_p2 best_len_4_fu_2526_p3 xor_ln93_6_fu_1581_p2 valid_ep_3_fu_1586_p2 e0_3_fu_1662_p2 e1_3_fu_1667_p2 e2_3_fu_1672_p2 e3_3_fu_1677_p2 e4_3_fu_1682_p2 e5_3_fu_1687_p2 or_ln112_9_fu_1692_p2 xor_ln112_3_fu_1698_p2 or_ln112_10_fu_1708_p2 select_ln112_15_fu_1714_p3 or_ln112_11_fu_1722_p2 select_ln112_16_fu_1728_p3 select_ln112_17_fu_1740_p3 select_ln112_18_fu_1748_p3 len_6_fu_1756_p3 icmp_ln116_3_fu_1776_p2 sub_ln117_3_fu_1786_p2 icmp_ln117_3_fu_1802_p2 add_ln118_3_fu_1812_p2 icmp_ln118_3_fu_1818_p2 icmp_ln119_3_fu_1824_p2 xor_ln119_3_fu_1829_p2 and_ln118_3_fu_1835_p2 select_ln118_3_fu_1841_p3 and_ln117_9_fu_1849_p2 and_ln117_10_fu_1855_p2 and_ln117_11_fu_1861_p2 len_15_fu_1867_p3 icmp_ln127_3_fu_2542_p2 best_len_6_fu_2547_p3 xor_ln93_8_fu_1883_p2 valid_ep_4_fu_1888_p2 e0_4_fu_1964_p2 e1_4_fu_1969_p2 e2_4_fu_1974_p2 e3_4_fu_1979_p2 e4_4_fu_1984_p2 e5_4_fu_1989_p2 or_ln112_12_fu_1994_p2 xor_ln112_4_fu_2000_p2 or_ln112_13_fu_2010_p2 select_ln112_20_fu_2016_p3 or_ln112_14_fu_2024_p2 select_ln112_21_fu_2030_p3 select_ln112_22_fu_2042_p3 select_ln112_23_fu_2050_p3 len_8_fu_2058_p3 icmp_ln116_4_fu_2078_p2 sub_ln117_4_fu_2088_p2 icmp_ln117_4_fu_2104_p2 add_ln118_4_fu_2114_p2 icmp_ln118_4_fu_2120_p2 icmp_ln119_4_fu_2126_p2 xor_ln119_4_fu_2131_p2 and_ln118_4_fu_2137_p2 select_ln118_4_fu_2143_p3 and_ln117_12_fu_2151_p2 and_ln117_13_fu_2157_p2 and_ln117_14_fu_2163_p2 len_16_fu_2169_p3 icmp_ln127_4_fu_2554_p2 best_len_8_fu_2568_p3 xor_ln93_10_fu_2185_p2 valid_ep_5_fu_2190_p2 e0_5_fu_2266_p2 e1_5_fu_2271_p2 e2_5_fu_2276_p2 e3_5_fu_2281_p2 e4_5_fu_2286_p2 e5_5_fu_2291_p2 or_ln112_15_fu_2296_p2 xor_ln112_5_fu_2302_p2 or_ln112_16_fu_2312_p2 select_ln112_25_fu_2318_p3 or_ln112_17_fu_2326_p2 select_ln112_26_fu_2332_p3 select_ln112_27_fu_2344_p3 select_ln112_28_fu_2352_p3 len_10_fu_2360_p3 icmp_ln116_5_fu_2380_p2 sub_ln117_5_fu_2390_p2 icmp_ln117_5_fu_2406_p2 add_ln118_5_fu_2416_p2 icmp_ln118_5_fu_2422_p2 icmp_ln119_5_fu_2428_p2 xor_ln119_5_fu_2433_p2 and_ln118_5_fu_2439_p2 select_ln118_5_fu_2445_p3 and_ln117_15_fu_2453_p2 and_ln117_16_fu_2459_p2 and_ln117_17_fu_2465_p2 len_17_fu_2471_p3 icmp_ln127_5_fu_2575_p2 select_ln127_fu_2589_p3 or_ln127_fu_2597_p2 select_ln127_1_fu_2603_p3 or_ln127_1_fu_2658_p2 select_ln127_2_fu_2611_p3 sub_ln127_fu_2618_p2 or_ln127_2_fu_2624_p2 select_ln127_3_fu_2629_p3 sub_ln127_1_fu_2637_p2 or_ln127_3_fu_2662_p2 select_ln127_4_fu_2643_p3 select_ln127_5_fu_2667_p3 best_len_10_fu_2651_p3 i_2_fu_507_p2 dict_U epv_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_141_5_fu_232</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_141_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>icmp_ln141_fu_111_p2 sparsemux_11_3_8_1_1_U29 add_ln141_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_145_6_fu_243</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_145_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>243</ID>
                            <BindInstances>icmp_ln145_fu_69_p2 l_2_fu_75_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln29_fu_251_p2 add_ln44_fu_269_p2 xor_ln43_fu_275_p2 sub_fu_335_p2 icmp_ln56_fu_348_p2 select_ln46_fu_414_p3 select_ln46_1_fu_422_p3 select_ln46_2_fu_430_p3 select_ln46_3_fu_438_p3 select_ln46_4_fu_446_p3 icmp_ln150_fu_378_p2 or_ln150_fu_496_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lzBestMatchFilter_6_65536_U0</InstName>
                    <ModuleName>lzBestMatchFilter_6_65536_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>140</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzBestMatchFilter_6_65536_Pipeline_VITIS_LOOP_24_1_fu_138</InstName>
                            <ModuleName>lzBestMatchFilter_6_65536_Pipeline_VITIS_LOOP_24_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>138</ID>
                            <BindInstances>icmp_ln24_fu_222_p2 add_ln24_fu_228_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzBestMatchFilter_6_65536_Pipeline_main_loop_fu_156</InstName>
                            <ModuleName>lzBestMatchFilter_6_65536_Pipeline_main_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <BindInstances>icmp_ln30_fu_249_p2 better_fu_305_p2 add_ln44_fu_319_p2 icmp_ln44_fu_325_p2 add_ln44_1_fu_339_p2 icmp_ln44_1_fu_345_p2 add_ln44_2_fu_359_p2 icmp_ln44_2_fu_365_p2 add_ln44_3_fu_379_p2 icmp_ln44_3_fu_385_p2 add_ln44_4_fu_399_p2 icmp_ln44_4_fu_405_p2 or_ln44_fu_411_p2 or_ln44_1_fu_417_p2 or_ln44_2_fu_423_p2 or_ln44_3_fu_429_p2 better_1_fu_435_p2 bestMatchStream_din i_8_fu_255_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzBestMatchFilter_6_65536_Pipeline_tail_fu_177</InstName>
                            <ModuleName>lzBestMatchFilter_6_65536_Pipeline_tail</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>177</ID>
                            <BindInstances>icmp_ln51_fu_113_p2 add_ln51_fu_119_p2 sparsemux_13_3_32_1_1_U71</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln19_fu_189_p2 icmp_ln30_fu_243_p2 select_ln21_fu_312_p3 select_ln21_1_fu_320_p3 select_ln21_2_fu_328_p3 select_ln21_3_fu_336_p3 select_ln21_4_fu_344_p3 select_ln21_5_fu_352_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lzBooster_255_16384_64_U0</InstName>
                    <ModuleName>lzBooster_255_16384_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>148</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzBooster_255_16384_64_Pipeline_main_loop_fu_77</InstName>
                            <ModuleName>lzBooster_255_16384_64_Pipeline_main_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>77</ID>
                            <BindInstances>his_U icmp_ln75_fu_251_p2 i_6_fu_257_p2 boostFlag_fu_302_p2 icmp_ln88_fu_326_p2 skip_5_fu_332_p2 icmp_ln91_fu_354_p2 icmp_ln91_1_fu_360_p2 and_ln91_fu_365_p2 and_ln91_1_fu_371_p2 match_loc_5_fu_380_p2 outFlag_fu_389_p2 icmp_ln98_fu_394_p2 skip_6_fu_404_p2 skip_7_fu_409_p3 match_len_3_fu_496_p2 match_loc_4_fu_502_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzBooster_255_16384_64_Pipeline_tail_fu_87</InstName>
                            <ModuleName>lzBooster_255_16384_64_Pipeline_tail</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                            <BindInstances>icmp_ln113_fu_70_p2 i_4_fu_76_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln63_fu_95_p2 sub_fu_101_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lz4Compress_4096_1_U0</InstName>
                    <ModuleName>lz4Compress_4096_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>156</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>lz4CompressPart1_4096_1_U0</InstName>
                            <ModuleName>lz4CompressPart1_4096_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138</InstName>
                                    <ModuleName>lz4CompressPart1_4096_1_Pipeline_lz4_divide</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>138</ID>
                                    <BindInstances>icmp_ln50_fu_174_p2 icmp_ln53_fu_179_p2 icmp_ln59_fu_219_p2 icmp_ln75_fu_225_p2 lit_count_3_fu_236_p2 add_ln67_fu_278_p2 select_ln75_fu_252_p3 i_11_fu_264_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln43_fu_153_p2 sub_fu_159_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>lz4CompressPart2_U0</InstName>
                            <ModuleName>lz4CompressPart2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91</InstName>
                                    <ModuleName>lz4CompressPart2_Pipeline_lz4_compress</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>91</ID>
                                    <BindInstances>icmp_ln144_fu_327_p2 xor_ln144_fu_332_p2 or_ln144_fu_338_p2 select_ln251_fu_374_p3 readOffsetFlag_3_fu_382_p2 write_lit_length_4_fu_403_p2 icmp_ln236_fu_409_p2 select_ln237_fu_415_p3 next_state_7_fu_423_p3 readOffsetFlag_2_fu_435_p2 lit_len_ge_255_fu_452_p2 outValue_2_fu_462_p3 lit_length_9_fu_470_p2 lit_length_10_fu_476_p3 select_ln108_fu_484_p3 add_ln168_1_fu_526_p2 icmp_ln170_fu_542_p2 icmp_ln170_1_fu_548_p2 is_special_end_fu_554_p2 or_ln171_fu_560_p2 is_normal_end_fu_566_p2 inIdx_5_fu_572_p3 or_ln179_fu_579_p2 lit_ending_3_fu_585_p2 lit_len_ge_15_fu_591_p2 lit_len_gt_0_fu_597_p2 select_ln185_fu_613_p3 select_ln184_fu_621_p3 lit_length_7_fu_629_p2 lit_length_8_fu_635_p3 select_ln186_1_fu_643_p3 next_state_6_fu_651_p3 match_len_ge_15_fu_663_p2 select_ln203_fu_673_p3 add_ln205_fu_689_p2 match_length_8_fu_695_p3 match_offset_plus_one_1_fu_703_p2 match_len_ge_255_fu_749_p2 outValue_fu_759_p3 match_length_5_fu_767_p2 match_length_6_fu_773_p3 next_state_5_fu_781_p3 readOffsetFlag_1_fu_789_p2 icmp_ln269_fu_806_p2 compressedSize_2_fu_811_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>lit_outStream_U lenOffset_Stream_U input_size_c_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>compressdStream_U input_size_c2_U bestMatchStream_U input_size_c1_U boosterStream_U input_size_c_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_50_1</Name>
            <Loops>
                <VITIS_LOOP_50_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_1>
                        <Name>VITIS_LOOP_50_1</Name>
                        <Slack>14.40</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_50_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_50_1>
                            <Name>VITIS_LOOP_50_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:50</SourceLocation>
                        </VITIS_LOOP_50_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>89</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_186_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_192_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_main_loop</Name>
            <Loops>
                <main_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>14.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <main_loop>
                        <Name>main_loop</Name>
                        <Slack>14.40</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </main_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <main_loop>
                            <Name>main_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:60</SourceLocation>
                        </main_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>98</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>35</UTIL_BRAM>
                    <FF>884</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2638</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln56_fu_501_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln72_fu_561_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln72_1_fu_571_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln72_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="h_fu_581_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_675_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="valid_ep_fu_680_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="valid_ep" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e0_fu_750_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="e0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e1_fu_755_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="e1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e2_fu_760_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="e2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e3_fu_765_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="e3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e4_fu_770_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="e4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e5_fu_775_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="e5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_780_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_786_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_1_fu_796_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_802_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_2_fu_810_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_1_fu_816_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_2_fu_828_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_3_fu_836_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_fu_844_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="len" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln116_fu_864_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_fu_874_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln117_fu_890_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_900_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln118_fu_906_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln119_fu_912_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln119_fu_917_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln118_fu_923_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_fu_929_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_fu_937_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_1_fu_943_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_2_fu_949_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_12_fu_955_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="len_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln127_fu_2488_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_2493_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_2_fu_971_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="valid_ep_1_fu_976_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="valid_ep_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e0_1_fu_1052_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="e0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e1_1_fu_1057_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="e1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e2_1_fu_1062_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="e2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e3_1_fu_1067_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="e3_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e4_1_fu_1072_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="e4_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e5_1_fu_1077_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="e5_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_3_fu_1082_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_1_fu_1088_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_4_fu_1098_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_5_fu_1104_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_5_fu_1112_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_6_fu_1118_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_7_fu_1130_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_8_fu_1138_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_2_fu_1146_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="len_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln116_1_fu_1166_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_1_fu_1176_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln117_1_fu_1192_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_1202_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln118_1_fu_1208_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln119_1_fu_1214_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln119_1_fu_1219_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln119_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln118_1_fu_1225_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln118_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_1_fu_1231_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln118_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_3_fu_1239_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_4_fu_1245_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_5_fu_1251_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_13_fu_1257_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="len_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln127_1_fu_1265_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="best_len_2_fu_2507_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="best_len_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_4_fu_1279_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="valid_ep_2_fu_1284_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="valid_ep_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e0_2_fu_1360_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="e0_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e1_2_fu_1365_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="e1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e2_2_fu_1370_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="e2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e3_2_fu_1375_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="e3_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e4_2_fu_1380_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="e4_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e5_2_fu_1385_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="e5_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_6_fu_1390_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_2_fu_1396_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_7_fu_1406_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_10_fu_1412_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_8_fu_1420_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_11_fu_1426_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_12_fu_1438_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_13_fu_1446_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_4_fu_1454_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="len_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln116_2_fu_1474_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_2_fu_1484_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln117_2_fu_1500_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_2_fu_1510_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln118_2_fu_1516_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln119_2_fu_1522_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln119_2_fu_1527_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln119_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln118_2_fu_1533_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln118_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_2_fu_1539_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln118_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_6_fu_1547_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_7_fu_1553_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_8_fu_1559_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_14_fu_1565_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="len_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln127_2_fu_2521_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="best_len_4_fu_2526_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="best_len_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_6_fu_1581_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="valid_ep_3_fu_1586_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="valid_ep_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e0_3_fu_1662_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="e0_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e1_3_fu_1667_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="e1_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e2_3_fu_1672_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="e2_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e3_3_fu_1677_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="e3_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e4_3_fu_1682_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="e4_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e5_3_fu_1687_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="e5_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_9_fu_1692_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_3_fu_1698_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_10_fu_1708_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_15_fu_1714_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_11_fu_1722_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_16_fu_1728_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_17_fu_1740_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_18_fu_1748_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_6_fu_1756_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="len_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln116_3_fu_1776_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_3_fu_1786_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln117_3_fu_1802_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_3_fu_1812_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln118_3_fu_1818_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln119_3_fu_1824_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln119_3_fu_1829_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln119_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln118_3_fu_1835_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln118_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_3_fu_1841_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln118_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_9_fu_1849_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_10_fu_1855_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_11_fu_1861_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_15_fu_1867_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="len_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln127_3_fu_2542_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="best_len_6_fu_2547_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="best_len_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_8_fu_1883_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="valid_ep_4_fu_1888_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="valid_ep_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e0_4_fu_1964_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="e0_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e1_4_fu_1969_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="e1_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e2_4_fu_1974_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="e2_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e3_4_fu_1979_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="e3_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e4_4_fu_1984_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="e4_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e5_4_fu_1989_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="e5_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_12_fu_1994_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_4_fu_2000_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_13_fu_2010_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_20_fu_2016_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_14_fu_2024_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_21_fu_2030_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_22_fu_2042_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_23_fu_2050_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_8_fu_2058_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="len_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln116_4_fu_2078_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_4_fu_2088_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln117_4_fu_2104_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_4_fu_2114_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln118_4_fu_2120_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln119_4_fu_2126_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln119_4_fu_2131_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln119_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln118_4_fu_2137_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln118_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_4_fu_2143_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln118_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_12_fu_2151_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_13_fu_2157_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_14_fu_2163_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_16_fu_2169_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="len_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln127_4_fu_2554_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="best_len_8_fu_2568_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="best_len_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_10_fu_2185_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="valid_ep_5_fu_2190_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="valid_ep_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e0_5_fu_2266_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="e0_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e1_5_fu_2271_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="e1_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e2_5_fu_2276_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="e2_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="e3_5_fu_2281_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="e3_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e4_5_fu_2286_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="e4_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="e5_5_fu_2291_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="e5_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_15_fu_2296_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_5_fu_2302_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_16_fu_2312_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_25_fu_2318_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_17_fu_2326_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_26_fu_2332_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_27_fu_2344_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_28_fu_2352_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_10_fu_2360_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="len_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln116_5_fu_2380_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_5_fu_2390_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln117_5_fu_2406_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_5_fu_2416_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln118_5_fu_2422_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln119_5_fu_2428_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln119_5_fu_2433_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln119_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln118_5_fu_2439_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln118_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln118_5_fu_2445_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln118_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_15_fu_2453_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_16_fu_2459_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_17_fu_2465_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="len_17_fu_2471_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="len_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln127_5_fu_2575_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_fu_2589_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_fu_2597_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_1_fu_2603_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_1_fu_2658_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln127_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_2_fu_2611_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln127_fu_2618_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_2_fu_2624_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln127_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_3_fu_2629_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln127_1_fu_2637_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln127_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_3_fu_2662_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln127_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_4_fu_2643_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_5_fu_2667_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="best_len_10_fu_2651_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="best_len_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_507_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="96" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="dict_U" SOURCE="" STORAGESIZE="432 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="dict" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="epv_U" SOURCE="" STORAGESIZE="6 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="epv" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_141_5</Name>
            <Loops>
                <VITIS_LOOP_141_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_141_5>
                        <Name>VITIS_LOOP_141_5</Name>
                        <Slack>14.40</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_141_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_141_5>
                            <Name>VITIS_LOOP_141_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:141</SourceLocation>
                        </VITIS_LOOP_141_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_111_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_8_1_1_U29" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="v" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_145_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_145_6</Name>
            <Loops>
                <VITIS_LOOP_145_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>7.026</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.056 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.056 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.056 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_145_6>
                        <Name>VITIS_LOOP_145_6</Name>
                        <Slack>14.40</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>1.024 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_145_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_145_6>
                            <Name>VITIS_LOOP_145_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:145</SourceLocation>
                        </VITIS_LOOP_145_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_69_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="l_2_fu_75_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="l_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_4096_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>14.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:29</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>98</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>35</UTIL_BRAM>
                    <FF>1219</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3266</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_251_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_269_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_fu_275_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_335_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln56_fu_348_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_414_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_1_fu_422_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_2_fu_430_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_3_fu_438_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_4_fu_446_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln150_fu_378_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_fu_496_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln150" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_Pipeline_VITIS_LOOP_24_1</Name>
            <Loops>
                <VITIS_LOOP_24_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.128 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1>
                        <Name>VITIS_LOOP_24_1</Name>
                        <Slack>14.40</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>96.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_24_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:24</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1>
                            <Name>VITIS_LOOP_24_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:24</SourceLocation>
                        </VITIS_LOOP_24_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>393</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_222_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_228_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_Pipeline_main_loop</Name>
            <Loops>
                <main_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>10.689</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <main_loop>
                        <Name>main_loop</Name>
                        <Slack>14.40</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </main_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <main_loop>
                            <Name>main_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:30</SourceLocation>
                        </main_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>229</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln30_fu_249_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="better_fu_305_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="better" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_319_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln44_fu_325_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_339_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln44_1_fu_345_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_359_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln44_2_fu_365_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_3_fu_379_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln44_3_fu_385_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_4_fu_399_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln44_4_fu_405_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_fu_411_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_1_fu_417_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_2_fu_423_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_3_fu_429_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="or" PRAGMA="" RTLNAME="better_1_fu_435_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="better_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="bestMatchStream_din" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="outv_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_255_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_Pipeline_tail</Name>
            <Loops>
                <tail/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.128 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tail>
                        <Name>tail</Name>
                        <Slack>14.40</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>96.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tail>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:51</SourceLocation>
                    <SummaryOfLoopViolations>
                        <tail>
                            <Name>tail</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:51</SourceLocation>
                        </tail>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="tail" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_113_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tail" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_119_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="tail" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_32_1_1_U71" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="p_0" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>10.689</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:19</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>898</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>961</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_189_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln30_fu_243_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_312_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_1_fu_320_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_2_fu_328_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_3_fu_336_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_4_fu_344_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_5_fu_352_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21_5" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_Pipeline_main_loop</Name>
            <Loops>
                <main_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>6.945</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <main_loop>
                        <Name>main_loop</Name>
                        <Slack>14.40</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </main_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <main_loop>
                            <Name>main_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:89</SourceLocation>
                        </main_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>390</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>656</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="his_U" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:65" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="his" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_251_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_257_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="boostFlag_fu_302_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="boostFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_326_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="skip_5_fu_332_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln91_fu_354_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_1_fu_360_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln91_fu_365_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln91_1_fu_371_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln91_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="match_loc_5_fu_380_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="match_loc_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="setne" PRAGMA="" RTLNAME="outFlag_fu_389_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="outFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_fu_394_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="skip_6_fu_404_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="main_loop" OPTYPE="select" PRAGMA="" RTLNAME="skip_7_fu_409_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="match_len_3_fu_496_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="match_loc_4_fu_502_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="match_loc_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_Pipeline_tail</Name>
            <Loops>
                <tail/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.056 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.056 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.056 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tail>
                        <Name>tail</Name>
                        <Slack>14.40</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>1.024 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tail>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <tail>
                            <Name>tail</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:113</SourceLocation>
                        </tail>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="tail" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_70_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tail" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_76_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:63</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>475</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>957</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_95_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_101_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart1_4096_1_Pipeline_lz4_divide</Name>
            <Loops>
                <lz4_divide/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>6.101</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz4_divide>
                        <Name>lz4_divide</Name>
                        <Slack>14.40</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz4_divide>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz4_divide>
                            <Name>lz4_divide</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:75</SourceLocation>
                        </lz4_divide>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>327</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln50_fu_174_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln53_fu_179_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_219_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_fu_225_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="lit_count_3_fu_236_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_count_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_278_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_divide" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_252_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_264_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart1_4096_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>9.735</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:43</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>305</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>578</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_153_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_159_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart2_Pipeline_lz4_compress</Name>
            <Loops>
                <lz4_compress/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>14.048</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz4_compress>
                        <Name>lz4_compress</Name>
                        <Slack>14.40</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz4_compress>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz4_compress>
                            <Name>lz4_compress</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:258</SourceLocation>
                        </lz4_compress>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>252</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1088</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln144_fu_327_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln144_fu_332_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln144_fu_338_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln251_fu_374_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="readOffsetFlag_3_fu_382_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="write_lit_length_4_fu_403_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="write_lit_length_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln236_fu_409_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln237_fu_415_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="next_state_7_fu_423_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="and" PRAGMA="" RTLNAME="readOffsetFlag_2_fu_435_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="lit_len_ge_255_fu_452_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_ge_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="outValue_2_fu_462_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_9_fu_470_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_10_fu_476_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_fu_484_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_526_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_542_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_1_fu_548_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="and" PRAGMA="" RTLNAME="is_special_end_fu_554_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="is_special_end" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln171_fu_560_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="is_normal_end_fu_566_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="is_normal_end" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="inIdx_5_fu_572_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="inIdx_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln179_fu_579_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="lit_ending_3_fu_585_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_ending_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="lit_len_ge_15_fu_591_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_ge_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setne" PRAGMA="" RTLNAME="lit_len_gt_0_fu_597_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_gt_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln185_fu_613_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln184_fu_621_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_7_fu_629_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_8_fu_635_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_1_fu_643_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="next_state_6_fu_651_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="match_len_ge_15_fu_663_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_ge_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln203_fu_673_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_689_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_8_fu_695_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_plus_one_1_fu_703_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_plus_one_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="match_len_ge_255_fu_749_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_ge_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="outValue_fu_759_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_length_5_fu_767_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_6_fu_773_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="next_state_5_fu_781_p3" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="readOffsetFlag_1_fu_789_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln269_fu_806_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="compressedSize_2_fu_811_p2" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="compressedSize_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>14.048</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>290</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1208</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>lz4Compress_4096_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>14.048</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:302</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>956</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2027</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lit_outStream_U" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:302" STORAGESIZE="8 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="lit_outStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lenOffset_Stream_U" SOURCE="D:/Desktop/hls/data/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:303" STORAGESIZE="64 32 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="lenOffset_Stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressEngineRun</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>16.00</TargetClockPeriod>
                    <ClockUncertainty>1.60</ClockUncertainty>
                    <EstimatedClockPeriod>14.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lz4_compress_test.cpp:65</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>108</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>38</UTIL_BRAM>
                    <FF>4142</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>7618</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="compressdStream_U" SOURCE="lz4_compress_test.cpp:54" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="compressdStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c2_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bestMatchStream_U" SOURCE="lz4_compress_test.cpp:55" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bestMatchStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c1_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="boosterStream_U" SOURCE="lz4_compress_test.cpp:56" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="boosterStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE="lz4_compress_test.cpp:65" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>lit_outStream_U</Name>
            <ParentInst>lz4Compress_4096_1_U0</ParentInst>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>lenOffset_Stream_U</Name>
            <ParentInst>lz4Compress_4096_1_U0</ParentInst>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>compressdStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bestMatchStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>boosterStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile pragma_strict_mode="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="inStream" index="0" direction="in" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="inStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4Out" index="1" direction="out" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="lz4Out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4Out_eos" index="2" direction="out" srcType="stream&lt;bool, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="lz4Out_eos" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4OutSize" index="3" direction="out" srcType="stream&lt;unsigned int, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="lz4OutSize" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="max_lit_limit" index="4" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="max_lit_limit" name="max_lit_limit" usage="data" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_ap_vld" name="max_lit_limit_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_size" index="5" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_size" name="input_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="core_idx" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="core_idx" name="core_idx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="inStream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="8" portPrefix="inStream_">
            <portMaps>
                <portMap portMapName="inStream_dout">RD_DATA</portMap>
                <portMap portMapName="inStream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="inStream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>inStream_dout</port>
                <port>inStream_empty_n</port>
                <port>inStream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="inStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4Out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="8" portPrefix="lz4Out_">
            <portMaps>
                <portMap portMapName="lz4Out_din">WR_DATA</portMap>
                <portMap portMapName="lz4Out_full_n">FULL_N</portMap>
                <portMap portMapName="lz4Out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4Out_din</port>
                <port>lz4Out_full_n</port>
                <port>lz4Out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4Out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4Out_eos" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="1" portPrefix="lz4Out_eos_">
            <portMaps>
                <portMap portMapName="lz4Out_eos_din">WR_DATA</portMap>
                <portMap portMapName="lz4Out_eos_full_n">FULL_N</portMap>
                <portMap portMapName="lz4Out_eos_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4Out_eos_din</port>
                <port>lz4Out_eos_full_n</port>
                <port>lz4Out_eos_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4Out_eos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4OutSize" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="lz4OutSize_">
            <portMaps>
                <portMap portMapName="lz4OutSize_din">WR_DATA</portMap>
                <portMap portMapName="lz4OutSize_full_n">FULL_N</portMap>
                <portMap portMapName="lz4OutSize_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4OutSize_din</port>
                <port>lz4OutSize_full_n</port>
                <port>lz4OutSize_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4OutSize"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="max_lit_limit">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_size" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_size">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_size</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="core_idx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="core_idx">DATA</portMap>
            </portMaps>
            <ports>
                <port>core_idx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="core_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="inStream">in, 8</column>
                    <column name="lz4Out">out, 8</column>
                    <column name="lz4OutSize">out, 32</column>
                    <column name="lz4Out_eos">out, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="core_idx">ap_none, in, 32</column>
                    <column name="input_size">ap_none, in, 32</column>
                    <column name="max_lit_limit">ap_vld, out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inStream">in, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="lz4Out">out, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="lz4Out_eos">out, stream&lt;bool 0&gt;&amp;</column>
                    <column name="lz4OutSize">out, stream&lt;unsigned int 0&gt;&amp;</column>
                    <column name="max_lit_limit">out, unsigned int*</column>
                    <column name="input_size">in, unsigned int</column>
                    <column name="core_idx">in, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="inStream">inStream, interface</column>
                    <column name="lz4Out">lz4Out, interface</column>
                    <column name="lz4Out_eos">lz4Out_eos, interface</column>
                    <column name="lz4OutSize">lz4OutSize, interface</column>
                    <column name="max_lit_limit">max_lit_limit, port</column>
                    <column name="max_lit_limit">max_lit_limit_ap_vld, port</column>
                    <column name="input_size">input_size, port</column>
                    <column name="core_idx">core_idx, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../../include/hw/compress_utils.hpp:42" status="valid" parentFunction="countsetbits" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../include/hw/lz4_compress.hpp:42" status="valid" parentFunction="lz4compresspart1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz4_compress.hpp:51" status="valid" parentFunction="lz4compresspart1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../include/hw/lz4_compress.hpp:100" status="valid" parentFunction="lz4compresspart2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../include/hw/lz4_compress.hpp:145" status="valid" parentFunction="lz4compresspart2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz4_compress.hpp:146" status="warning" parentFunction="lz4compresspart2" variable="match_offset" isDirective="0" options="variable=match_offset inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'match_offset'."/>
        </Pragma>
        <Pragma type="dependence" location="../../include/hw/lz4_compress.hpp:147" status="warning" parentFunction="lz4compresspart2" variable="lit_length" isDirective="0" options="variable=lit_length inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'lit_length'."/>
        </Pragma>
        <Pragma type="dependence" location="../../include/hw/lz4_compress.hpp:148" status="warning" parentFunction="lz4compresspart2" variable="match_length" isDirective="0" options="variable=match_length inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'match_length'."/>
        </Pragma>
        <Pragma type="inline" location="../../include/hw/lz4_compress.hpp:301" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="off"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:304" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lit_outStream depth = MAX_LIT_COUNT"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:305" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lenOffset_Stream depth = c_gmemBurstSize"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:306" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lenOffset_Stream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:308" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../include/hw/lz4_compress.hpp:325" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="off"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:329" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = compressdStream depth = 32"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:330" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = bestMatchStream depth = 32"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:331" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = boosterStream depth = 64"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:332" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = compressdStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:333" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = bestMatchStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:334" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = boosterStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:336" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../include/hw/lz4_compress.hpp:353" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="off"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:357" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStreamEos depth = 2"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:358" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = inStream depth = c_gmemBurstSize"/>
        <Pragma type="stream" location="../../include/hw/lz4_compress.hpp:359" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStream depth = c_gmemBurstSize"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:360" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStreamEos type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:361" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = inStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../../include/hw/lz4_compress.hpp:362" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/lz4_compress.hpp:366" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz4_compress.hpp:371" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../include/hw/lz4_compress.hpp:385" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:395" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = input_block_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:396" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = input_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:397" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = output_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:398" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = output_block_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/lz4_compress.hpp:399" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = max_lit_limit dim = 0 complete"/>
        <Pragma type="pipeline" location="../../include/hw/lz4_compress.hpp:406" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz4_compress.hpp:436" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../include/hw/lz_compress.hpp:23" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_compress.hpp:40" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict type = ram_2p impl = bram"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_compress.hpp:41" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = epv type = ram_2p impl = bram"/>
        <Pragma type="array_partition" location="../../include/hw/lz_compress.hpp:47" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = win complete"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:51" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:57" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_compress.hpp:58" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict inter false"/>
        <Pragma type="dependence" location="../../include/hw/lz_compress.hpp:59" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = epv inter false"/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:63" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:79" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_compress.hpp:92" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:142" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_compress.hpp:146" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../include/hw/lz_compress.hpp:159" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../include/hw/lz_optional.hpp:18" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../include/hw/lz_optional.hpp:22" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="variable = win complete"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:25" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:31" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/lz_optional.hpp:34" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/lz_optional.hpp:42" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:52" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../include/hw/lz_optional.hpp:62" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../../include/hw/lz_optional.hpp:66" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = his type = ram_2p impl = bram"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:76" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../include/hw/lz_optional.hpp:77" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = his inter false"/>
        <Pragma type="pipeline" location="../../include/hw/lz_optional.hpp:114" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:79" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:80" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:86" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:87" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:88" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:92" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:111" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:125" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:127" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:136" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:179" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:180" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:181" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:184" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:194" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:222" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:254" status="valid" parentFunction="mm2multstreamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:289" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:290" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamVSize depth = 3"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:291" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/mm2s.hpp:293" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:298" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:346" status="valid" parentFunction="mm2singlestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:381" status="valid" parentFunction="mm2streamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:416" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/mm2s.hpp:417" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamVSize depth = 2"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:418" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/mm2s.hpp:420" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:448" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/mm2s.hpp:449" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:455" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:456" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/mm2s.hpp:457" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:461" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:486" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:500" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:502" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/mm2s.hpp:511" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:545" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:579" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:612" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:651" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/mm2s.hpp:698" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:89" status="valid" parentFunction="s2mmaxi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:129" status="valid" parentFunction="stream2mm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:171" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:172" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="variable = base_addr dim = 0 complete"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:176" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:194" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:203" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:239" status="valid" parentFunction="stream2mmupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../../include/hw/s2mm.hpp:290" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../../include/hw/s2mm.hpp:291" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamVSize depth = 2"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:292" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../../include/hw/s2mm.hpp:294" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:297" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:337" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:338" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:339" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:340" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:341" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = burst_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:345" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:346" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:350" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:362" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:364" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:394" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:403" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:442" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:443" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:444" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:445" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:446" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = burst_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../../include/hw/s2mm.hpp:450" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../../include/hw/s2mm.hpp:451" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:455" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:467" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:469" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:500" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/s2mm.hpp:509" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:531" status="valid" parentFunction="s2mmsizewrite" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:537" status="valid" parentFunction="s2mmsizewrite" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:574" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:585" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:616" status="valid" parentFunction="s2mmeosstreamsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:649" status="valid" parentFunction="s2mmwithsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:685" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:722" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:751" status="valid" parentFunction="s2mmsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:775" status="valid" parentFunction="s2mmstreamsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/s2mm.hpp:794" status="valid" parentFunction="s2mm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:53" status="valid" parentFunction="receivebuffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:86" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:149" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:187" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:224" status="valid" parentFunction="bufferdownsizervec" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_downsizer.hpp:229" status="valid" parentFunction="bufferdownsizervec" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:263" status="valid" parentFunction="streamdownsizereos" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:289" status="valid" parentFunction="simplestreamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:315" status="valid" parentFunction="streamdownsizersize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:341" status="valid" parentFunction="streamdownsizersize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:386" status="valid" parentFunction="streamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:422" status="valid" parentFunction="streamdownsizerp2p" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_downsizer.hpp:452" status="valid" parentFunction="streamdownsizerp2pcomp" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:52" status="valid" parentFunction="sendbuffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:86" status="valid" parentFunction="bufferupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:129" status="valid" parentFunction="simpleupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:179" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:231" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_upsizer.hpp:244" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../include/hw/stream_upsizer.hpp:245" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="min = 0 max = c_inBytes"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:286" status="valid" parentFunction="streamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../../include/hw/stream_upsizer.hpp:327" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options="variable = outBuffer_int dim = 1 complete"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:334" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../include/hw/stream_upsizer.hpp:336" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:382" status="valid" parentFunction="upsizer_sizestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../../include/hw/stream_upsizer.hpp:428" status="valid" parentFunction="streamupsizerp2p" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:58" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = compressdStream depth = 8"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:59" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = bestMatchStream depth = 8"/>
        <Pragma type="stream" location="lz4_compress_test.cpp:60" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = boosterStream depth = 8"/>
        <Pragma type="bind_storage" location="lz4_compress_test.cpp:62" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = compressdStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="lz4_compress_test.cpp:63" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = boosterStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="lz4_compress_test.cpp:65" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

