#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov  7 12:22:28 2018
# Process ID: 37275
# Current directory: /group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1/top_level.vdi
# Journal file: /group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/gsd/vivado/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1705.727 ; gain = 463.266 ; free physical = 34037 ; free virtual = 49520
Command: link_design -top top_level -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0.dcp' for cell 'stimulate_gpio'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 315 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0_board.xdc] for cell 'stimulate_gpio/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0_board.xdc] for cell 'stimulate_gpio/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0.xdc] for cell 'stimulate_gpio/U0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0.xdc] for cell 'stimulate_gpio/U0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 156 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

22 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2695.184 ; gain = 989.457 ; free physical = 33066 ; free virtual = 48551
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 33040 ; free virtual = 48525

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9b1ee59e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 33033 ; free virtual = 48518

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32978 ; free virtual = 48485
Phase 1 Generate And Synthesize Debug Cores | Checksum: 18d2b14e3

Time (s): cpu = 00:02:13 ; elapsed = 00:03:49 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32978 ; free virtual = 48486

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 15 inverter(s) to 862 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12e3c8269

Time (s): cpu = 00:02:14 ; elapsed = 00:03:50 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32985 ; free virtual = 48493
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: f2740c1b

Time (s): cpu = 00:02:14 ; elapsed = 00:03:50 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32984 ; free virtual = 48492
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 64 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19889a03f

Time (s): cpu = 00:02:15 ; elapsed = 00:03:51 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32983 ; free virtual = 48491
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 196 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 19889a03f

Time (s): cpu = 00:02:16 ; elapsed = 00:03:52 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32984 ; free virtual = 48492
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: f338460e

Time (s): cpu = 00:02:17 ; elapsed = 00:03:52 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32986 ; free virtual = 48494
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: f338460e

Time (s): cpu = 00:02:17 ; elapsed = 00:03:53 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32986 ; free virtual = 48494
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32986 ; free virtual = 48494
Ending Logic Optimization Task | Checksum: f338460e

Time (s): cpu = 00:02:17 ; elapsed = 00:03:53 . Memory (MB): peak = 2695.184 ; gain = 0.000 ; free physical = 32986 ; free virtual = 48494

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.843 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 9965b400

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4319.633 ; gain = 0.000 ; free physical = 31925 ; free virtual = 47491
Ending Power Optimization Task | Checksum: 9965b400

Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 4319.633 ; gain = 1624.449 ; free physical = 31935 ; free virtual = 47501

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9965b400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4319.633 ; gain = 0.000 ; free physical = 31934 ; free virtual = 47501
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:41 ; elapsed = 00:05:37 . Memory (MB): peak = 4319.633 ; gain = 1624.449 ; free physical = 31934 ; free virtual = 47501
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1/top_level_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4319.633 ; gain = 0.000 ; free physical = 31906 ; free virtual = 47476
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4404.723 ; gain = 85.090 ; free physical = 31792 ; free virtual = 47363
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4404.723 ; gain = 0.000 ; free physical = 31933 ; free virtual = 47504
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 50b12d35

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4404.723 ; gain = 0.000 ; free physical = 31933 ; free virtual = 47504
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4404.723 ; gain = 0.000 ; free physical = 31932 ; free virtual = 47503

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1764b1e7a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4404.723 ; gain = 0.000 ; free physical = 31912 ; free virtual = 47488

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17ec9fc6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4404.723 ; gain = 0.000 ; free physical = 31873 ; free virtual = 47449

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17ec9fc6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4404.723 ; gain = 0.000 ; free physical = 31873 ; free virtual = 47449
Phase 1 Placer Initialization | Checksum: 17ec9fc6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4404.723 ; gain = 0.000 ; free physical = 31873 ; free virtual = 47449

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a6a4bd16

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 4484.762 ; gain = 80.039 ; free physical = 31851 ; free virtual = 47427

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4492.766 ; gain = 0.000 ; free physical = 31786 ; free virtual = 47373

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 22dbd55ed

Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31785 ; free virtual = 47371
Phase 2 Global Placement | Checksum: 290787b0f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31778 ; free virtual = 47365

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 290787b0f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31779 ; free virtual = 47365

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23c6dc087

Time (s): cpu = 00:01:26 ; elapsed = 00:00:53 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31771 ; free virtual = 47358

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25e30a1ed

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31769 ; free virtual = 47355

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a0b8af30

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31769 ; free virtual = 47355

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 277d1bce6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:56 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31762 ; free virtual = 47349

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 2b0b9bc10

Time (s): cpu = 00:01:57 ; elapsed = 00:01:09 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31757 ; free virtual = 47343

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1f86ebe3f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:11 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31756 ; free virtual = 47343

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 290a62e51

Time (s): cpu = 00:02:00 ; elapsed = 00:01:11 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31734 ; free virtual = 47320

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1d7e531d9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:13 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31748 ; free virtual = 47335

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1dddf761a

Time (s): cpu = 00:02:05 ; elapsed = 00:01:13 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31747 ; free virtual = 47334

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1dddf761a

Time (s): cpu = 00:02:05 ; elapsed = 00:01:14 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31751 ; free virtual = 47337
Phase 3 Detail Placement | Checksum: 1dddf761a

Time (s): cpu = 00:02:05 ; elapsed = 00:01:14 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31751 ; free virtual = 47338

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16a058079

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16a058079

Time (s): cpu = 00:02:13 ; elapsed = 00:01:17 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31753 ; free virtual = 47339
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.556. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13a04a8b7

Time (s): cpu = 00:02:13 ; elapsed = 00:01:17 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31753 ; free virtual = 47340
Phase 4.1 Post Commit Optimization | Checksum: 13a04a8b7

Time (s): cpu = 00:02:13 ; elapsed = 00:01:17 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31754 ; free virtual = 47341

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13a04a8b7

Time (s): cpu = 00:02:13 ; elapsed = 00:01:17 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31763 ; free virtual = 47350

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16ac9397a

Time (s): cpu = 00:02:21 ; elapsed = 00:01:24 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31757 ; free virtual = 47344

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19b2cd388

Time (s): cpu = 00:02:21 ; elapsed = 00:01:24 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31757 ; free virtual = 47343
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b2cd388

Time (s): cpu = 00:02:21 ; elapsed = 00:01:24 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31757 ; free virtual = 47343
Ending Placer Task | Checksum: 11b61097e

Time (s): cpu = 00:02:21 ; elapsed = 00:01:24 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31835 ; free virtual = 47422
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:33 . Memory (MB): peak = 4492.766 ; gain = 88.043 ; free physical = 31835 ; free virtual = 47422
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4492.766 ; gain = 0.000 ; free physical = 31808 ; free virtual = 47413
INFO: [Common 17-1381] The checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1/top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4492.766 ; gain = 0.000 ; free physical = 31823 ; free virtual = 47416
INFO: [runtcl-4] Executing : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4492.766 ; gain = 0.000 ; free physical = 31794 ; free virtual = 47387
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4492.766 ; gain = 0.000 ; free physical = 31816 ; free virtual = 47409
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4492.766 ; gain = 0.000 ; free physical = 31815 ; free virtual = 47408
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aa8444f7 ConstDB: 0 ShapeSum: 401833c4 RouteDB: 30c490c3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b7c2403a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31346 ; free virtual = 46959
Post Restoration Checksum: NetGraph: 9ac17f2d NumContArr: 52ee6c43 Constraints: 854a394f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 172fa24bf

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31338 ; free virtual = 46950

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 172fa24bf

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31281 ; free virtual = 46893

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 172fa24bf

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31281 ; free virtual = 46893

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: d2d958f3

Time (s): cpu = 00:01:23 ; elapsed = 00:01:08 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31165 ; free virtual = 46779

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 228529df2

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31139 ; free virtual = 46753
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.722  | TNS=0.000  | WHS=-0.048 | THS=-6.157 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 174259293

Time (s): cpu = 00:01:40 ; elapsed = 00:01:12 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31156 ; free virtual = 46772
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.722  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 13f2830dd

Time (s): cpu = 00:01:40 ; elapsed = 00:01:13 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31155 ; free virtual = 46772
Phase 2 Router Initialization | Checksum: 14cfd3036

Time (s): cpu = 00:01:40 ; elapsed = 00:01:13 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31154 ; free virtual = 46771

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18e9a5a52

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31116 ; free virtual = 46736

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1896
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.797  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 23646f4ca

Time (s): cpu = 00:02:15 ; elapsed = 00:01:22 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31089 ; free virtual = 46720

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1c443c543

Time (s): cpu = 00:02:15 ; elapsed = 00:01:22 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31088 ; free virtual = 46719
Phase 4 Rip-up And Reroute | Checksum: 1c443c543

Time (s): cpu = 00:02:15 ; elapsed = 00:01:22 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31088 ; free virtual = 46719

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 114434a1d

Time (s): cpu = 00:02:16 ; elapsed = 00:01:22 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31092 ; free virtual = 46723

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 114434a1d

Time (s): cpu = 00:02:16 ; elapsed = 00:01:22 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31091 ; free virtual = 46722
Phase 5 Delay and Skew Optimization | Checksum: 114434a1d

Time (s): cpu = 00:02:16 ; elapsed = 00:01:22 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31091 ; free virtual = 46722

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b69dfb3d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:23 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31083 ; free virtual = 46719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.797  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e3407228

Time (s): cpu = 00:02:20 ; elapsed = 00:01:23 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31084 ; free virtual = 46721
Phase 6 Post Hold Fix | Checksum: e3407228

Time (s): cpu = 00:02:20 ; elapsed = 00:01:23 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31085 ; free virtual = 46721

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.728838 %
  Global Horizontal Routing Utilization  = 0.41704 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e75d5ba3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:24 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31085 ; free virtual = 46722

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e75d5ba3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:24 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31084 ; free virtual = 46722

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e75d5ba3

Time (s): cpu = 00:02:22 ; elapsed = 00:01:25 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31032 ; free virtual = 46670

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.797  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e75d5ba3

Time (s): cpu = 00:02:22 ; elapsed = 00:01:25 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31025 ; free virtual = 46663
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:22 ; elapsed = 00:01:25 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31094 ; free virtual = 46732

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:34 ; elapsed = 00:01:33 . Memory (MB): peak = 4500.719 ; gain = 7.953 ; free physical = 31094 ; free virtual = 46732
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 31033 ; free virtual = 46693
INFO: [Common 17-1381] The checkpoint '/group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1/top_level_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4500.719 ; gain = 0.000 ; free physical = 30972 ; free virtual = 46620
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4834.730 ; gain = 334.012 ; free physical = 30808 ; free virtual = 46457
INFO: [runtcl-4] Executing : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /group/techsup/parkerh/ext_axi_interface/jubilant-enigma/ext_axi_interface.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4834.730 ; gain = 0.000 ; free physical = 30623 ; free virtual = 46272
INFO: [runtcl-4] Executing : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 4834.730 ; gain = 0.000 ; free physical = 37505 ; free virtual = 53223
INFO: [runtcl-4] Executing : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 4834.730 ; gain = 0.000 ; free physical = 37102 ; free virtual = 52855
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_level.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 55 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow... and (the first 15 of 53 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4847.719 ; gain = 12.988 ; free physical = 38447 ; free virtual = 54230
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 12:35:01 2018...
