
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.5.2">
    
    
      
        <title>Bibliography - システム検証論 (2024)</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.50c56a3b.min.css">
      
        
        <link rel="stylesheet" href="../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="http://fonts.googleapis.com/earlyaccess/notosansjp.css">
    
      <link rel="stylesheet" href="http://fonts.googleapis.com/css?family=Open+Sans:600,800">
    
      <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Noto+Sans+JP&display=swap">
    
      <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Murecho&display=swap">
    
      <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=M+PLUS+1p&family=Noto+Sans+JP&display=swap">
    
      <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Zen+Kaku+Gothic+New&display=swap">
    
      <link rel="stylesheet" href="../css/custom.css">
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="blue-grey" data-md-color-accent="indigo">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="システム検証論 (2024)" class="md-header__button md-logo" aria-label="システム検証論 (2024)" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            システム検証論 (2024)
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Bibliography
            
          </span>
        </div>
      </div>
    </div>
    
      
    
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="システム検証論 (2024)" class="md-nav__button md-logo" aria-label="システム検証論 (2024)" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    システム検証論 (2024)
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Home
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec01/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第1回 モデル検査とは
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec02/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第2回 クリプキ構造
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec03/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第3回 システムのモデル化
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec04/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第4回 時相論理①
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec05/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第5回 時相論理②
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec06/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第6回 CTL モデル検査
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec07/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第7回 不動点計算とモデル検査
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec08/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第8回 LTL のモデル検査
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec09/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第9回 二分決定グラフ
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec10/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第10回 記号モデル検査
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec11/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第11回 充足可能性判定 (SAT)
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec12/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第12回 有界モデル検査
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec13/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第13回 非有界モデル検査
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec14/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第14回 抽象化
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lec15/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    第15回 CEGAR
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


  <h1>Bibliography</h1>

<div class="footnote">
<hr />
<ol>
<li id="fn:1">
<p>F. Aarts, B. Jonsson, and J. Uijen. Generating models of infinite-state communication protocols using regular inference with abstraction. In Testing Software and Systems – 22nd IFIP WG 6.1 International Conference, ICTSS, volume 6435 of Lecture Notes in Computer Science, pages 188–204. Springer, 2010.&#160;<a class="footnote-backref" href="#fnref:1" title="Jump back to footnote 1 in the text">&#8617;</a></p>
</li>
<li id="fn:2">
<p>P. A. Abdulla. Well (and better) quasi-ordered transition systems. Bull. Symbolic Logic, 16(4):457–515, 2010.&#160;<a class="footnote-backref" href="#fnref:2" title="Jump back to footnote 2 in the text">&#8617;</a></p>
</li>
<li id="fn:3">
<p>P. A. Abdulla, M. F. Atig, Y.-F. Chen, C. Leonardsson, and A. Rezine. Counter-example guided fence insertion under TSO. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 7214 of Lecture Notes in Computer Science, pages 204–219. Springer, 2012.&#160;<a class="footnote-backref" href="#fnref:3" title="Jump back to footnote 3 in the text">&#8617;</a></p>
</li>
<li id="fn:4">
<p>P. A. Abdulla, J. Cederberg, and T. Vojnar. Monotonic abstraction for programs with multiply-linked structures. Int. J. Found. Comput. Sci., 24(2):187–210, 2013.&#160;<a class="footnote-backref" href="#fnref:4" title="Jump back to footnote 4 in the text">&#8617;</a></p>
</li>
<li id="fn:5">
<p>P. A. Abdulla, K. Cerans, B. Jonsson, and Y. Tsay. General decidability theorems for infinite-state systems. In Logic in Computer Science, LICS, pages 313–321. IEEE Computer Society, 1996.&#160;<a class="footnote-backref" href="#fnref:5" title="Jump back to footnote 5 in the text">&#8617;</a></p>
</li>
<li id="fn:6">
<p>P. A. Abdulla and G. Delzanno. Parameterized verification. STTT, 18(5):469–473, 2016.&#160;<a class="footnote-backref" href="#fnref:6" title="Jump back to footnote 6 in the text">&#8617;</a></p>
</li>
<li id="fn:7">
<p>P. A. Abdulla, G. Delzanno, and A. Rezine. Monotonic abstraction in action. In International Colloquium on Theoretical Aspects of Computing, volume 5160 of Lecture Notes in Computer Science, pages 50–65. Springer, 2008.&#160;<a class="footnote-backref" href="#fnref:7" title="Jump back to footnote 7 in the text">&#8617;</a></p>
</li>
<li id="fn:8">
<p>P. A. Abdulla, G. Delzanno, O. Rezine, A. Sangnier, and R. Traverso. Parameterized verification of time-sensitive models of ad hoc network protocols. Theor. Comput. Sci., 612:1–22, 2016.&#160;<a class="footnote-backref" href="#fnref:8" title="Jump back to footnote 8 in the text">&#8617;</a></p>
</li>
<li id="fn:9">
<p>P. A. Abdulla, F. Haziza, and L. Holík. All for the price of few. In Verification, Model Checking, and Abstract Interpretation, VMCAI, volume 7737 of Lecture Notes in Computer Science, pages 476–495. Springer, 2013.&#160;<a class="footnote-backref" href="#fnref:9" title="Jump back to footnote 9 in the text">&#8617;</a></p>
</li>
<li id="fn:10">
<p>P. A. Abdulla and B. Jonsson. Verifying networks of timed processes (extended abstract). In Tools and Algorithms for Construction and Analysis of Systems, TACAS, volume 1384 of Lecture Notes in Computer Science, pages 298–312. Springer, 1998.&#160;<a class="footnote-backref" href="#fnref:10" title="Jump back to footnote 10 in the text">&#8617;</a></p>
</li>
<li id="fn:11">
<p>S. Aggarwal, R. P. Kurshan, and K. Sabnani. A calculus for protocol specification and validation. In H. Rudin and C. H. West, editors, Protocol Specification, Testing and Verification, pages 19–34. North Holland, 1983.&#160;<a class="footnote-backref" href="#fnref:11" title="Jump back to footnote 11 in the text">&#8617;</a></p>
</li>
<li id="fn:12">
<p>A. V. Aho, J. E. Hopcroft, and J. D. Ullman. The Design and Analysis of Computer Algorithms. Addison-Wesley, 1974.&#160;<a class="footnote-backref" href="#fnref:12" title="Jump back to footnote 12 in the text">&#8617;</a></p>
</li>
<li id="fn:13">
<p>S. B. Akers. Binary decision diagrams. IEEE Trans. Computers, C-27(6):509–516, 1978.&#160;<a class="footnote-backref" href="#fnref:13" title="Jump back to footnote 13 in the text">&#8617;</a></p>
</li>
<li id="fn:14">
<p>F. A. Aloul, I. L. Markov, and K. A. Sakallah. FORCE:a fast and easy-to-implement variable-ordering heuristic. In Great Lakes Symposium on VLSI, pages 116–119, 2003.&#160;<a class="footnote-backref" href="#fnref:14" title="Jump back to footnote 14 in the text">&#8617;</a></p>
</li>
<li id="fn:15">
<p>F. A. Aloul, A. Ramani, K. A. Sakallah, and I. L. Markov. Solution and optimization of systems of pseudo-Boolean constraints. IEEE Trans. Computers, 56(10):1415–1424, 2007.&#160;<a class="footnote-backref" href="#fnref:15" title="Jump back to footnote 15 in the text">&#8617;</a></p>
</li>
<li id="fn:16">
<p>B. Alpern and F. Schneider. Defining liveness. Inform. Proc. Lett., 21:181–185, 1985.&#160;<a class="footnote-backref" href="#fnref:16" title="Jump back to footnote 16 in the text">&#8617;</a></p>
</li>
<li id="fn:17">
<p>R. Alur. Techniques for Automatic Verification of Real-Time Systems. PhD thesis, Stanford University, 1991.&#160;<a class="footnote-backref" href="#fnref:17" title="Jump back to footnote 17 in the text">&#8617;</a></p>
</li>
<li id="fn:18">
<p>R. Alur, R. K. Brayton, T. A. Henzinger, S. Qudeer, and S. Rajamani. Partial–order reduction in symbolic state space explosion. In O. Grumberg, editor, Computer Aided Verification, CAV, volume 1254 of Lecture Notes in Computer Science, pages 340–351. Springer, 1997.&#160;<a class="footnote-backref" href="#fnref:18" title="Jump back to footnote 18 in the text">&#8617;</a></p>
</li>
<li id="fn:19">
<p>R. Alur, C. Courcoubetis, and D. Dill. Model-checking for real-time systems. In Logic in Computer Science, LICS, pages 414–425. IEEE Computer Society Press, 1990.&#160;<a class="footnote-backref" href="#fnref:19" title="Jump back to footnote 19 in the text">&#8617;</a></p>
</li>
<li id="fn:20">
<p>R. Alur and D. L. Dill. A theory of timed automata. Theor. Comput. Sci., 126(2):183–235, 1994.&#160;<a class="footnote-backref" href="#fnref:20" title="Jump back to footnote 20 in the text">&#8617;</a></p>
</li>
<li id="fn:21">
<p>R. Alur and D. L. Dill. Automata-theoretic verification of real-time systems. In C. Heitmeyer and D. Mandrioli, editors, Formal Methods for Real-Time Computing, pages 55–80. Wiley, 1996.&#160;<a class="footnote-backref" href="#fnref:21" title="Jump back to footnote 21 in the text">&#8617;</a></p>
</li>
<li id="fn:22">
<p>R. Alur and T. A. Henzinger. Reactive modules. Formal Methods Syst. Design, 15(1):7–48, 1999.&#160;<a class="footnote-backref" href="#fnref:22" title="Jump back to footnote 22 in the text">&#8617;</a></p>
</li>
<li id="fn:23">
<p>R. Alur and R. P. Kurshan. Timing analysis in COSPAN. In Hybrid Systems III. Verification and Control, volume 1066 of Lecture Notes in Computer Science, pages 220–231. Springer, 1995.&#160;<a class="footnote-backref" href="#fnref:23" title="Jump back to footnote 23 in the text">&#8617;</a></p>
</li>
<li id="fn:24">
<p>R. Alur, P. Madhusudan, and W. Nam. Symbolic compositional verification by learning assumptions. In Computer Aided Verification, CAV, volume 3576 of Lecture Notes in Computer Science, pages 548–562. Springer, 2005.&#160;<a class="footnote-backref" href="#fnref:24" title="Jump back to footnote 24 in the text">&#8617;</a></p>
</li>
<li id="fn:25">
<p>B. Aminof, T. Kotek, S. Rubin, F. Spegni, and H. Veith. Parameterized model checking of rendezvous systems. In Concurrency Theory, CONCUR, volume 8704 of Lecture Notes in Computer Science, pages 109–124. Springer, 2014.&#160;<a class="footnote-backref" href="#fnref:25" title="Jump back to footnote 25 in the text">&#8617;</a></p>
</li>
<li id="fn:26">
<p>H. R. Andersen. Model checking and Boolean graphs. In B. Krieg-Bruckner, editor, European Symposium on Programming, ESOP, volume 582 of Lecture Notes in Computer Science, pages 1–19. Springer, 1992.&#160;<a class="footnote-backref" href="#fnref:26" title="Jump back to footnote 26 in the text">&#8617;</a></p>
</li>
<li id="fn:27">
<p>D. Angluin. Learning regular sets from queries and counterexamples. Inf. Comput., 75(2):87–106, 1987.&#160;<a class="footnote-backref" href="#fnref:27" title="Jump back to footnote 27 in the text">&#8617;</a></p>
</li>
<li id="fn:28">
<p>K. Apt and D. Kozen. Limits for automatic verification of finite-state systems. IPL, 15:307–309, 1986.&#160;<a class="footnote-backref" href="#fnref:28" title="Jump back to footnote 28 in the text">&#8617;</a></p>
</li>
<li id="fn:29">
<p>A. Armando, C. Castellini, and E. Giunchiglia. SAT-based procedures for temporal reasoning. In S. Biundo and M. Fox, editors, Recent Advances in AI Planning, 5th European Conference on Planning, ECP, volume 1809 of Lecture Notes in Computer Science, pages 97–108. Springer, 2000.&#160;<a class="footnote-backref" href="#fnref:29" title="Jump back to footnote 29 in the text">&#8617;</a></p>
</li>
<li id="fn:30">
<p>R. Armoni, L. Fix, A. Flaisher, R. Gerth, B. Ginsburg, T. Kanza, A. Landver, S. Mador-Haim, E. Singerman, A. Tiemeyer, M. Vardi, and Y. Zbar. The ForSpec temporal logic:A new temporal property-specification logic. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 2280 of Lecture Notes in Computer Science, pages 196–211. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:30" title="Jump back to footnote 30 in the text">&#8617;</a></p>
</li>
<li id="fn:31">
<p>R. Armoni, L. Fix, R. Fraer, S. Huddleston, N. Piterman, and M. Y. Vardi. SAT-based induction for temporal safety properties. Electr. Notes Theor. Comput. Sci., 119(2):3–16, 2005.&#160;<a class="footnote-backref" href="#fnref:31" title="Jump back to footnote 31 in the text">&#8617;</a></p>
</li>
<li id="fn:32">
<p>G. Audemard and L. Simon. Predicting learnt clauses quality in modern SAT solvers. In C. Boutilier, editor, International Joint Conference on Artificial Intelligence, IJCAI, pages 399–404, 2009.&#160;<a class="footnote-backref" href="#fnref:32" title="Jump back to footnote 32 in the text">&#8617;</a></p>
</li>
<li id="fn:33">
<p>A. Aziz, V. Singhal, F. Balarin, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Equivalences for fair Kripke structures. In S. Abiteboul and E. Shamir, editors, International Colloquium on Automata, Languages and Programming, ICALP, volume 820 of Lecture Notes in Computer Science, pages 364–375. Springer, 1994.&#160;<a class="footnote-backref" href="#fnref:33" title="Jump back to footnote 33 in the text">&#8617;</a></p>
</li>
<li id="fn:34">
<p>F. Bacchus and J. Winter. Effective preprocessing with hyper-resolution and equality reduction. In E. Giunchiglia and A. Tacchella, editors, Theory and Applications of Satisfiability Testing, SAT, volume 2919 of Lecture Notes in Computer Science, pages 341–355. Springer, 2004.&#160;<a class="footnote-backref" href="#fnref:34" title="Jump back to footnote 34 in the text">&#8617;</a></p>
</li>
<li id="fn:35">
<p>C. Baier and J. Katoen. Principles of Model Checking. MIT Press, 2008.&#160;<a class="footnote-backref" href="#fnref:35" title="Jump back to footnote 35 in the text">&#8617;</a></p>
</li>
<li id="fn:36">
<p>F. Balarin and A. Sangiovanni-Vincentelli. On the automatic computation of network invariants. In Dill <sup id="fnref5:186"><a class="footnote-ref" href="#fn:186">186</a></sup>, pages 235–246.&#160;<a class="footnote-backref" href="#fnref:36" title="Jump back to footnote 36 in the text">&#8617;</a></p>
</li>
<li id="fn:37">
<p>T. Ball, E. Bounimova, B. Cook, V. Levin, J. Lichtenberg, C. McGarvey, B. Ondrusek, S. K. Rajamani, and A. Ustuner. Thorough static analysis of device drivers. In Proceedings of the 2006 EuroSys Conference, pages 73–85. ACM, 2006.&#160;<a class="footnote-backref" href="#fnref:37" title="Jump back to footnote 37 in the text">&#8617;</a></p>
</li>
<li id="fn:38">
<p>T. Ball, S. Chaki, and S. K. Rajamani. Parameterized verification of multithreaded software libraries. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 2031 of Lecture Notes in Computer Science, pages 158–173. Springer, 2001.&#160;<a class="footnote-backref" href="#fnref:38" title="Jump back to footnote 38 in the text">&#8617;</a></p>
</li>
<li id="fn:39">
<p>T. Ball and R. B. Jones, editors. Computer Aided Verification, CAV, volume 4144 of Lecture Notes in Computer Science. Springer, 2006.&#160;<a class="footnote-backref" href="#fnref:39" title="Jump back to footnote 39 in the text">&#8617;</a><a class="footnote-backref" href="#fnref2:39" title="Jump back to footnote 39 in the text">&#8617;</a></p>
</li>
<li id="fn:40">
<p>T. Ball, A. Podelski, and S. K. Rajamani. Boolean and Cartesian abstraction for model checking C programs. In T. Margaria and W. Yi, editors, Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 2031 of Lecture Notes in Computer Science, pages 268–283. Springer, 2001.&#160;<a class="footnote-backref" href="#fnref:40" title="Jump back to footnote 40 in the text">&#8617;</a></p>
</li>
<li id="fn:41">
<p>T. Ball and S. Rajamani. Boolean programs:A model and process for software analysis. Technical Report 2000-14, Microsoft Research, 2000.&#160;<a class="footnote-backref" href="#fnref:41" title="Jump back to footnote 41 in the text">&#8617;</a></p>
</li>
<li id="fn:42">
<p>T. Ball and S. K. Rajamani. The SLAM toolkit. In Computer Aided Verification, CAV, volume 2102 of Lecture Notes in Computer Science, pages 260–264. Springer, 2001.&#160;<a class="footnote-backref" href="#fnref:42" title="Jump back to footnote 42 in the text">&#8617;</a></p>
</li>
<li id="fn:43">
<p>S. Barner, D. Geist, and A. Gringauze. Symbolic localization reduction with reconstruction layering and backtracking. In Computer Aided Verification, CAV, volume 2404 of Lecture Notes in Computer Science, pages 65–77. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:43" title="Jump back to footnote 43 in the text">&#8617;</a></p>
</li>
<li id="fn:44">
<p>D. L. Beatty, R. E. Bryant, and C.-J. Seger. Formal hardware verification by symbolic ternary trajectory evaluation. In Design Automation Conference, DAC, pages 397–402. IEEE Computer Society Press, 1991.&#160;<a class="footnote-backref" href="#fnref:44" title="Jump back to footnote 44 in the text">&#8617;</a></p>
</li>
<li id="fn:45">
<p>I. Beer, S. Ben-David, C. Eisner, D. Geist, L. Gluhovsky, T. Heyman, A. Landver, P. Paanah, Y. Rodeh, G. Ronin, and Y. Wolfsthal. RuleBase:Model checking at IBM. In Computer Aided Verification, CAV, volume 1254 of Lecture Notes in Computer Science, pages 480–483. Springer, 1997.&#160;<a class="footnote-backref" href="#fnref:45" title="Jump back to footnote 45 in the text">&#8617;</a></p>
</li>
<li id="fn:46">
<p>M. Ben-Ari, Z. Manna, and A. Pnueli. The temporal logic of branching time. In Principles of Programming Languages, POPL, pages 164–176. ACM, 1981.&#160;<a class="footnote-backref" href="#fnref:46" title="Jump back to footnote 46 in the text">&#8617;</a></p>
</li>
<li id="fn:47">
<p>M. Ben-Ari, Z. Manna, and A. Pnueli. The temporal logic of branching time. Acta Inf., 20:207–226, 1983.&#160;<a class="footnote-backref" href="#fnref:47" title="Jump back to footnote 47 in the text">&#8617;</a></p>
</li>
<li id="fn:48">
<p>S. Bensalem, A. Bouajjani, C. Loiseaux, and J. Sifakis. Property preserving simulations. In Bochmann and Probst <sup id="fnref4:69"><a class="footnote-ref" href="#fn:69">69</a></sup>, pages 260–273.&#160;<a class="footnote-backref" href="#fnref:48" title="Jump back to footnote 48 in the text">&#8617;</a></p>
</li>
<li id="fn:49">
<p>J. Bergstra, A. Ponse, and S. Smolka, editors. Handbook of Process Algebra. Elsevier, 2001.&#160;<a class="footnote-backref" href="#fnref:49" title="Jump back to footnote 49 in the text">&#8617;</a></p>
</li>
<li id="fn:50">
<p>O. Bernholtz, M. Y. Vardi, and P. Wolper. An automata theoretic approach to branching time model checking. In Dill <sup id="fnref4:186"><a class="footnote-ref" href="#fn:186">186</a></sup>, pages 142–155.&#160;<a class="footnote-backref" href="#fnref:50" title="Jump back to footnote 50 in the text">&#8617;</a></p>
</li>
<li id="fn:51">
<p>N. Bertrand, G. Delzanno, B. König, A. Sangnier, and J. Stückrath. On the decidability status of reachability and coverability in graph transformation systems. In Rewriting Techniques and Applications, RTA, volume 15 of Leibniz International Proceedings in Informatics, pages 101–116. Schloss Dagstuhl–Leibniz Center for Informatics, 2012.&#160;<a class="footnote-backref" href="#fnref:51" title="Jump back to footnote 51 in the text">&#8617;</a></p>
</li>
<li id="fn:52">
<p>D. Beyer, A. Chlipala, T. A. Henzinger, R. Jhala, and R. Majumdar. The BLAST query language for software verification. In R. Giacobazzi, editor, SAS, volume 3148 of Lecture Notes in Computer Science, pages 2–18. Springer, 2004.&#160;<a class="footnote-backref" href="#fnref:52" title="Jump back to footnote 52 in the text">&#8617;</a></p>
</li>
<li id="fn:53">
<p>D. Beyer, T. A. Henzinger, and G. Théoduloz. Configurable software verification:Concretizing the convergence of model checking and program analysis. In W. Damm and H. Hermanns, editors, Computer Aided Verification, CAV, volume 4590 of Lecture Notes in Computer Science, pages 504–518. Springer, 2007.&#160;<a class="footnote-backref" href="#fnref:53" title="Jump back to footnote 53 in the text">&#8617;</a></p>
</li>
<li id="fn:54">
<p>G. Bhat, R. Cleaveland, and O. Grumberg. Efficient on-the-fly model checking for CTL*. In Logic in Computer Science, LICS, pages 388–397. IEEE Computer Society, 1995.&#160;<a class="footnote-backref" href="#fnref:54" title="Jump back to footnote 54 in the text">&#8617;</a></p>
</li>
<li id="fn:55">
<p>A. Biere. <script type="math/tex">\mu</script> cke—efficient μ calculus model checking. In Computer Aided Verification, CAV, volume 1254 of Lecture Notes in Computer Science, pages 468–471. Springer, 1997.&#160;<a class="footnote-backref" href="#fnref:55" title="Jump back to footnote 55 in the text">&#8617;</a></p>
</li>
<li id="fn:56">
<p>A. Biere. Adaptive restart strategies for conflict driven SAT solvers. In H. K. Büning and X. Zhao, editors, Theory and Applications of Satisfiability Testing, SAT, volume 4996 of Lecture Notes in Computer Science, pages 28–33. Springer, 2008.&#160;<a class="footnote-backref" href="#fnref:56" title="Jump back to footnote 56 in the text">&#8617;</a></p>
</li>
<li id="fn:57">
<p>A. Biere, C. Artho, and V. Schuppan. Liveness checking as safety checking. Electr. Notes Theor. Comput. Sci., 66(2):160–177, 2002.&#160;<a class="footnote-backref" href="#fnref:57" title="Jump back to footnote 57 in the text">&#8617;</a></p>
</li>
<li id="fn:58">
<p>A. Biere, A. Cimatti, E. M. Clarke, M. Fujita, and Y. Zhu. Symbolic model checking using SAT procedures instead of BDDs. In Design Automation Conference, DAC, pages 317–320. IEEE Computer Society, 1999.&#160;<a class="footnote-backref" href="#fnref:58" title="Jump back to footnote 58 in the text">&#8617;</a></p>
</li>
<li id="fn:59">
<p>A. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu. Symbolic model checking without BDDs. In R. Cleaveland, editor, Tools and Algorithms for Construction and Analysis of Systems, TACAS, volume 1579 of Lecture Notes in Computer Science, pages 193–207. Springer, 1999.&#160;<a class="footnote-backref" href="#fnref:59" title="Jump back to footnote 59 in the text">&#8617;</a></p>
</li>
<li id="fn:60">
<p>A. Biere and A. Fröhlich. Evaluating CDCL variable scoring schemes. In Theory and Applications of Satisfiability Testing, SAT, volume 9340 of Lecture Notes in Computer Science, pages 405–422. Springer, 2015.&#160;<a class="footnote-backref" href="#fnref:60" title="Jump back to footnote 60 in the text">&#8617;</a></p>
</li>
<li id="fn:61">
<p>A. Biere, M. Heule, H. van Maaren, and T. Walsh, editors. Handbook of Satisfiability, volume 185 of Frontiers in Artificial Intelligence and Applications. IOS Press, 2009.&#160;<a class="footnote-backref" href="#fnref:61" title="Jump back to footnote 61 in the text">&#8617;</a></p>
</li>
<li id="fn:62">
<p>B. D. Bingham, M. R. Greenstreet, and J. D. Bingham. Parameterized verification of deadlock freedom in symmetric cache coherence protocols. In Formal Methods in Computer-Aided Design, FMCAD, pages 186–195, 2011.&#160;<a class="footnote-backref" href="#fnref:62" title="Jump back to footnote 62 in the text">&#8617;</a></p>
</li>
<li id="fn:63">
<p>J. D. Bingham. A new approach to upward-closed set backward reachability analysis. Electr. Notes Theor. Comput. Sci., 138(3):37–48, 2005.&#160;<a class="footnote-backref" href="#fnref:63" title="Jump back to footnote 63 in the text">&#8617;</a></p>
</li>
<li id="fn:64">
<p>J. D. Bingham. Automatic non-interference lemmas for parameterized model checking. In Formal Methods in Computer-Aided Design, FMCAD, pages 1–8. IEEE, 2008.&#160;<a class="footnote-backref" href="#fnref:64" title="Jump back to footnote 64 in the text">&#8617;</a></p>
</li>
<li id="fn:65">
<p>P. Bjesse and K. Claessen. SAT-based verification without state space traversal. In W. A. J. Hunt and S. D. Johnson, editors, Formal Methods in Computer-Aided Design, FMCAD, volume 1954 of Lecture Notes in Computer Science, pages 372–389. Springer, 2000.&#160;<a class="footnote-backref" href="#fnref:65" title="Jump back to footnote 65 in the text">&#8617;</a></p>
</li>
<li id="fn:66">
<p>R. Bloem, S. Jacobs, A. Khalimov, I. Konnov, S. Rubin, H. Veith, and J. Widder. Decidability in parameterized verification. SIGACT News, 47(2):53–64, 2016.&#160;<a class="footnote-backref" href="#fnref:66" title="Jump back to footnote 66 in the text">&#8617;</a></p>
</li>
<li id="fn:67">
<p>M. G. Bobaru, C. S. Pasareanu, and D. Giannakopoulou. Automated assume-guarantee reasoning by abstraction refinement. In Computer Aided Verification, CAV, volume 5123 of Lecture Notes in Computer Science, pages 135–148. Springer, 2008.&#160;<a class="footnote-backref" href="#fnref:67" title="Jump back to footnote 67 in the text">&#8617;</a></p>
</li>
<li id="fn:68">
<p>G. V. Bochmann. Hardware specification with temporal logic:An example. IEEE Trans. Computers, 31(3):223–231, 1982.&#160;<a class="footnote-backref" href="#fnref:68" title="Jump back to footnote 68 in the text">&#8617;</a></p>
</li>
<li id="fn:69">
<p>G. V. Bochmann and D. K. Probst, editors. Computer Aided Verification, CAV, volume 663 of Lecture Notes in Computer Science. Springer, 1992.&#160;<a class="footnote-backref" href="#fnref:69" title="Jump back to footnote 69 in the text">&#8617;</a><a class="footnote-backref" href="#fnref2:69" title="Jump back to footnote 69 in the text">&#8617;</a><a class="footnote-backref" href="#fnref3:69" title="Jump back to footnote 69 in the text">&#8617;</a><a class="footnote-backref" href="#fnref4:69" title="Jump back to footnote 69 in the text">&#8617;</a></p>
</li>
<li id="fn:70">
<p>M. Bojańczyk. The common fragment of ACTL and LTL. In Foundations of Software Science and Computational Structures, FOSSACS, volume 4962 of Lecture Notes in Computer Science, pages 172–185. Springer, 2008.&#160;<a class="footnote-backref" href="#fnref:70" title="Jump back to footnote 70 in the text">&#8617;</a></p>
</li>
<li id="fn:71">
<p>P. Bokor, M. Serafini, N. Suri, and H. Veith. Brief announcement:Efficient model checking of fault-tolerant distributed protocols using symmetry reduction. In Distributed Computing, DISC, volume 5805 of Lecture Notes in Computer Science, pages 289–290. Springer, 2009.&#160;<a class="footnote-backref" href="#fnref:71" title="Jump back to footnote 71 in the text">&#8617;</a></p>
</li>
<li id="fn:72">
<p>R. Bonnet. The reachability problem for vector addition system with one zero-test. In Mathematical Foundations of Computer Science, MFCS, volume 6907 of Lecture Notes in Computer Science, pages 145–157. Springer, 2011.&#160;<a class="footnote-backref" href="#fnref:72" title="Jump back to footnote 72 in the text">&#8617;</a></p>
</li>
<li id="fn:73">
<p>S. Bose and A. L. Fisher. Automatic verification of synchronous circuits using symbolic logic simulation and temporal logic. In L. Claesen, editor, Proceedings of the IMEC-IFIP International Workshop on Applied Formal Methods for Correct VLSI Design. Organizing Committe of the IMEC-IFIP, 1989.&#160;<a class="footnote-backref" href="#fnref:73" title="Jump back to footnote 73 in the text">&#8617;</a></p>
</li>
<li id="fn:74">
<p>D. Bosnacki, E. Elkind, B. Genest, and D. A. Peled. On commutativity based edge lean search. Ann. Math. Artif. Intell., 56(2):187–210, 2009.&#160;<a class="footnote-backref" href="#fnref:74" title="Jump back to footnote 74 in the text">&#8617;</a></p>
</li>
<li id="fn:75">
<p>A. Bouajjani, J. Fernandez, and N. Halbwachs. Minimal model generation. In E. M. Clarke and R. P. Kurshan, editors, Computer Aided Verification, CAV, volume 531 of Lecture Notes in Computer Science, pages 197–203. Springer, 1990.&#160;<a class="footnote-backref" href="#fnref:75" title="Jump back to footnote 75 in the text">&#8617;</a></p>
</li>
<li id="fn:76">
<p>A. Bouali and R. de Simone. Symbolic bisimulation minimisation. In G. von Bochmann and D. K. Probst, editors, Computer Aided Verification, CAV, volume 663 of Lecture Notes in Computer Science, pages 96–108. Springer, 1993.&#160;<a class="footnote-backref" href="#fnref:76" title="Jump back to footnote 76 in the text">&#8617;</a></p>
</li>
<li id="fn:77">
<p>K. S. Brace, R. L. Rudell, and R. E. Bryant. Efficient implementation of a BDD package. In Design Automation Conference, DAC, pages 40–45. IEEE Computer Society Press, 1990.&#160;<a class="footnote-backref" href="#fnref:77" title="Jump back to footnote 77 in the text">&#8617;</a></p>
</li>
<li id="fn:78">
<p>A. R. Bradley. SAT-based model checking without unrolling. In R. Jhala and D. A. Schmidt, editors, Verification, Model Checking, and Abstract Interpretation, VMCAI, volume 6538 of Lecture Notes in Computer Science, pages 70–87. Springer, 2011.&#160;<a class="footnote-backref" href="#fnref:78" title="Jump back to footnote 78 in the text">&#8617;</a></p>
</li>
<li id="fn:79">
<p>A. R. Bradley. Understanding IC3. In A. Cimatti and R. Sebastiani, editors, Theory and Applications of Satisfiability Testing, SAT, volume 7317 of Lecture Notes in Computer Science, pages 1–14. Springer, 2012.&#160;<a class="footnote-backref" href="#fnref:79" title="Jump back to footnote 79 in the text">&#8617;</a></p>
</li>
<li id="fn:80">
<p>A. R. Bradley and Z. Manna. Checking safety by inductive generalization of counterexamples to induction. In Formal Methods in Computer-Aided Design, FMCAD, pages 173–180. IEEE Computer Society, 2007.&#160;<a class="footnote-backref" href="#fnref:80" title="Jump back to footnote 80 in the text">&#8617;</a></p>
</li>
<li id="fn:81">
<p>M. C. Browne and E. M. Clarke. SML:A high level language for the design and verification of finite state machines. In IFIP WG 10.2 Working Conference from HDL Descriptions to Guaranteed Correct Circuit Designs, pages 269–292. International Federation for Information Processing, 1987.&#160;<a class="footnote-backref" href="#fnref:81" title="Jump back to footnote 81 in the text">&#8617;</a></p>
</li>
<li id="fn:82">
<p>M. C. Browne, E. M. Clarke, and D. Dill. Checking the correctness of sequential circuits. In International Conference on Computer Design, pages 545–548. IEEE, 1985.&#160;<a class="footnote-backref" href="#fnref:82" title="Jump back to footnote 82 in the text">&#8617;</a></p>
</li>
<li id="fn:83">
<p>M. C. Browne, E. M. Clarke, and D. L. Dill. Automatic circuit verification using temporal logic:Two new examples. In Formal Aspects of VLSI Design. Elsevier, 1986.&#160;<a class="footnote-backref" href="#fnref:83" title="Jump back to footnote 83 in the text">&#8617;</a></p>
</li>
<li id="fn:84">
<p>M. C. Browne, E. M. Clarke, D. L. Dill, and B. Mishra. Automatic verification of sequential circuits using temporal logic. IEEE Trans. Comput., C-35(12):1035–1044, 1986.&#160;<a class="footnote-backref" href="#fnref:84" title="Jump back to footnote 84 in the text">&#8617;</a></p>
</li>
<li id="fn:85">
<p>M. C. Browne, E. M. Clarke, and O. Grumberg. Characterizing finite Kripke structures in propositional temporal logic. Theor. Comput. Sci., 59(1–2):115–131, 1988.&#160;<a class="footnote-backref" href="#fnref:85" title="Jump back to footnote 85 in the text">&#8617;</a></p>
</li>
<li id="fn:86">
<p>M. C. Browne, E. M. Clarke, and O. Grumberg. Reasoning about networks with many identical finite state processes. Inf. Comput., 81(1):13–31, 1989.&#160;<a class="footnote-backref" href="#fnref:86" title="Jump back to footnote 86 in the text">&#8617;</a></p>
</li>
<li id="fn:87">
<p>R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comput., 35(8):677–691, 1986.&#160;<a class="footnote-backref" href="#fnref:87" title="Jump back to footnote 87 in the text">&#8617;</a></p>
</li>
<li id="fn:88">
<p>R. E. Bryant. On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication. IEEE Trans. Comput., 40(2):205–213, 1991.&#160;<a class="footnote-backref" href="#fnref:88" title="Jump back to footnote 88 in the text">&#8617;</a></p>
</li>
<li id="fn:89">
<p>R. E. Bryant. Symbolic Boolean manipulation with ordered binary-decision diagrams. ACM Comput. Surv., 24(3):293–318, 1992.&#160;<a class="footnote-backref" href="#fnref:89" title="Jump back to footnote 89 in the text">&#8617;</a></p>
</li>
<li id="fn:90">
<p>R. E. Bryant and C.-J. Seger. Formal verification of digital circuits using symbolic ternary system models. In Kurshan and Clarke <sup id="fnref7:332"><a class="footnote-ref" href="#fn:332">332</a></sup>, pages 33–43.&#160;<a class="footnote-backref" href="#fnref:90" title="Jump back to footnote 90 in the text">&#8617;</a></p>
</li>
<li id="fn:91">
<p>J. A. Brzozowski and C. J. H. Seger. Advances in asynchronous circuit theory. Part II:Bounded inertial delay models, MOS circuits, design techniques. Bull. Eur. Assoc. Theor. Comput. Sci., 43(3):199–263, 1991.&#160;<a class="footnote-backref" href="#fnref:91" title="Jump back to footnote 91 in the text">&#8617;</a></p>
</li>
<li id="fn:92">
<p>J. R. Büchi. On a decision method in restricted second order arithmetic. In International Congress on Logic, Methodology and Philosophy of Science, pages 1–12. Stanford University Press, 1962.&#160;<a class="footnote-backref" href="#fnref:92" title="Jump back to footnote 92 in the text">&#8617;</a></p>
</li>
<li id="fn:93">
<p>J. R. Burch, E. M. Clarke, and D. E. Long. Representing circuits more efficiently in symbolic model checking. In Design Automation Conference, DAC, pages 403–407. ACM, 1991.&#160;<a class="footnote-backref" href="#fnref:93" title="Jump back to footnote 93 in the text">&#8617;</a></p>
</li>
<li id="fn:94">
<p>J. R. Burch, E. M. Clarke, and D. E. Long. Symbolic model checking with partitioned transition relations. In A. Halaas and P. B. Denyer, editors, Very Large Scale Integration, VLSI, volume A-1 of IFIP Transactions, pages 49–58. North-Holland, 1991.&#160;<a class="footnote-backref" href="#fnref:94" title="Jump back to footnote 94 in the text">&#8617;</a></p>
</li>
<li id="fn:95">
<p>J. R. Burch, E. M. Clarke, D. E. Long, K. L. McMillan, and D. L. Dill. Symbolic model checking for sequential circuit verification. IEEE Trans. CAD Integr. Circuits Syst., 13(4):401–424, 1994.&#160;<a class="footnote-backref" href="#fnref:95" title="Jump back to footnote 95 in the text">&#8617;</a></p>
</li>
<li id="fn:96">
<p>J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang. Symbolic model checking:10<sup>20</sup> states and beyond. Inform. and Comput., 98(2):142–170, 1992. Originally presented at the 1990 Symposium on Logic in Computer Science (LICS).&#160;<a class="footnote-backref" href="#fnref:96" title="Jump back to footnote 96 in the text">&#8617;</a></p>
</li>
<li id="fn:97">
<p>R. M. Burstall. Program proving as hand simulation with a little induction. In IFIP Congress 74, pages 308–312. North Holland, 1974.&#160;<a class="footnote-backref" href="#fnref:97" title="Jump back to footnote 97 in the text">&#8617;</a></p>
</li>
<li id="fn:98">
<p>D. Bustan and O. Grumberg. Simulation-based minimization. ACM Trans. Comput. Logic, 4(2):181–206, 2003.&#160;<a class="footnote-backref" href="#fnref:98" title="Jump back to footnote 98 in the text">&#8617;</a></p>
</li>
<li id="fn:99">
<p>C. Cadar, D. Dunbar, and D. R. Engler. KLEE:Unassisted and automatic generation of high-coverage tests for complex systems programs. In R. Draves and R. van Renesse, editors, Operating Systems Design and Implementation, OSDI, pages 209–224. USENIX Association, 2008.&#160;<a class="footnote-backref" href="#fnref:99" title="Jump back to footnote 99 in the text">&#8617;</a></p>
</li>
<li id="fn:100">
<p>S. V. Campos. A Quantitative Approach to the Formal Verification of Real-Time System. PhD thesis, School of Computer Science, Carnegie Mellon University, 1996.&#160;<a class="footnote-backref" href="#fnref:100" title="Jump back to footnote 100 in the text">&#8617;</a></p>
</li>
<li id="fn:101">
<p>S. V. Campos and E. M. Clarke. Real-time symbolic model checking for discrete time models. In T. Rus and C. Rattray, editors, Theories and Experiences for Real-time System Development, pages 129–145. World Scientific, 1994.&#160;<a class="footnote-backref" href="#fnref:101" title="Jump back to footnote 101 in the text">&#8617;</a></p>
</li>
<li id="fn:102">
<p>S. V. Campos, E. M. Clarke, W. Marrero, and M. Minea. Verus:A tool for quantitative analysis of finite-state real-time systems. In Languages, Compilers and Tools for Real-Time Systems, pages 70–78. ACM, 1995.&#160;<a class="footnote-backref" href="#fnref:102" title="Jump back to footnote 102 in the text">&#8617;</a></p>
</li>
<li id="fn:103">
<p>S. V. Campos, E. M. Clarke, W. Marrero, M. Minea, and H. Hiraishi. Computing quantitative characteristics of finite-state real-time systems. In Real-Time Systems Symposium, RTSS, pages 266–270. IEEE Computer Society, 1994.&#160;<a class="footnote-backref" href="#fnref:103" title="Jump back to footnote 103 in the text">&#8617;</a></p>
</li>
<li id="fn:104">
<p>S. Chaki, E. M. Clarke, A. Groce, S. Jha, and H. Veith. Modular verification of software components in C. In L. A. Clarke, L. Dillon, and W. F. Tichy, editors, International Conference on Software Engineering, ICSE, pages 385–395. IEEE Computer Society, 2003.&#160;<a class="footnote-backref" href="#fnref:104" title="Jump back to footnote 104 in the text">&#8617;</a></p>
</li>
<li id="fn:105">
<p>S. Chaki, E. M. Clarke, N. Sinha, and P. Thati. Automated assume-guarantee reasoning for simulation conformance. In Computer Aided Verification, CAV, volume 3576 of Lecture Notes in Computer Science, pages 534–547. Springer, 2005.&#160;<a class="footnote-backref" href="#fnref:105" title="Jump back to footnote 105 in the text">&#8617;</a></p>
</li>
<li id="fn:106">
<p>P. Chambart and P. Schnoebelen. Mixing lossy and perfect Fifo channels. In Concurrency Theory, CONCUR, volume 5201 of Lecture Notes in Computer Science, pages 340–355. Springer, 2008.&#160;<a class="footnote-backref" href="#fnref:106" title="Jump back to footnote 106 in the text">&#8617;</a></p>
</li>
<li id="fn:107">
<p>P. Chauhan, E. Clarke, J. Kukula, S. Sapra, H. Veith, and D.Wang. Automated abstraction refinement for model checking large state spaces using SAT based conflict analysis. In Formal Methods in Computer Aided Design, FMCAD, volume 2517 of Lecture Notes in Computer Science, pages 33–51. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:107" title="Jump back to footnote 107 in the text">&#8617;</a></p>
</li>
<li id="fn:108">
<p>H. Chen, C. David, D. Kroening, P. Schrammel, and B. Wachter. Synthesising interprocedural bit-precise termination proofs. In M. B. Cohen, L. Grunske, and M. Whalen, editors, Automated Software Engineering, ASE, pages 53–64. IEEE, 2015.&#160;<a class="footnote-backref" href="#fnref:108" title="Jump back to footnote 108 in the text">&#8617;</a></p>
</li>
<li id="fn:109">
<p>Y.-F. Chen, E. M. Clarke, A. Farzan, M.-H. Tsai, Y.-K. Tsay, and B.-Y. Wang. Automated assume-guarantee reasoning through implicit learning. In Computer Aided Verification, CAV, volume 6174 of Lecture Notes in Computer Science, pages 511–526. Springer, 2010.&#160;<a class="footnote-backref" href="#fnref:109" title="Jump back to footnote 109 in the text">&#8617;</a></p>
</li>
<li id="fn:110">
<p>Y.-F. Chen, A. Farzan, E. M. Clarke, Y.-K. Tsay, and B.-Y. Wang. Learning minimal separating DFA’s for compositional verification. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 5505 of Lecture Notes in Computer Science, pages 31–45. Springer, 2009.&#160;<a class="footnote-backref" href="#fnref:110" title="Jump back to footnote 110 in the text">&#8617;</a></p>
</li>
<li id="fn:111">
<p>W. Choi, G. C. Necula, and K. Sen. Guided GUI testing of Android apps with minimal restart and approximate learning. In Object Oriented Programming Systems Languages &amp; Applications, OOPSLA, pages 623–640. ACM, 2013.&#160;<a class="footnote-backref" href="#fnref:111" title="Jump back to footnote 111 in the text">&#8617;</a></p>
</li>
<li id="fn:112">
<p>C.-T. Chou and D. Peled. Verifying a model-checking algorithm. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 1055 of Lecture Notes in Computer Science, pages 241–257. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:112" title="Jump back to footnote 112 in the text">&#8617;</a></p>
</li>
<li id="fn:113">
<p>Y. Choueka. Theories of automata on ω tapes:A simplified approach. J. Comput. Syst. Sci., 8:117–141, 1974.&#160;<a class="footnote-backref" href="#fnref:113" title="Jump back to footnote 113 in the text">&#8617;</a></p>
</li>
<li id="fn:114">
<p>T. S. Chow. Testing software design modeled by finite-state machines. IEEE Trans. Software Eng., 4(3):178–187, 1978.&#160;<a class="footnote-backref" href="#fnref:114" title="Jump back to footnote 114 in the text">&#8617;</a></p>
</li>
<li id="fn:115">
<p>A. Cimatti, E. M. Clarke, E. Giunchiglia, F. Giunchiglia, M. Pistore, M. Roveri, R. Sebastiani, and A. Tacchella. NuSMV 2:An opensource tool for symbolic model checking. In Computer Aided Verification, CAV, volume 2404 of Lecture Notes in Computer Science, pages 359–364. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:115" title="Jump back to footnote 115 in the text">&#8617;</a></p>
</li>
<li id="fn:116">
<p>A. Cimatti, E. M. Clarke, F. Giunchiglia, and M. Roveri. NuSMV:A new symbolic model checker. STTT, 2(4):410–425, 2000.&#160;<a class="footnote-backref" href="#fnref:116" title="Jump back to footnote 116 in the text">&#8617;</a></p>
</li>
<li id="fn:117">
<p>A. Cimatti and A. Griggio. Software model checking via IC3. In Computer Aided Verification, CAV, volume 7358 of Lecture Notes in Computer Science, pages 277–293. Springer, 2012.&#160;<a class="footnote-backref" href="#fnref:117" title="Jump back to footnote 117 in the text">&#8617;</a></p>
</li>
<li id="fn:118">
<p>A. Cimatti, A. Griggio, A. Micheli, I. Narasamdya, and M. Roveri. Kratos—a software model checker for SystemC. In Gopalakrishnan and Qadeer <sup id="fnref2:251"><a class="footnote-ref" href="#fn:251">251</a></sup>, pages 310–316.&#160;<a class="footnote-backref" href="#fnref:118" title="Jump back to footnote 118 in the text">&#8617;</a></p>
</li>
<li id="fn:119">
<p>A. Cimatti, I. Narasamdya, and M. Roveri. Software model checking SystemC. IEEE Trans. CAD Integr. Circuits Syst., 32(5):774–787, 2013.&#160;<a class="footnote-backref" href="#fnref:119" title="Jump back to footnote 119 in the text">&#8617;</a></p>
</li>
<li id="fn:120">
<p>D. Clarke, H. Ben-Abdallah, I. Lee, H. Xie, and O. Sokolsky. XVERSA:An integrated graphical and textual toolset for the specification and analysis of resource-bound real-time systems. In Computer Aided Verification, CAV, volume 1102 of Lecture Notes in Computer Science, pages 402–405. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:120" title="Jump back to footnote 120 in the text">&#8617;</a></p>
</li>
<li id="fn:121">
<p>E. M. Clarke and I. A. Draghicescu. Expressibility results for linear time and branching time logics. In Linear Time, Branching Time, and Partial Order in Logics and Models for Concurrency, volume 354 of Lecture Notes in Computer Science, pages 428–437. Springer, 1988.&#160;<a class="footnote-backref" href="#fnref:121" title="Jump back to footnote 121 in the text">&#8617;</a></p>
</li>
<li id="fn:122">
<p>E. M. Clarke, I. A. Draghicescu, and R. P. Kurshan. A unified approach for showing language containment and equivalence between various types of ω automata. In A. Arnold, editor, Colloquium on Trees in Algebra and Programming, CAAP, volume 431 of Lecture Notes in Computer Science, pages 103–116. Springer, 1990.&#160;<a class="footnote-backref" href="#fnref:122" title="Jump back to footnote 122 in the text">&#8617;</a></p>
</li>
<li id="fn:123">
<p>E. M. Clarke and E. A. Emerson. Design and synthesis of synchronization skeletons using branching time temporal logic. In D. Kozen, editor, Logic of Programs:Workshop, volume 131 of Lecture Notes in Computer Science, pages 52–71. Springer, 1981.&#160;<a class="footnote-backref" href="#fnref:123" title="Jump back to footnote 123 in the text">&#8617;</a></p>
</li>
<li id="fn:124">
<p>E. M. Clarke, E. A. Emerson, and A. P. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specifications. In Principles of Programming Languages, POPL, pages 117–126. ACM, 1983.&#160;<a class="footnote-backref" href="#fnref:124" title="Jump back to footnote 124 in the text">&#8617;</a></p>
</li>
<li id="fn:125">
<p>E. M. Clarke, E. A. Emerson, and A. P. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans. Program. Lang. Syst., 8(2):244–263, 1986.&#160;<a class="footnote-backref" href="#fnref:125" title="Jump back to footnote 125 in the text">&#8617;</a></p>
</li>
<li id="fn:126">
<p>E. M. Clarke, R. Enders, T. Filkorn, and S. Jha. Exploiting symmetry in temporal logic model checking. Formal Methods Syst. Design, 9:77–104, 1996.&#160;<a class="footnote-backref" href="#fnref:126" title="Jump back to footnote 126 in the text">&#8617;</a></p>
</li>
<li id="fn:127">
<p>E. M. Clarke, T. Filkorn, and S. Jha. Exploiting symmetry in temporal logic model checking. In Computer Aided Verification, CAV, volume 697 of Lecture Notes in Computer Science, pages 450–462. Springer, 1993.&#160;<a class="footnote-backref" href="#fnref:127" title="Jump back to footnote 127 in the text">&#8617;</a></p>
</li>
<li id="fn:128">
<p>E. M. Clarke, O. Grumberg, and H. Hamaguchi. Another look at LTL model checking. Formal Methods Syst. Design, 10(1):47–71, 1997.&#160;<a class="footnote-backref" href="#fnref:128" title="Jump back to footnote 128 in the text">&#8617;</a></p>
</li>
<li id="fn:129">
<p>E. M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D. E. Long, K. L. McMillan, and L. A. Ness. Verification of the Futurebus+ cache coherence protocol. In L. Claesen, editor, International Symposium on Computer Hardware Description Languages and Their Applications, pages 15–30. North-Holland, 1993.&#160;<a class="footnote-backref" href="#fnref:129" title="Jump back to footnote 129 in the text">&#8617;</a></p>
</li>
<li id="fn:130">
<p>E. M. Clarke, O. Grumberg, and S. Jha. Veryfying parameterized networks using abstraction and regular languages. In S. Smolka and I. Lee, editors, Concurrency Theory, CONCUR, volume 962 of Lecture Notes in Computer Science, pages 395–407. Springer, 1995.&#160;<a class="footnote-backref" href="#fnref:130" title="Jump back to footnote 130 in the text">&#8617;</a></p>
</li>
<li id="fn:131">
<p>E. M. Clarke, O. Grumberg, and S. Jha. Verifying parametrized networks. ACM Trans. Progr. Lang. Syst., 19(5):726–750, 1997.&#160;<a class="footnote-backref" href="#fnref:131" title="Jump back to footnote 131 in the text">&#8617;</a></p>
</li>
<li id="fn:132">
<p>E. M. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith. Counterexample-guided abstraction refinement for symbolic model checking. J. ACM, 50(5):752–794, 2003.&#160;<a class="footnote-backref" href="#fnref:132" title="Jump back to footnote 132 in the text">&#8617;</a></p>
</li>
<li id="fn:133">
<p>E. M. Clarke, O. Grumberg, and R. P. Kurshan. A synthesis of two approaches for verifying finite state concurrent systems. In Logic at Botik ’89, Symposium on Logical Foundations of Computer Science, volume 363 of Lecture Notes in Computer Science, pages 81–90. Springer, 1989.&#160;<a class="footnote-backref" href="#fnref:133" title="Jump back to footnote 133 in the text">&#8617;</a></p>
</li>
<li id="fn:134">
<p>E. M. Clarke, O. Grumberg, and D. E. Long. Model checking and abstraction. In Principles of Programming Languages, POPL, pages 342–354. ACM, 1992.&#160;<a class="footnote-backref" href="#fnref:134" title="Jump back to footnote 134 in the text">&#8617;</a></p>
</li>
<li id="fn:135">
<p>E. M. Clarke, O. Grumberg, and D. E. Long. Model checking and abstraction. ACM Trans. Progr. Lang. Syst., 16(5):1512–1542, 1994.&#160;<a class="footnote-backref" href="#fnref:135" title="Jump back to footnote 135 in the text">&#8617;</a></p>
</li>
<li id="fn:136">
<p>E. M. Clarke, O. Grumberg, and D. A. Peled. Model Checking. MIT Press, 1999.&#160;<a class="footnote-backref" href="#fnref:136" title="Jump back to footnote 136 in the text">&#8617;</a></p>
</li>
<li id="fn:137">
<p>E. M. Clarke, A. Gupta, J. Kukula, and O. Strichman. SAT based abstraction-refinement using ILP and machine learning techniques. In Computer-Aided Verification, CAV, volume 2404 of Lecture Notes in Computer Science, pages 265–279. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:137" title="Jump back to footnote 137 in the text">&#8617;</a></p>
</li>
<li id="fn:138">
<p>E. M. Clarke, T. A. Henzinger, H. Veith, and R. Bloem. Handbook of Model Checking. Springer, 2018.&#160;<a class="footnote-backref" href="#fnref:138" title="Jump back to footnote 138 in the text">&#8617;</a></p>
</li>
<li id="fn:139">
<p>E. M. Clarke, S. Jha, Y. Lu, and H. Veith. Tree-like counterexamples in model checking. In Logic in Computer Science, LICS, pages 19–29. IEEE Computer Society, 2002.&#160;<a class="footnote-backref" href="#fnref:139" title="Jump back to footnote 139 in the text">&#8617;</a></p>
</li>
<li id="fn:140">
<p>E. M. Clarke, D. Kroening, and F. Lerda. A tool for checking ANSI-C programs. In K. Jensen and A. Podelski, editors, Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 2988 of Lecture Notes in Computer Science, pages 168–176. Springer, 2004.&#160;<a class="footnote-backref" href="#fnref:140" title="Jump back to footnote 140 in the text">&#8617;</a></p>
</li>
<li id="fn:141">
<p>E. M. Clarke, D. Kroening, N. Sharygina, and K. Yorav. Predicate abstraction of ANSI-C programs using SAT. Formal Methods Syst. Design, 25(2-3):105–127, 2004.&#160;<a class="footnote-backref" href="#fnref:141" title="Jump back to footnote 141 in the text">&#8617;</a></p>
</li>
<li id="fn:142">
<p>E. M. Clarke, D. Kroening, N. Sharygina, and K. Yorav. SATABS:SAT-based predicate abstraction for ANSI-C. In N. Halbwachs and L. D. Zuck, editors, Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 3440 of Lecture Notes in Computer Science, pages 570–574. Springer, 2005.&#160;<a class="footnote-backref" href="#fnref:142" title="Jump back to footnote 142 in the text">&#8617;</a></p>
</li>
<li id="fn:143">
<p>E. M. Clarke, D. E. Long, and K. L. McMillan. A language for compositional specification and verification of finite state hardware controllers. In J. A. Darringer and F. J. Rammig, editors, Computer Hardware Description Languages and Their Applications, pages 281–295. North-Holland, 1989.&#160;<a class="footnote-backref" href="#fnref:143" title="Jump back to footnote 143 in the text">&#8617;</a></p>
</li>
<li id="fn:144">
<p>E. M. Clarke and B. H. Schlingloff. Model checking. In J. Robinson and A. Voronkov, editors, Handbook of Automated Reasoning, pages 1635–1790. Elsevier and MIT Press, 2001.&#160;<a class="footnote-backref" href="#fnref:144" title="Jump back to footnote 144 in the text">&#8617;</a></p>
</li>
<li id="fn:145">
<p>E. M. Clarke, M. Talupur, and H. Veith. Environment abstraction for parameterized verification. In Verification, Model Checking, and Abstract Interpretation, VMCAI, volume 3855 of Lecture Notes in Computer Science, pages 126–141. Springer, 2006.&#160;<a class="footnote-backref" href="#fnref:145" title="Jump back to footnote 145 in the text">&#8617;</a></p>
</li>
<li id="fn:146">
<p>R. Cleaveland. Tableau-based model checking in the propositional mu-calculus. Acta Inf., 27(8):725–747, 1990.&#160;<a class="footnote-backref" href="#fnref:146" title="Jump back to footnote 146 in the text">&#8617;</a></p>
</li>
<li id="fn:147">
<p>R. Cleaveland, M. Klein, and B. Steffen. Faster model checking for the modal mu-calculus. In Bochmann and Probst <sup id="fnref3:69"><a class="footnote-ref" href="#fn:69">69</a></sup>, pages 410–422.&#160;<a class="footnote-backref" href="#fnref:147" title="Jump back to footnote 147 in the text">&#8617;</a></p>
</li>
<li id="fn:148">
<p>R. Cleaveland, J. Parrow, and B. Steffen. The concurrency workbench. In Sifakis <sup id="fnref4:452"><a class="footnote-ref" href="#fn:452">452</a></sup>, pages 24–37.&#160;<a class="footnote-backref" href="#fnref:148" title="Jump back to footnote 148 in the text">&#8617;</a></p>
</li>
<li id="fn:149">
<p>R. Cleaveland and B. Steffen. A linear-time model-checking algorithm for the alternation-free modal mu-calculus. Formal Methods Syst. Design, 2(2):121–147, 1993.&#160;<a class="footnote-backref" href="#fnref:149" title="Jump back to footnote 149 in the text">&#8617;</a></p>
</li>
<li id="fn:150">
<p>R. W. Cleaveland, P. Lewis, S. Smolka, and O. Sokolsky. The concurrency factory:A development environment for concurrent systems. In R. Alur and T. A. Henzinger, editors, Computer Aided Verification, CAV, volume 1102 of Lecture Notes in Computer Science, pages 398–401. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:150" title="Jump back to footnote 150 in the text">&#8617;</a></p>
</li>
<li id="fn:151">
<p>R. W. Cleaveland and S. Sims. The NCSU concurrency workbench. In R. Alur and T. A. Henzinger, editors, Computer Aided Verification, CAV, volume 1102 of Lecture Notes in Computer Science, pages 394–397. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:151" title="Jump back to footnote 151 in the text">&#8617;</a></p>
</li>
<li id="fn:152">
<p>P. Clements, C. Heitmeyer, G. Labaw, and A. Rose. MT:A toolset for specifying and analyzing real-time systems. In Real-Time Systems Symposium, RTSS, pages 12–22. IEEE Computer Society, 1993.&#160;<a class="footnote-backref" href="#fnref:152" title="Jump back to footnote 152 in the text">&#8617;</a></p>
</li>
<li id="fn:153">
<p>J. M. Cobleigh, D. Giannakopoulou, and C. S. Pasareanu. Learning assumptions for compositional verification. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 2619 of Lecture Notes in Computer Science, pages 331–346. Springer, 2003.&#160;<a class="footnote-backref" href="#fnref:153" title="Jump back to footnote 153 in the text">&#8617;</a></p>
</li>
<li id="fn:154">
<p>S. Conchon, A. Goel, S. Krstic, A. Mebsout, and F. Zaïdi. Cubicle:A parallel SMT-based model checker for parameterized systems. In Computer Aided Verification, CAV, volume 7358 of Lecture Notes in Computer Science, pages 718–724. Springer, 2012.&#160;<a class="footnote-backref" href="#fnref:154" title="Jump back to footnote 154 in the text">&#8617;</a></p>
</li>
<li id="fn:155">
<p>B. Cook, D. Kroening, P. Rümmer, and C. M. Wintersteiger. Ranking function synthesis for bit-vector relations. Formal Methods Syst. Design, 43(1):93–120, 2013.&#160;<a class="footnote-backref" href="#fnref:155" title="Jump back to footnote 155 in the text">&#8617;</a></p>
</li>
<li id="fn:156">
<p>B. Cook, A. Podelski, and A. Rybalchenko. Termination proofs for systems code. In M. I. Schwartzbach and T. Ball, editors, Programming Language Design and Implementation, PLDI, pages 415–426. ACM, 2006.&#160;<a class="footnote-backref" href="#fnref:156" title="Jump back to footnote 156 in the text">&#8617;</a></p>
</li>
<li id="fn:157">
<p>T. H. Corman, C. E. Leiserson, and R. L. Rivest. Introduction to Algorithms. McGraw Hill, 1989.&#160;<a class="footnote-backref" href="#fnref:157" title="Jump back to footnote 157 in the text">&#8617;</a></p>
</li>
<li id="fn:158">
<p>O. Coudert, C. Berthet, and J. C. Madre. Verification of synchronous sequential machines based on symbolic execution. In Sifakis <sup id="fnref3:452"><a class="footnote-ref" href="#fn:452">452</a></sup>, pages 365–373.&#160;<a class="footnote-backref" href="#fnref:158" title="Jump back to footnote 158 in the text">&#8617;</a></p>
</li>
<li id="fn:159">
<p>O. Coudert, J. C. Madre, and C. Berthet. Verifying temporal properties of sequential machines without building their state diagrams. In Kurshan and Clarke <sup id="fnref6:332"><a class="footnote-ref" href="#fn:332">332</a></sup>, pages 23–32.&#160;<a class="footnote-backref" href="#fnref:159" title="Jump back to footnote 159 in the text">&#8617;</a></p>
</li>
<li id="fn:160">
<p>C. Courcoubetis, editor. Computer Aided Verification, CAV, volume 697 of Lecture Notes in Computer Science. Springer, 1993.&#160;<a class="footnote-backref" href="#fnref:160" title="Jump back to footnote 160 in the text">&#8617;</a><a class="footnote-backref" href="#fnref2:160" title="Jump back to footnote 160 in the text">&#8617;</a><a class="footnote-backref" href="#fnref3:160" title="Jump back to footnote 160 in the text">&#8617;</a></p>
</li>
<li id="fn:161">
<p>C. Courcoubetis, M. Y. Vardi, P. Wolper, and M. Yannakakis. Memory efficient algorithms for the verification of temporal properties. Formal Methods Syst. Design, 1:275–288, 1992.&#160;<a class="footnote-backref" href="#fnref:161" title="Jump back to footnote 161 in the text">&#8617;</a></p>
</li>
<li id="fn:162">
<p>P. Cousot. Abstract interpretation. ACM Comput. Surv., 28:324–328, 1996.&#160;<a class="footnote-backref" href="#fnref:162" title="Jump back to footnote 162 in the text">&#8617;</a></p>
</li>
<li id="fn:163">
<p>P. Cousot and R. Cousot. Abstract interpretation:A unified lattice model for static analysis of programs by construction or approximation of fixpoints. In Principles of Programming Languages, POPL, pages 238–252. ACM, 1977.&#160;<a class="footnote-backref" href="#fnref:163" title="Jump back to footnote 163 in the text">&#8617;</a></p>
</li>
<li id="fn:164">
<p>W. Craig. Linear reasoning:A new form of the Herbrand-Gentzen theorem. J. Symbolic Logic, 22(3):250–268, 1957.&#160;<a class="footnote-backref" href="#fnref:164" title="Jump back to footnote 164 in the text">&#8617;</a></p>
</li>
<li id="fn:165">
<p>D. W. Currie, A. J. Hu, and S. P. Rajan. Automatic formal verification of DSP software. In Design Automation Conference, DAC, pages 130–135. ACM, 2000.&#160;<a class="footnote-backref" href="#fnref:165" title="Jump back to footnote 165 in the text">&#8617;</a></p>
</li>
<li id="fn:166">
<p>D. Dams, R. Gerth, and O. Grumberg. Generation of reduced models for checking fragments of CTL. In Computer Aided Verification, CAV, volume 697 of Lecture Notes in Computer Science, pages 479–490. Springer, 1993.&#160;<a class="footnote-backref" href="#fnref:166" title="Jump back to footnote 166 in the text">&#8617;</a></p>
</li>
<li id="fn:167">
<p>D. Dams, R. Gerth, and O. Grumberg. Abstract interpretation of reactive systems. ACM Trans. Progr. Lang. Syst., 19(2):253–291, 1997.&#160;<a class="footnote-backref" href="#fnref:167" title="Jump back to footnote 167 in the text">&#8617;</a></p>
</li>
<li id="fn:168">
<p>C. David, D. Kroening, and M. Lewis. Unrestricted termination and non-termination arguments for bit-vector programs. In J. Vitek, editor, Programming Languages and Systems, 24th European Symposium on Programming, ESOP, volume 9032 of Lecture Notes in Computer Science, pages 183–204. Springer, 2015.&#160;<a class="footnote-backref" href="#fnref:168" title="Jump back to footnote 168 in the text">&#8617;</a></p>
</li>
<li id="fn:169">
<p>M. Davis, G. Logemann, and D. W. Loveland. A machine program for theorem-proving. Commun. ACM, 5(7):394–397, 1962.&#160;<a class="footnote-backref" href="#fnref:169" title="Jump back to footnote 169 in the text">&#8617;</a></p>
</li>
<li id="fn:170">
<p>M. Davis and H. Putnam. A computing procedure for quantification theory. J. ACM, 7(3):201–215, 1960.&#160;<a class="footnote-backref" href="#fnref:170" title="Jump back to footnote 170 in the text">&#8617;</a></p>
</li>
<li id="fn:171">
<p>C. Daws, A. Olivero, S. Tripakis, and S. Yovine. The tool KRONOS. In Hybrid Systems III:Verification and Control, volume 1066 of Lecture Notes in Computer Science, pages 208–219. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:171" title="Jump back to footnote 171 in the text">&#8617;</a></p>
</li>
<li id="fn:172">
<p>C. Daws and S. Yovine. Two examples of verification of multirate timed automata with KRONOS. In Real-Time Systems Symposium, RTSS, pages 66–75. IEEE Computer Society Press, 1995.&#160;<a class="footnote-backref" href="#fnref:172" title="Jump back to footnote 172 in the text">&#8617;</a></p>
</li>
<li id="fn:173">
<p>J. W. de Bakker, W.-P. de Roever, and G. Rozenberg, editors. Proceedings of the REX Workshop on Stepwise Refinement of Distributed Systems, Models, Formalisms, Correctness, volume 430 of Lecture Notes in Computer Science. Springer, 1989.&#160;<a class="footnote-backref" href="#fnref:173" title="Jump back to footnote 173 in the text">&#8617;</a><a class="footnote-backref" href="#fnref2:173" title="Jump back to footnote 173 in the text">&#8617;</a></p>
</li>
<li id="fn:174">
<p>L. M. de Moura and N. Bjørner. Z3:An efficient SMT solver. In C. R. Ramakrishnan and J. Rehof, editors, Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 4963 of Lecture Notes in Computer Science, pages 337–340. Springer, 2008.&#160;<a class="footnote-backref" href="#fnref:174" title="Jump back to footnote 174 in the text">&#8617;</a></p>
</li>
<li id="fn:175">
<p>R. De Nicola. Extensional equivalences for transition systems. Acta Inf., 24(2):211–237, 1987.&#160;<a class="footnote-backref" href="#fnref:175" title="Jump back to footnote 175 in the text">&#8617;</a></p>
</li>
<li id="fn:176">
<p>R. De Nicola and F. W. Vaandrager. Three logics for branching bisimulation. J. ACM, 42(2):458–487, 1995.&#160;<a class="footnote-backref" href="#fnref:176" title="Jump back to footnote 176 in the text">&#8617;</a></p>
</li>
<li id="fn:177">
<p>P. Della Vigna and C. Ghezzi. Context-free graph grammars. Inf. Control, 37:207–233, 1978.&#160;<a class="footnote-backref" href="#fnref:177" title="Jump back to footnote 177 in the text">&#8617;</a></p>
</li>
<li id="fn:178">
<p>G. Delzanno. Constraint-based verification of parameterized cache coherence protocols. Formal Methods Syst. Design, 23(3):257–301, 2003.&#160;<a class="footnote-backref" href="#fnref:178" title="Jump back to footnote 178 in the text">&#8617;</a></p>
</li>
<li id="fn:179">
<p>G. Delzanno, A. Sangnier, and R. Traverso. Parameterized verification of broadcast networks of register automata. In Reachability Problems, RP, volume 8169 of Lecture Notes in Computer Science, pages 109–121. Springer, 2013.&#160;<a class="footnote-backref" href="#fnref:179" title="Jump back to footnote 179 in the text">&#8617;</a></p>
</li>
<li id="fn:180">
<p>G. Delzanno, A. Sangnier, and R. Traverso. Adding data registers to parameterized networks with broadcast. Fundam. Inf., 143(3-4):287–316, 2016.&#160;<a class="footnote-backref" href="#fnref:180" title="Jump back to footnote 180 in the text">&#8617;</a></p>
</li>
<li id="fn:181">
<p>G. Delzanno, A. Sangnier, R. Traverso, and G. Zavattaro. On the complexity of parameterized reachability in reconfigurable broadcast networks. In Foundations of Software Technology and Theoretical Computer Science, FSTTCS, volume 18 of Leibniz International Proceedings in Informatics, pages 289–300. Schloss Dagstuhl – Leibniz-Zentrum fuer Informatik, 2012.&#160;<a class="footnote-backref" href="#fnref:181" title="Jump back to footnote 181 in the text">&#8617;</a></p>
</li>
<li id="fn:182">
<p>S. Demri and P. Gastin. Specification and verification using temporal logics. In Modern Applications of Automata Theory, volume 2 of IISc Research Monographs, pages 457–494. World Scientific, 2012.&#160;<a class="footnote-backref" href="#fnref:182" title="Jump back to footnote 182 in the text">&#8617;</a></p>
</li>
<li id="fn:183">
<p>S. Demri, V. Goranko, and M. Lange. Temporal Logics in Computer Science:Finite-State Systems. Cambridge University Press, 2016.&#160;<a class="footnote-backref" href="#fnref:183" title="Jump back to footnote 183 in the text">&#8617;</a></p>
</li>
<li id="fn:184">
<p>E. W. Dijkstra. Guarded commands, nondeterminacy and formal derivation of programs. Commun. ACM, 18(8):453–457, 1975.&#160;<a class="footnote-backref" href="#fnref:184" title="Jump back to footnote 184 in the text">&#8617;</a></p>
</li>
<li id="fn:185">
<p>D. L. Dill. Timing assumptions and verification of finite-state concurrent systems. In J. Sifakis, editor, Automatic Verification Methods for Finite State Systems, volume 407 of Lecture Notes in Computer Science, pages 197–212. Springer, 1989.&#160;<a class="footnote-backref" href="#fnref:185" title="Jump back to footnote 185 in the text">&#8617;</a></p>
</li>
<li id="fn:186">
<p>D. L. Dill, editor. Computer Aided Verification, CAV, volume 818 of Lecture Notes in Computer Science. Springer, 1994.&#160;<a class="footnote-backref" href="#fnref:186" title="Jump back to footnote 186 in the text">&#8617;</a><a class="footnote-backref" href="#fnref2:186" title="Jump back to footnote 186 in the text">&#8617;</a><a class="footnote-backref" href="#fnref3:186" title="Jump back to footnote 186 in the text">&#8617;</a><a class="footnote-backref" href="#fnref4:186" title="Jump back to footnote 186 in the text">&#8617;</a><a class="footnote-backref" href="#fnref5:186" title="Jump back to footnote 186 in the text">&#8617;</a></p>
</li>
<li id="fn:187">
<p>D. L. Dill and E. M. Clarke. Automatic verification of asynchronous circuits using temporal logic. IEE Proceedings E, 133(5):276–282, 1986.&#160;<a class="footnote-backref" href="#fnref:187" title="Jump back to footnote 187 in the text">&#8617;</a></p>
</li>
<li id="fn:188">
<p>D. Dolev, M. Klawe, and M. Rodeh. An O ( n log n ) unidirectional distributed algorithm for extrema finding in a circle. J. Algorithms, 3:245–260, 1982.&#160;<a class="footnote-backref" href="#fnref:188" title="Jump back to footnote 188 in the text">&#8617;</a></p>
</li>
<li id="fn:189">
<p>A. F. Donaldson, L. Haller, D. Kroening, and P. Rümmer. Software verification using k-induction. In E. Yahav, editor, Static Analysis, SAS, volume 6887 of Lecture Notes in Computer Science, pages 351–368. Springer, 2011.&#160;<a class="footnote-backref" href="#fnref:189" title="Jump back to footnote 189 in the text">&#8617;</a></p>
</li>
<li id="fn:190">
<p>A. F. Donaldson, A. Kaiser, D. Kroening, and T. Wahl. Symmetry-aware predicate abstraction for shared-variable concurrent programs. In Computer Aided Verification, CAV, volume 6806 of Lecture Notes in Computer Science, pages 356–371. Springer, 2011.&#160;<a class="footnote-backref" href="#fnref:190" title="Jump back to footnote 190 in the text">&#8617;</a></p>
</li>
<li id="fn:191">
<p>A. F. Donaldson, D. Kroening, and P. Rümmer. Automatic analysis of scratch-pad memory code for heterogeneous multicore processors. In J. Esparza and R. Majumdar, editors, Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 6015 of Lecture Notes in Computer Science, pages 280–295. Springer, 2010.&#160;<a class="footnote-backref" href="#fnref:191" title="Jump back to footnote 191 in the text">&#8617;</a></p>
</li>
<li id="fn:192">
<p>V. D’Silva, D. Kroening, M. Purandare, and G. Weissenbacher. Interpolant strength. In G. Barthe and M. V. Hermenegildo, editors, Verification, Model Checking, and Abstract Interpretation, VMCAI, volume 5944 of Lecture Notes in Computer Science, pages 129–145. Springer, 2010.&#160;<a class="footnote-backref" href="#fnref:192" title="Jump back to footnote 192 in the text">&#8617;</a></p>
</li>
<li id="fn:193">
<p>N. Eén and A. Biere. Effective preprocessing in SAT through variable and clause elimination. In F. Bacchus and T. Walsh, editors, Theory and Applications of Satisfiability Testing, SAT, volume 3569 of Lecture Notes in Computer Science, pages 61–75. Springer, 2005.&#160;<a class="footnote-backref" href="#fnref:193" title="Jump back to footnote 193 in the text">&#8617;</a></p>
</li>
<li id="fn:194">
<p>N. Eén, A. Mishchenko, and N. Amla. A single-instance incremental SAT formulation of proof-and counterexample-based abstraction. In R. Bloem and N. Sharygina, editors, Proceedings of 10th International Conference on Formal Methods in Computer-Aided Design, FMCAD, pages 181–188. IEEE, 2010.&#160;<a class="footnote-backref" href="#fnref:194" title="Jump back to footnote 194 in the text">&#8617;</a></p>
</li>
<li id="fn:195">
<p>N. Eén and N. Sörensson. Temporal induction by incremental SAT solving. Electr. Notes Theor. Comput. Sci., 89(4):543–560, 2003.&#160;<a class="footnote-backref" href="#fnref:195" title="Jump back to footnote 195 in the text">&#8617;</a></p>
</li>
<li id="fn:196">
<p>N. Eén and N. Sörensson. An extensible SAT-solver. In E. Giunchiglia and A. Tacchella, editors, Theory and Applications of Satisfiability Testing, SAT, volume 2919 of Lecture Notes in Computer Science, pages 502–518. Springer, 2004.&#160;<a class="footnote-backref" href="#fnref:196" title="Jump back to footnote 196 in the text">&#8617;</a></p>
</li>
<li id="fn:197">
<p>C. Eisner and D. Fisman. A Practical Introduction to PSL. Springer, 2006.&#160;<a class="footnote-backref" href="#fnref:197" title="Jump back to footnote 197 in the text">&#8617;</a></p>
</li>
<li id="fn:198">
<p>K. A. Elkader, O. Grumberg, C. S. Pasareanu, and S. Shoham. Automated circular assume-guarantee reasoning. In Formal Methods, FM, volume 9109 of Lecture Notes in Computer Science, pages 23–39. Springer, 2015.&#160;<a class="footnote-backref" href="#fnref:198" title="Jump back to footnote 198 in the text">&#8617;</a></p>
</li>
<li id="fn:199">
<p>K. A. Elkader, O. Grumberg, C. S. Pasareanu, and S. Shoham. Automated circular assume-guarantee reasoning with N-way decomposition and alphabet refinement. In Computer Aided Verification, CAV, volume 9779 of Lecture Notes in Computer Science, pages 329–351. Springer, 2016.&#160;<a class="footnote-backref" href="#fnref:199" title="Jump back to footnote 199 in the text">&#8617;</a></p>
</li>
<li id="fn:200">
<p>E. Elkind, B. Genest, D. A. Peled, and H. Qu. Grey-box checking. In Formal Techniques for Networked and Distributed Systems, FORTE, volume 4229 of Lecture Notes in Computer Science, pages 420–435. Springer, 2006.&#160;<a class="footnote-backref" href="#fnref:200" title="Jump back to footnote 200 in the text">&#8617;</a></p>
</li>
<li id="fn:201">
<p>E. A. Emerson. Branching Time Temporal Logic and the Design of Correct Concurrent Programs. PhD thesis, Harvard University, 1981.&#160;<a class="footnote-backref" href="#fnref:201" title="Jump back to footnote 201 in the text">&#8617;</a></p>
</li>
<li id="fn:202">
<p>E. A. Emerson. Temporal and modal logic. In J. V. Leeuwen, editor, Handbook of Theoretical Computer Science, volume B, pages 997–1072. Elsevier and MIT Press, 1990.&#160;<a class="footnote-backref" href="#fnref:202" title="Jump back to footnote 202 in the text">&#8617;</a></p>
</li>
<li id="fn:203">
<p>E. A. Emerson and E. M. Clarke. Characterizing correctness properties of parallel programs using fixpoints. In Automata, Languages and Programming, 7th Colloquium, volume 85 of Lecture Notes in Computer Science, pages 169–181. Springer, 1980.&#160;<a class="footnote-backref" href="#fnref:203" title="Jump back to footnote 203 in the text">&#8617;</a></p>
</li>
<li id="fn:204">
<p>E. A. Emerson and J. Y. Halpern. “Sometimes” and “Not Never” revisited:On branching time versus linear time. J. ACM, 33(1):151–178, 1986.&#160;<a class="footnote-backref" href="#fnref:204" title="Jump back to footnote 204 in the text">&#8617;</a></p>
</li>
<li id="fn:205">
<p>E. A. Emerson, S. Jha, and D. A. Peled. Combining partial order and symmetry reductions. In Tools and Algorithms for Construction and Analysis of Systems, TACAS, volume 1217 of Lecture Notes in Computer Science, pages 19–34. Springer, 1997.&#160;<a class="footnote-backref" href="#fnref:205" title="Jump back to footnote 205 in the text">&#8617;</a></p>
</li>
<li id="fn:206">
<p>E. A. Emerson, C. S. Jutla, and A. P. Sistla. On model-checking for fragments of μ calculus. In C. Courcoubetis, editor, Computer Aided Verification, CAV, volume 697 of Lecture Notes in Computer Science, pages 385–396. Springer, 1993.&#160;<a class="footnote-backref" href="#fnref:206" title="Jump back to footnote 206 in the text">&#8617;</a></p>
</li>
<li id="fn:207">
<p>E. A. Emerson and V. Kahlon. Reducing model checking of the many to the few. In Conference on Automated Deduction, CADE, volume 1831 of Lecture Notes in Computer Science, pages 236–254. Springer, 2000.&#160;<a class="footnote-backref" href="#fnref:207" title="Jump back to footnote 207 in the text">&#8617;</a></p>
</li>
<li id="fn:208">
<p>E. A. Emerson and V. Kahlon. Parameterized model checking of ring-based message passing systems. In Computer Science Logic, CSL, volume 3210 of Lecture Notes in Computer Science, pages 325–339. Springer, 2004.&#160;<a class="footnote-backref" href="#fnref:208" title="Jump back to footnote 208 in the text">&#8617;</a></p>
</li>
<li id="fn:209">
<p>E. A. Emerson and C.-L. Lei. Modalities for model checking:Branching time strikes back. In M. S. V. Deusen, Z. Galil, and B. K. Reid, editors, Twelfth Symposium on Principles of Programming Languages, pages 84–96. ACM Press, 1985.&#160;<a class="footnote-backref" href="#fnref:209" title="Jump back to footnote 209 in the text">&#8617;</a></p>
</li>
<li id="fn:210">
<p>E. A. Emerson and C.-L. Lei. Efficient model checking in fragments of the propositional mu-calculus. In Logic in Computer Science, LICS, pages 267–278. IEEE Computer Society, 1986.&#160;<a class="footnote-backref" href="#fnref:210" title="Jump back to footnote 210 in the text">&#8617;</a></p>
</li>
<li id="fn:211">
<p>E. A. Emerson, A. K. Mok, A. P. Sistla, and J. Srinivasen. Quantitative temporal reasoning. In Kurshan and Clarke <sup id="fnref5:332"><a class="footnote-ref" href="#fn:332">332</a></sup>, pages 136–145.&#160;<a class="footnote-backref" href="#fnref:211" title="Jump back to footnote 211 in the text">&#8617;</a></p>
</li>
<li id="fn:212">
<p>E. A. Emerson and K. S. Namjoshi. Reasoning about rings. In Principles of Programming Languages, POPL, pages 85–94. ACM, 1995.&#160;<a class="footnote-backref" href="#fnref:212" title="Jump back to footnote 212 in the text">&#8617;</a></p>
</li>
<li id="fn:213">
<p>E. A. Emerson and K. S. Namjoshi. Automatic verification of parameterized synchronous systems. In R. Alur and T. A. Henzinger, editors, Computer Aided Verification, CAV, volume 1102 of Lecture Notes in Computer Science, pages 87–98. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:213" title="Jump back to footnote 213 in the text">&#8617;</a></p>
</li>
<li id="fn:214">
<p>E. A. Emerson and K. S. Namjoshi. On model checking for non-deterministic infinite-state systems. In Logic in Computer Science, LICS, pages 70–80. IEEE Computer Society, 1998.&#160;<a class="footnote-backref" href="#fnref:214" title="Jump back to footnote 214 in the text">&#8617;</a></p>
</li>
<li id="fn:215">
<p>E. A. Emerson and K. S. Namjoshi. Verification of parameterized bus arbitration protocol. In Computer Aided Verification, CAV, volume 1427 of Lecture Notes in Computer Science, pages 452–463. Springer, 1998.&#160;<a class="footnote-backref" href="#fnref:215" title="Jump back to footnote 215 in the text">&#8617;</a></p>
</li>
<li id="fn:216">
<p>E. A. Emerson and A. P. Sistla. Symmetry and model checking. In Courcoubetis <sup id="fnref3:160"><a class="footnote-ref" href="#fn:160">160</a></sup>, pages 463–478.&#160;<a class="footnote-backref" href="#fnref:216" title="Jump back to footnote 216 in the text">&#8617;</a></p>
</li>
<li id="fn:217">
<p>E. A. Emerson and A. P. Sistla. Utilizing symmetry when model checking under fairness assumptions:An automata-theoretic approach. In Computer Aided Verification, CAV, volume 939 of Lecture Notes in Computer Science, pages 309–324. Springer, 1995.&#160;<a class="footnote-backref" href="#fnref:217" title="Jump back to footnote 217 in the text">&#8617;</a></p>
</li>
<li id="fn:218">
<p>E. A. Emerson and R. J. Trefler. Model checking real-time properties of symmetric systems. In L. Brim, J. Gruska, and J. Zlatuska, editors, Mathematical Foundations of Computer Science, MFCS, volume 1450 of Lecture Notes in Computer Science, pages 427–436. Springer, 1998.&#160;<a class="footnote-backref" href="#fnref:218" title="Jump back to footnote 218 in the text">&#8617;</a></p>
</li>
<li id="fn:219">
<p>E. A. Emerson and R. J. Trefler. From asymmetry to full symmetry:New techniques for symmetry reduction in model checking. In Correct Hardware Design and Verification Methods, CHARME, volume 1703 of Lecture Notes in Computer Science, pages 142–156. Springer, 1999.&#160;<a class="footnote-backref" href="#fnref:219" title="Jump back to footnote 219 in the text">&#8617;</a></p>
</li>
<li id="fn:220">
<p>J. Esparza. Keeping a crowd safe:On the complexity of parameterized verification (invited talk). In E. W. Mayr and N. Portier, editors, Symposium on Theoretical Aspects of Computer Science, STACS, volume 25 of LIPIcs, pages 1–10. Schloss Dagstuhl – Leibniz-Zentrum fuer Informatik, 2014.&#160;<a class="footnote-backref" href="#fnref:220" title="Jump back to footnote 220 in the text">&#8617;</a></p>
</li>
<li id="fn:221">
<p>J. Esparza, A. Finkel, and R. Mayr. On the verification of broadcast protocols. In Logic in Computer Science, LICS, pages 352–359. IEEE Computer Society, 1999.&#160;<a class="footnote-backref" href="#fnref:221" title="Jump back to footnote 221 in the text">&#8617;</a></p>
</li>
<li id="fn:222">
<p>J. Esparza, P. Ganty, J. Leroux, and R. Majumdar. Verification of population protocols. Acta Inf., 54(2):191–215, 2017.&#160;<a class="footnote-backref" href="#fnref:222" title="Jump back to footnote 222 in the text">&#8617;</a></p>
</li>
<li id="fn:223">
<p>J. Esparza, P. Ganty, and R. Majumdar. Parameterized verification of asynchronous shared-memory systems. J. ACM, 63(1):10:1–10:48, 2016.&#160;<a class="footnote-backref" href="#fnref:223" title="Jump back to footnote 223 in the text">&#8617;</a></p>
</li>
<li id="fn:224">
<p>J. Esparza and K. Heljanko. Unfoldings—A Partial-Order Approach to Model Checking. Springer, 2008.&#160;<a class="footnote-backref" href="#fnref:224" title="Jump back to footnote 224 in the text">&#8617;</a></p>
</li>
<li id="fn:225">
<p>J. C. Fernandez, C. Jard, T. Jeron, and G. Viho. Using on-the-fly verification techniques for the generation of test suites. In R. Alur and T. A. Henzinger, editors, Computer Aided Verification, CAV, volume 1102 of Lecture Notes in Computer Science, pages 348–359. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:225" title="Jump back to footnote 225 in the text">&#8617;</a></p>
</li>
<li id="fn:226">
<p>A. Finkel and J. Leroux. Recent and simple algorithms for Petri nets. Softw. Syst. Model., 14(2):719–725, 2015.&#160;<a class="footnote-backref" href="#fnref:226" title="Jump back to footnote 226 in the text">&#8617;</a></p>
</li>
<li id="fn:227">
<p>A. Finkel and P. Schnoebelen. Well-structured transition systems everywhere! Theor. Comput. Sci., 256(1-2):63–92, 2001.&#160;<a class="footnote-backref" href="#fnref:227" title="Jump back to footnote 227 in the text">&#8617;</a></p>
</li>
<li id="fn:228">
<p>C. Flanagan and P. Godefroid. Dynamic partial-order reduction for model checking software. In Principles of Programming Languages, POPL, pages 110–121. ACM, 2005.&#160;<a class="footnote-backref" href="#fnref:228" title="Jump back to footnote 228 in the text">&#8617;</a></p>
</li>
<li id="fn:229">
<p>S. Fogarty, O. Kupferman, M. Vardi, and T. Wilke. Unifying Büchi complementation constructions. In Annual Conference of the European Association for Computer Science Logic, volume 12 of Leibniz International Proceedings in Informatics, pages 248–263. Schloss Dagstuhl – Leibniz-Zentrum fuer Informatik, 2011.&#160;<a class="footnote-backref" href="#fnref:229" title="Jump back to footnote 229 in the text">&#8617;</a></p>
</li>
<li id="fn:230">
<p>N. Francez. The Analysis of Cyclic Programs. PhD thesis, Weizmann Institute of Science, 1976.&#160;<a class="footnote-backref" href="#fnref:230" title="Jump back to footnote 230 in the text">&#8617;</a></p>
</li>
<li id="fn:231">
<p>A. N. Fredette and R. W. Cleaveland. RTSL:A language for real-time schedulability analysis. In Real-Time Systems Symposium, RTSS, pages 274–283. IEEE Computer Society, 1993.&#160;<a class="footnote-backref" href="#fnref:231" title="Jump back to footnote 231 in the text">&#8617;</a></p>
</li>
<li id="fn:232">
<p>M. Fujita, H. Fujisawa, and N. Kawato. Evaluation and improvements of Boolean comparison method based on binary decision diagrams. In International Conference on Computer-Aided Design, ICCAD, pages 2–5. IEEE Computer Society Press, 1988.&#160;<a class="footnote-backref" href="#fnref:232" title="Jump back to footnote 232 in the text">&#8617;</a></p>
</li>
<li id="fn:233">
<p>M. Fujita, H. Tanaka, and T. Moto-oka. Logic design assistance with temporal logic. In Conference on Hardware Description Languages and Their Applications, CHDL, pages 129–137, 1985.&#160;<a class="footnote-backref" href="#fnref:233" title="Jump back to footnote 233 in the text">&#8617;</a></p>
</li>
<li id="fn:234">
<p>D. Gabbay, A. Pnueli, S. Shelah, and J. Stavi. On the temporal analysis of fairness. In Principles of Programming Languages, POPL, pages 163–173. ACM, 1980.&#160;<a class="footnote-backref" href="#fnref:234" title="Jump back to footnote 234 in the text">&#8617;</a></p>
</li>
<li id="fn:235">
<p>M. K. Ganai, P. Ashar, A. Gupta, L. Zhang, and S. Malik. Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver. In Design Automation Conference, DAC, pages 747–750. ACM, 2002.&#160;<a class="footnote-backref" href="#fnref:235" title="Jump back to footnote 235 in the text">&#8617;</a></p>
</li>
<li id="fn:236">
<p>P. Ganty, J. Raskin, and L. V. Begin. From many places to few:Automatic abstraction refinement for Petri nets. Fundam. Inf., 88(3):275–305, 2008.&#160;<a class="footnote-backref" href="#fnref:236" title="Jump back to footnote 236 in the text">&#8617;</a></p>
</li>
<li id="fn:237">
<p>M. R. Garey and D. S. Johnson. Computers and Intractability:A Guide to the Theory of NP-Completeness. Freeman, 1979.&#160;<a class="footnote-backref" href="#fnref:237" title="Jump back to footnote 237 in the text">&#8617;</a></p>
</li>
<li id="fn:238">
<p>P. Gastin and D. Oddoux. Fast LTL to Büchi automata translation. In Computer Aided Verification, CAV, volume 2102 of Lecture Notes in Computer Science, pages 53–65. Springer, 2001.&#160;<a class="footnote-backref" href="#fnref:238" title="Jump back to footnote 238 in the text">&#8617;</a></p>
</li>
<li id="fn:239">
<p>G. Geeraerts, J. Raskin, and L. V. Begin. On the efficient computation of the minimal coverability set for Petri nets. In K. S. Namjoshi, T. Yoneda, T. Higashino, and Y. Okamura, editors, Automated Technology for Verification and Analysis, volume 4762 of Lecture Notes in Computer Science, pages 98–113. Springer, 2007.&#160;<a class="footnote-backref" href="#fnref:239" title="Jump back to footnote 239 in the text">&#8617;</a></p>
</li>
<li id="fn:240">
<p>D. Geist and I. Beer. Efficient model checking by automated ordering of transition relation partitions. In Computer Aided Verification, CAV, volume 818 of Lecture Notes in Computer Science, pages 299–310. Springer, 1994.&#160;<a class="footnote-backref" href="#fnref:240" title="Jump back to footnote 240 in the text">&#8617;</a></p>
</li>
<li id="fn:241">
<p>R. Gerber and I. Lee. CCSR:A calculus for communicating shared resources. In Theories of Concurrency:Unification and Extension, CONCUR, volume 458 of Lecture Notes in Computer Science, pages 263–277. Springer, 1990.&#160;<a class="footnote-backref" href="#fnref:241" title="Jump back to footnote 241 in the text">&#8617;</a></p>
</li>
<li id="fn:242">
<p>S. M. German and A. P. Sistla. Reasoning about systems with many processes. J. ACM, 39(3):675–735, 1992.&#160;<a class="footnote-backref" href="#fnref:242" title="Jump back to footnote 242 in the text">&#8617;</a></p>
</li>
<li id="fn:243">
<p>R. Gerth, R. Kuiper, D. Peled, and W. Penczek. A partial order approach to branching time logic model checking. In Israel Symposium on the Theory of Computing and Systems, ISTCS, pages 130–140. IEEE Computer Society Press, 1995.&#160;<a class="footnote-backref" href="#fnref:243" title="Jump back to footnote 243 in the text">&#8617;</a></p>
</li>
<li id="fn:244">
<p>R. Gerth, D. Peled, M. Y. Vardi, and P. Wolper. Simple on-the-fly automatic verification of linear temporal logic. In Protocol Specification Testing and Verification, pages 3–18. Chapman and Hall, 1995.&#160;<a class="footnote-backref" href="#fnref:244" title="Jump back to footnote 244 in the text">&#8617;</a></p>
</li>
<li id="fn:245">
<p>D. Giannakopoulou, C. S. Pasareanu, and H. Barringer. Assumption generation for software component verification. In Automated Software Engineering, ASE, pages 3–12. IEEE Computer Society, 2002.&#160;<a class="footnote-backref" href="#fnref:245" title="Jump back to footnote 245 in the text">&#8617;</a></p>
</li>
<li id="fn:246">
<p>P. Godefroid. Using partial orders to improve automatic verification methods. In Computer Aided Verification, CAV, volume 531 of Lecture Notes in Computer Science, pages 176–185. Springer, 1990.&#160;<a class="footnote-backref" href="#fnref:246" title="Jump back to footnote 246 in the text">&#8617;</a></p>
</li>
<li id="fn:247">
<p>P. Godefroid, J. de Halleux, A. V. Nori, S. K. Rajamani, W. Schulte, N. Tillmann, and M. Y. Levin. Automating software testing using program analysis. IEEE Softw., 25(5):30–37, 2008.&#160;<a class="footnote-backref" href="#fnref:247" title="Jump back to footnote 247 in the text">&#8617;</a></p>
</li>
<li id="fn:248">
<p>P. Godefroid, N. Klarlund, and K. Sen. DART:Directed automated random testing. In V. Sarkar and M. W. Hall, editors, Programming Language Design and Implementation, PLDI, pages 213–223. ACM, 2005.&#160;<a class="footnote-backref" href="#fnref:248" title="Jump back to footnote 248 in the text">&#8617;</a></p>
</li>
<li id="fn:249">
<p>P. Godefroid and D. Pirottin. Refining dependencies improves partial-order verification methods. In Computer Aided Verification, CAV, volume 697 of Lecture Notes in Computer Science, pages 438–449. Springer, 1993.&#160;<a class="footnote-backref" href="#fnref:249" title="Jump back to footnote 249 in the text">&#8617;</a></p>
</li>
<li id="fn:250">
<p>E. Goldberg and Y. Novikov. BerkMin:A fast and robust Sat-solver. In Design, Automation and Test in Europe Conference and Exposition, DATE, pages 142–149. IEEE Computer Society, 2002.&#160;<a class="footnote-backref" href="#fnref:250" title="Jump back to footnote 250 in the text">&#8617;</a></p>
</li>
<li id="fn:251">
<p>G. Gopalakrishnan and S. Qadeer, editors. Computer Aided Verification, CAV, volume 6806 of Lecture Notes in Computer Science. Springer, 2011.&#160;<a class="footnote-backref" href="#fnref:251" title="Jump back to footnote 251 in the text">&#8617;</a><a class="footnote-backref" href="#fnref2:251" title="Jump back to footnote 251 in the text">&#8617;</a></p>
</li>
<li id="fn:252">
<p>S. Graf and H. Saïdi. Construction of abstract state graphs with PVS. In O. Grumberg, editor, Computer Aided Verification, CAV, volume 1254 of Lecture Notes in Computer Science, pages 72–83. Springer, 1997.&#160;<a class="footnote-backref" href="#fnref:252" title="Jump back to footnote 252 in the text">&#8617;</a></p>
</li>
<li id="fn:253">
<p>S. Graf and B. Steffen. Compositional minimization of finite state processes. In Kurshan and Clarke <sup id="fnref4:332"><a class="footnote-ref" href="#fn:332">332</a></sup>, pages 186–196.&#160;<a class="footnote-backref" href="#fnref:253" title="Jump back to footnote 253 in the text">&#8617;</a></p>
</li>
<li id="fn:254">
<p>A. Groce, D. A. Peled, and M. Yannakakis. Adaptive model checking. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 2280 of Lecture Notes in Computer Science, pages 357–370. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:254" title="Jump back to footnote 254 in the text">&#8617;</a></p>
</li>
<li id="fn:255">
<p>O. Grumberg and D. E. Long. Model checking and modular verification. ACM Trans. Progr. Lang. Syst., 16:843–872, 1994.&#160;<a class="footnote-backref" href="#fnref:255" title="Jump back to footnote 255 in the text">&#8617;</a></p>
</li>
<li id="fn:256">
<p>E. L. Gunter and D. A. Peled. Path exploration tool. In Tools and Algorithms for Construction and Analysis of Systems, TACAS, volume 1579 of Lecture Notes in Computer Science, pages 405–419. Springer, 1999.&#160;<a class="footnote-backref" href="#fnref:256" title="Jump back to footnote 256 in the text">&#8617;</a></p>
</li>
<li id="fn:257">
<p>E. L. Gunter and D. A. Peled. Model checking, testing and verification working together. Formal Asp. Comput., 17(2):201–221, 2005.&#160;<a class="footnote-backref" href="#fnref:257" title="Jump back to footnote 257 in the text">&#8617;</a></p>
</li>
<li id="fn:258">
<p>A. Gupta, K. L. McMillan, and Z. Fu. Automated assumption generation for compositional verification. Formal Methods Syst. Design, 32(3):285–301, 2008.&#160;<a class="footnote-backref" href="#fnref:258" title="Jump back to footnote 258 in the text">&#8617;</a></p>
</li>
<li id="fn:259">
<p>T. Hafer and W. Thomas. Computation tree logic CTL ⋆ and path quantifiers in the monadic theory of the binary tree. In International Colloquium on Automata, Languages, and Programming, ICALP, volume 267 of Lecture Notes in Computer Science, pages 269–279. Springer, 1987.&#160;<a class="footnote-backref" href="#fnref:259" title="Jump back to footnote 259 in the text">&#8617;</a></p>
</li>
<li id="fn:260">
<p>N. Halbwachs, Y. E. Proy, and P. Roumanoff. Verification of real-time systems using linear relation analysis. Formal Methods Syst. Design, 11(2):157–185, 1997.&#160;<a class="footnote-backref" href="#fnref:260" title="Jump back to footnote 260 in the text">&#8617;</a></p>
</li>
<li id="fn:261">
<p>J. Y. Halpern. Reasoning about Uncertainty. MIT Press, 2005.&#160;<a class="footnote-backref" href="#fnref:261" title="Jump back to footnote 261 in the text">&#8617;</a></p>
</li>
<li id="fn:262">
<p>M. G. Harbour, M. H. Klein, and J. P. Lehoczky. Timing analysis for fixed-priority scheduling of hard real-time systems. IEEE Trans. Software Engineering, 20(1):13–28, 1994.&#160;<a class="footnote-backref" href="#fnref:262" title="Jump back to footnote 262 in the text">&#8617;</a></p>
</li>
<li id="fn:263">
<p>R. Hardin, Z. Har’El, and R. P. Kurshan. COSPAN. In R. Alur and T. A. Henzinger, editors, Computer Aided Verification, CAV, volume 1102 of Lecture Notes in Computer Science, pages 423–427. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:263" title="Jump back to footnote 263 in the text">&#8617;</a></p>
</li>
<li id="fn:264">
<p>D. Harel. First-Order Dynamic Logic, volume 68 of Lecture Notes in Computer Science. Springer, 1979.&#160;<a class="footnote-backref" href="#fnref:264" title="Jump back to footnote 264 in the text">&#8617;</a></p>
</li>
<li id="fn:265">
<p>Z. Har’El and R. P. Kurshan. Software for analytical development of communications protocols. AT&amp;T Tech. J., 69(1):45–59, 1990.&#160;<a class="footnote-backref" href="#fnref:265" title="Jump back to footnote 265 in the text">&#8617;</a></p>
</li>
<li id="fn:266">
<p>Z. Hassan, A. R. Bradley, and F. Somenzi. Incremental, inductive CTL model checking. In P. Madhusudan and S. A. Seshia, editors, Computer Aided Verification, CAV, volume 7358 of Lecture Notes in Computer Science, pages 532–547. Springer, 2012.&#160;<a class="footnote-backref" href="#fnref:266" title="Jump back to footnote 266 in the text">&#8617;</a></p>
</li>
<li id="fn:267">
<p>Z. Hassan, A. R. Bradley, and F. Somenzi. Better generalization in IC3. In Formal Methods in Computer-Aided Design, FMCAD, pages 157–164. IEEE, 2013.&#160;<a class="footnote-backref" href="#fnref:267" title="Jump back to footnote 267 in the text">&#8617;</a></p>
</li>
<li id="fn:268">
<p>M. Hennessy and R. Milner. Algebraic laws for nondeterminism and concurrency. J. ACM, 32(1):137–161, 1985.&#160;<a class="footnote-backref" href="#fnref:268" title="Jump back to footnote 268 in the text">&#8617;</a></p>
</li>
<li id="fn:269">
<p>M. Henzinger, T. A. Henzinger, and P. Kopke. Computing simulations on finite and infinite graphs. In Foundations of Computer Science, FOCS, pages 453–462. IEEE Computer Society Press, 1995.&#160;<a class="footnote-backref" href="#fnref:269" title="Jump back to footnote 269 in the text">&#8617;</a></p>
</li>
<li id="fn:270">
<p>T. A. Henzinger, R. Jhala, R. Majumdar, and K. L. McMillan. Abstractions from proofs. In N. D. Jones and X. Leroy, editors, Principles of Programming Languages, POPL, pages 232–244. ACM, 2004.&#160;<a class="footnote-backref" href="#fnref:270" title="Jump back to footnote 270 in the text">&#8617;</a></p>
</li>
<li id="fn:271">
<p>T. A. Henzinger, R. Jhala, R. Majumdar, and G. Sutre. Lazy abstraction. In Principles of Programming Languages, POPL, pages 58–70. ACM Press, 2002.&#160;<a class="footnote-backref" href="#fnref:271" title="Jump back to footnote 271 in the text">&#8617;</a></p>
</li>
<li id="fn:272">
<p>T. A. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine. Symbolic model checking for real-time systems. Inf. Comput., 111(2):193–244, 1994.&#160;<a class="footnote-backref" href="#fnref:272" title="Jump back to footnote 272 in the text">&#8617;</a></p>
</li>
<li id="fn:273">
<p>M. Heule and H. van Maaren. Look-ahead based SAT solvers. In Handbook of Satisfiability, volume 185 of Frontiers in Artificial Intelligence and Applications, pages 155–184. IOS Press, 2009.&#160;<a class="footnote-backref" href="#fnref:273" title="Jump back to footnote 273 in the text">&#8617;</a></p>
</li>
<li id="fn:274">
<p>C. A. R. Hoare. Communicating Sequential Processes. Prentice-Hall, 1985.&#160;<a class="footnote-backref" href="#fnref:274" title="Jump back to footnote 274 in the text">&#8617;</a></p>
</li>
<li id="fn:275">
<p>G. Holzmann. The model checker SPIN. IEEE Trans. Software Engineering, 23(5):279–295, 1997.&#160;<a class="footnote-backref" href="#fnref:275" title="Jump back to footnote 275 in the text">&#8617;</a></p>
</li>
<li id="fn:276">
<p>G. J. Holzmann. Design and Validation of Computer Protocols. Prentice-Hall, 1991.&#160;<a class="footnote-backref" href="#fnref:276" title="Jump back to footnote 276 in the text">&#8617;</a></p>
</li>
<li id="fn:277">
<p>G. J. Holzmann, P. Godefroid, and D. Pirottin. Coverage preserving reduction strategies for reachability analysis. In Protocol Specification, Testing and Verification, pages 349–363. North-Holland, 1992.&#160;<a class="footnote-backref" href="#fnref:277" title="Jump back to footnote 277 in the text">&#8617;</a></p>
</li>
<li id="fn:278">
<p>G. J. Holzmann and D. Peled. An improvement in formal verification. In Formal Description Techniques, pages 197–211. Chapman and Hall, 1994.&#160;<a class="footnote-backref" href="#fnref:278" title="Jump back to footnote 278 in the text">&#8617;</a></p>
</li>
<li id="fn:279">
<p>G. J. Holzmann and D. Peled. The state of SPIN. In Computer Aided Verification, CAV, volume 1102 of Lecture Notes in Computer Science, pages 385–389. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:279" title="Jump back to footnote 279 in the text">&#8617;</a></p>
</li>
<li id="fn:280">
<p>G. J. Holzmann, D. Peled, and M. Yannakakis. On nested depth first search. In Second SPIN Workshop, pages 23–32. AMS, 1996.&#160;<a class="footnote-backref" href="#fnref:280" title="Jump back to footnote 280 in the text">&#8617;</a></p>
</li>
<li id="fn:281">
<p>J. N. Hooker. Solving the incremental satisfiability problem. J. Logic Progr., 15(1–2):177–186, 1993.&#160;<a class="footnote-backref" href="#fnref:281" title="Jump back to footnote 281 in the text">&#8617;</a></p>
</li>
<li id="fn:282">
<p>J. E. Hopcroft and J. D. Ullman. Introduction to Automata Theory, Languages, and Computation. Addison-Wesley, 1979.&#160;<a class="footnote-backref" href="#fnref:282" title="Jump back to footnote 282 in the text">&#8617;</a></p>
</li>
<li id="fn:283">
<p>F. Howar and B. Steffen. Learning models for verification and testing. In Leveraging Applications of Formal Methods, Verification and Validation, ISoLA, volume 8802 of Lecture Notes in Computer Science, pages 199–201. Springer, 2014.&#160;<a class="footnote-backref" href="#fnref:283" title="Jump back to footnote 283 in the text">&#8617;</a></p>
</li>
<li id="fn:284">
<p>G. Huang. Constructing Craig interpolation formulas. In Computing and Combinatorics, COCOON, volume 959 of Lecture Notes in Computer Science, pages 181–190. Springer, 1995.&#160;<a class="footnote-backref" href="#fnref:284" title="Jump back to footnote 284 in the text">&#8617;</a></p>
</li>
<li id="fn:285">
<p>P. Huber, A. M. Jensen, L. O. Jepsen, and K. Jensen. Towards reachability trees for high-level Petri nets. In Advances in Petri Nets 1984, European Workshop on Applications and Theory in Petri Nets, volume 188 of Lecture Notes in Computer Science, pages 215–233. Springer, 1984.&#160;<a class="footnote-backref" href="#fnref:285" title="Jump back to footnote 285 in the text">&#8617;</a></p>
</li>
<li id="fn:286">
<p>G. Hughes and M. Cresswell. A New Introduction to Modal Logic. Routledge, 1996.&#160;<a class="footnote-backref" href="#fnref:286" title="Jump back to footnote 286 in the text">&#8617;</a></p>
</li>
<li id="fn:287">
<p>G. E. Hughes and M. J. Creswell. Introduction to Modal Logic. Methuen, 1977.&#160;<a class="footnote-backref" href="#fnref:287" title="Jump back to footnote 287 in the text">&#8617;</a></p>
</li>
<li id="fn:288">
<p>IEEE Computer Society. IEEE Standard for Futurebus+—Logical Protocol Specification, 1992. IEEE Standard 896.1–1991.&#160;<a class="footnote-backref" href="#fnref:288" title="Jump back to footnote 288 in the text">&#8617;</a></p>
</li>
<li id="fn:289">
<p>C. W. Ip and D. L. Dill. Better verification through symmetry. In L. Claesen, editor, Computer Hardware Description Languages and Their Applications, CHDL, pages 97–111. North-Holland, 1993.&#160;<a class="footnote-backref" href="#fnref:289" title="Jump back to footnote 289 in the text">&#8617;</a></p>
</li>
<li id="fn:290">
<p>M. Isberner, F. Howar, and B. Steffen. The TTT algorithm:A redundancy-free approach to active automata learning. In Runtime Verification, RV, volume 8734 of Lecture Notes in Computer Science, pages 307–322. Springer, 2014.&#160;<a class="footnote-backref" href="#fnref:290" title="Jump back to footnote 290 in the text">&#8617;</a></p>
</li>
<li id="fn:291">
<p>H. Jain, C. Bartzis, and E. M. Clarke. Satisfiability checking of non-clausal formulas using general matings. In A. Biere and C. P. Gomes, editors, Theory and Applications of Satisfiability Testing, SAT, volume 4121 of Lecture Notes in Computer Science, pages 75–89. Springer, 2006.&#160;<a class="footnote-backref" href="#fnref:291" title="Jump back to footnote 291 in the text">&#8617;</a></p>
</li>
<li id="fn:292">
<p>H. Jain, F. Ivancic, A. Gupta, I. Shlyakhter, and C. Wang. Using statically computed invariants inside the predicate abstraction and refinement loop. In T. Ball and R. B. Jones, editors, Computer Aided Verification, CAV, volume 4144 of Lecture Notes in Computer Science, pages 137–151. Springer, 2006.&#160;<a class="footnote-backref" href="#fnref:292" title="Jump back to footnote 292 in the text">&#8617;</a></p>
</li>
<li id="fn:293">
<p>H. Jain, D. Kroening, N. Sharygina, and E. M. Clarke. Word-level predicate-abstraction and refinement techniques for verifying RTL Verilog. IEEE Trans. CAD Integr. Circuits Syst., 27(2):366–379, 2008.&#160;<a class="footnote-backref" href="#fnref:293" title="Jump back to footnote 293 in the text">&#8617;</a></p>
</li>
<li id="fn:294">
<p>R. Jhala and K. L. McMillan. Array abstractions from proofs. In Computer Aided Verification, CAV, volume 4590 of Lecture Notes in Computer Science, pages 193–206. Springer, 2007.&#160;<a class="footnote-backref" href="#fnref:294" title="Jump back to footnote 294 in the text">&#8617;</a></p>
</li>
<li id="fn:295">
<p>C. B. Jones. Specification and design of (parallel) programs. In Proceedings of IFIP’83, pages 321–332. North-Holland, 1983.&#160;<a class="footnote-backref" href="#fnref:295" title="Jump back to footnote 295 in the text">&#8617;</a></p>
</li>
<li id="fn:296">
<p>B. Josko. Verifying the correctness of AADL-modules using model checking. In de Bakker et al. <sup id="fnref2:173"><a class="footnote-ref" href="#fn:173">173</a></sup>, pages 386–400.&#160;<a class="footnote-backref" href="#fnref:296" title="Jump back to footnote 296 in the text">&#8617;</a></p>
</li>
<li id="fn:297">
<p>D. Jovanovic and B. Dutertre. Property-directed k-induction. In Formal Methods in Computer-Aided Design, FMCAD, pages 85–92. IEEE, 2016.&#160;<a class="footnote-backref" href="#fnref:297" title="Jump back to footnote 297 in the text">&#8617;</a></p>
</li>
<li id="fn:298">
<p>J. J. Joyce and C. H. Seger. The HOL-Voss system:Model-checking inside a general-purpose theorem-prover. In Higher Order Logic Theorem Proving and its Applications, HUG, volume 780 of Lecture Notes in Computer Science, pages 185–198. Springer, 1994.&#160;<a class="footnote-backref" href="#fnref:298" title="Jump back to footnote 298 in the text">&#8617;</a></p>
</li>
<li id="fn:299">
<p>M. Jurdzinski, M. Paterson, and U. Zwick. A deterministic subexponential algorithm for solving parity games. SIAM J. Comput., 38(4):1519–1532, 2008.&#160;<a class="footnote-backref" href="#fnref:299" title="Jump back to footnote 299 in the text">&#8617;</a></p>
</li>
<li id="fn:300">
<p>V. Kahlon. Parameterization as abstraction:A tractable approach to the dataflow analysis of concurrent programs. In Logic in Computer Science, LICS, pages 181–192. IEEE Computer Society, 2008.&#160;<a class="footnote-backref" href="#fnref:300" title="Jump back to footnote 300 in the text">&#8617;</a></p>
</li>
<li id="fn:301">
<p>A. Kaiser, D. Kroening, and T. Wahl. Efficient coverability analysis by proof minimization. In M. Koutny and I. Ulidowski, editors, Concurrency Theory, CONCUR, volume 7454 of Lecture Notes in Computer Science, pages 500–515. Springer, 2012.&#160;<a class="footnote-backref" href="#fnref:301" title="Jump back to footnote 301 in the text">&#8617;</a></p>
</li>
<li id="fn:302">
<p>A. Kaiser, D. Kroening, and T. Wahl. A widening approach to multithreaded program verification. ACM Trans. Progr. Lang. Syst., 36(4):14:1–14:29, 2014.&#160;<a class="footnote-backref" href="#fnref:302" title="Jump back to footnote 302 in the text">&#8617;</a></p>
</li>
<li id="fn:303">
<p>A. Kaiser, D. Kroening, and T. Wahl. Lost in abstraction:Monotonicity in multi-threaded programs. Inf. Comput., 252:30–47, 2017.&#160;<a class="footnote-backref" href="#fnref:303" title="Jump back to footnote 303 in the text">&#8617;</a></p>
</li>
<li id="fn:304">
<p>M. Kaminski. A branching time logic with past operators. J. Comput. Syst. Sci., 49(2):223–246, 1994.&#160;<a class="footnote-backref" href="#fnref:304" title="Jump back to footnote 304 in the text">&#8617;</a></p>
</li>
<li id="fn:305">
<p>S. Katz. Techniques for increasing coverage of formal verification. Master’s thesis, Department of Computer Science, Technion – Israel Institute of Technology, 2001.&#160;<a class="footnote-backref" href="#fnref:305" title="Jump back to footnote 305 in the text">&#8617;</a></p>
</li>
<li id="fn:306">
<p>S. Katz and D. A. Peled. An efficient verification method for parallel and distributed programs. In Workshop on Linear Time, Branching Time and Partial Order in Logics and Models for Concurrency, volume 354 of Lecture Notes in Computer Science, pages 489–507. Springer, 1988.&#160;<a class="footnote-backref" href="#fnref:306" title="Jump back to footnote 306 in the text">&#8617;</a></p>
</li>
<li id="fn:307">
<p>S. Katz and D. A. Peled. Defining conditional independence using collapses. Theor. Comput. Sci., 101(2):337–359, 1992.&#160;<a class="footnote-backref" href="#fnref:307" title="Jump back to footnote 307 in the text">&#8617;</a></p>
</li>
<li id="fn:308">
<p>B. W. Kernighan and D. M. Ritchie. The C Programming Language. Prentice-Hall, 1978.&#160;<a class="footnote-backref" href="#fnref:308" title="Jump back to footnote 308 in the text">&#8617;</a></p>
</li>
<li id="fn:309">
<p>Y. Kesten, O. Maler, M. Marcus, A. Pnueli, and E. Shahar. Symbolic model checking with rich assertional laguages. In O. Grumberg, editor, Computer Aided Verification, CAV, volume 1254 of Lecture Notes in Computer Science, pages 424–435. Springer, 1997.&#160;<a class="footnote-backref" href="#fnref:309" title="Jump back to footnote 309 in the text">&#8617;</a></p>
</li>
<li id="fn:310">
<p>S. Khurshid, C. S. Pasareanu, and W. Visser. Generalized symbolic execution for model checking and testing. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 2619 of Lecture Notes in Computer Science, pages 553–568. Springer, 2003.&#160;<a class="footnote-backref" href="#fnref:310" title="Jump back to footnote 310 in the text">&#8617;</a></p>
</li>
<li id="fn:311">
<p>J. C. King. A new approach to program testing. In C. Hackl, editor, Programming Methodology, volume 23 of Lecture Notes in Computer Science, pages 278–290. Springer, 1975.&#160;<a class="footnote-backref" href="#fnref:311" title="Jump back to footnote 311 in the text">&#8617;</a></p>
</li>
<li id="fn:312">
<p>N. Klarlund. Progress measures for complementation of ω automata with applications to temporal logic. In Foundations of Computer Science, FOCS, pages 358–367. IEEE, 1991.&#160;<a class="footnote-backref" href="#fnref:312" title="Jump back to footnote 312 in the text">&#8617;</a></p>
</li>
<li id="fn:313">
<p>D. E. Knuth. The Art of Computer Programming: Fascicle 6 Volume 4B: Satisfiability. Addison Wesley, 2015.&#160;<a class="footnote-backref" href="#fnref:313" title="Jump back to footnote 313 in the text">&#8617;</a></p>
</li>
<li id="fn:314">
<p>D. Kozen. Lower bounds for natural proof systems. In Foundations of Computer Science, FOCS, pages 254–266. IEEE, 1977.&#160;<a class="footnote-backref" href="#fnref:314" title="Jump back to footnote 314 in the text">&#8617;</a></p>
</li>
<li id="fn:315">
<p>D. Kozen. Results on the propositional μ calculus. Theor. Comput. Sci., 27:333–354, 1983.&#160;<a class="footnote-backref" href="#fnref:315" title="Jump back to footnote 315 in the text">&#8617;</a></p>
</li>
<li id="fn:316">
<p>J. Krajíček. Interpolation theorems, lower bounds for proof systems, and independence results for bounded arithmetic. J. Symbolic Logic, 62(2):457–486, 1997.&#160;<a class="footnote-backref" href="#fnref:316" title="Jump back to footnote 316 in the text">&#8617;</a></p>
</li>
<li id="fn:317">
<p>D. Kroening, J. Ouaknine, O. Strichman, T. Wahl, and J. Worrell. Linear completeness thresholds for bounded model checking. In G. Gopalakrishnan and S. Qadeer, editors, Computer Aided Verification, CAV, volume 6806 of Lecture Notes in Computer Science, pages 557–572. Springer, 2011.&#160;<a class="footnote-backref" href="#fnref:317" title="Jump back to footnote 317 in the text">&#8617;</a></p>
</li>
<li id="fn:318">
<p>D. Kroening and O. Strichman. Efficient computation of recurrence diameters. In L. D. Zuck, P. C. Attie, A. Cortesi, and S. Mukhopadhyay, editors, Verification, Model Checking, and Abstract Interpretation, VMCAI, volume 2575 of Lecture Notes in Computer Science, pages 298–309. Springer, 2003.&#160;<a class="footnote-backref" href="#fnref:318" title="Jump back to footnote 318 in the text">&#8617;</a></p>
</li>
<li id="fn:319">
<p>D. Kroening and G. Weissenbacher. Interpolation-based software verification with Wolverine. In Gopalakrishnan and Qadeer <sup id="fnref:251"><a class="footnote-ref" href="#fn:251">251</a></sup>, pages 573–578.&#160;<a class="footnote-backref" href="#fnref:319" title="Jump back to footnote 319 in the text">&#8617;</a></p>
</li>
<li id="fn:320">
<p>F. Kröger. LAR:A logic of algorithmic reasoning. Acta Inf., 8(3):243–266, 1977.&#160;<a class="footnote-backref" href="#fnref:320" title="Jump back to footnote 320 in the text">&#8617;</a></p>
</li>
<li id="fn:321">
<p>O. Kullmann. Fundaments of branching heuristics. In Handbook of Satisfiability, volume 185 of Frontiers in Artificial Intelligence and Applications, pages 205–244. IOS Press, 2009.&#160;<a class="footnote-backref" href="#fnref:321" title="Jump back to footnote 321 in the text">&#8617;</a></p>
</li>
<li id="fn:322">
<p>O. Kupferman and O. Grumberg. Branching-time temporal logic and tree automata. Inf. Comput., 125(1):62–69, 1996.&#160;<a class="footnote-backref" href="#fnref:322" title="Jump back to footnote 322 in the text">&#8617;</a></p>
</li>
<li id="fn:323">
<p>O. Kupferman and A. Pnueli. Once and for all. In Logic in Computer Science, LICS, pages 25–35. IEEE, 1995.&#160;<a class="footnote-backref" href="#fnref:323" title="Jump back to footnote 323 in the text">&#8617;</a></p>
</li>
<li id="fn:324">
<p>O. Kupferman and M. Vardi. Weak alternating automata are not that weak. ACM Trans. Computational Logic, 2(2):408–429, 2001.&#160;<a class="footnote-backref" href="#fnref:324" title="Jump back to footnote 324 in the text">&#8617;</a></p>
</li>
<li id="fn:325">
<p>O. Kupferman and M. Y. Vardi. Verification of fair transition systems. In R. Alur and T. A. Henzinger, editors, Computer Aided Verification, CAV, volume 1102 of Lecture Notes in Computer Science, pages 372–382. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:325" title="Jump back to footnote 325 in the text">&#8617;</a></p>
</li>
<li id="fn:326">
<p>O. Kupferman and M. Y. Vardi. Model checking of safety properties. Formal Methods Syst. Design, 19(3):291–314, 2001.&#160;<a class="footnote-backref" href="#fnref:326" title="Jump back to footnote 326 in the text">&#8617;</a></p>
</li>
<li id="fn:327">
<p>O. Kupferman, M. Y. Vardi, and P. Wolper. An automata-theoretic approach to branching-time model checking. J. ACM, 47(2):312–360, 2000.&#160;<a class="footnote-backref" href="#fnref:327" title="Jump back to footnote 327 in the text">&#8617;</a></p>
</li>
<li id="fn:328">
<p>R. Kurshan. Complementing deterministic Büchi automata in polynomial time. Journal of Computer and Systems Science, 35:59–71, 1987.&#160;<a class="footnote-backref" href="#fnref:328" title="Jump back to footnote 328 in the text">&#8617;</a></p>
</li>
<li id="fn:329">
<p>R. P. Kurshan. Analysis of discrete event coordination. In de Bakker et al. <sup id="fnref:173"><a class="footnote-ref" href="#fn:173">173</a></sup>, pages 414–453.&#160;<a class="footnote-backref" href="#fnref:329" title="Jump back to footnote 329 in the text">&#8617;</a></p>
</li>
<li id="fn:330">
<p>R. P. Kurshan. Computer-Aided Verification of Coordinating Processes:The Automata-Theoretic Approach. Princeton University Press, 1994.&#160;<a class="footnote-backref" href="#fnref:330" title="Jump back to footnote 330 in the text">&#8617;</a></p>
</li>
<li id="fn:331">
<p>R. P. Kurshan. Formal verification in a commercial setting. In Design Automation Conference, DAC, pages 258–262. ACM, 1997.&#160;<a class="footnote-backref" href="#fnref:331" title="Jump back to footnote 331 in the text">&#8617;</a></p>
</li>
<li id="fn:332">
<p>R. P. Kurshan and E. M. Clarke, editors. Computer Aided Verification, CAV, volume 531. Springer, 1990.&#160;<a class="footnote-backref" href="#fnref:332" title="Jump back to footnote 332 in the text">&#8617;</a><a class="footnote-backref" href="#fnref2:332" title="Jump back to footnote 332 in the text">&#8617;</a><a class="footnote-backref" href="#fnref3:332" title="Jump back to footnote 332 in the text">&#8617;</a><a class="footnote-backref" href="#fnref4:332" title="Jump back to footnote 332 in the text">&#8617;</a><a class="footnote-backref" href="#fnref5:332" title="Jump back to footnote 332 in the text">&#8617;</a><a class="footnote-backref" href="#fnref6:332" title="Jump back to footnote 332 in the text">&#8617;</a><a class="footnote-backref" href="#fnref7:332" title="Jump back to footnote 332 in the text">&#8617;</a></p>
</li>
<li id="fn:333">
<p>R. P. Kurshan, V. Levin, M. Minea, D. A. Peled, and H. Yenigün. Static partial order reduction. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 1384 of Lecture Notes in Computer Science, pages 345–357. Springer, 1998.&#160;<a class="footnote-backref" href="#fnref:333" title="Jump back to footnote 333 in the text">&#8617;</a></p>
</li>
<li id="fn:334">
<p>R. P. Kurshan and K. L. McMillan. A structural induction theorem for processes. In Principles of Distributed Computing, pages 239–247. ACM, 1989.&#160;<a class="footnote-backref" href="#fnref:334" title="Jump back to footnote 334 in the text">&#8617;</a></p>
</li>
<li id="fn:335">
<p>M. Z. Kwiatkowska, G. Norman, and D. Parker. Symmetry reduction for probabilistic model checking. In Computer Aided Verification, CAV, volume 4144 of Lecture Notes in Computer Science, pages 234–248. Springer, 2006.&#160;<a class="footnote-backref" href="#fnref:335" title="Jump back to footnote 335 in the text">&#8617;</a></p>
</li>
<li id="fn:336">
<p>M. Z. Kwiatkowska, G. Norman, and D. Parker. PRISM 4.0:Verification of probabilistic real-time systems. In Computer Aided Verification, CAV, volume 6806 of Lecture Notes in Computer Science, pages 585–591. Springer, 2011.&#160;<a class="footnote-backref" href="#fnref:336" title="Jump back to footnote 336 in the text">&#8617;</a></p>
</li>
<li id="fn:337">
<p>S. K. Lahiri, T. Ball, and B. Cook. Predicate abstraction via symbolic decision procedures. Logical Methods Comput. Sci., 3(2), 2007.&#160;<a class="footnote-backref" href="#fnref:337" title="Jump back to footnote 337 in the text">&#8617;</a></p>
</li>
<li id="fn:338">
<p>A. Lal and S. Qadeer. Powering the Static Driver Verifier using Corral. In S. Cheung, A. Orso, and M. D. Storey, editors, Foundations of Software Engineering, FSE, pages 202–212. ACM, 2014.&#160;<a class="footnote-backref" href="#fnref:338" title="Jump back to footnote 338 in the text">&#8617;</a></p>
</li>
<li id="fn:339">
<p>A. Lal, S. Qadeer, and S. K. Lahiri. A solver for reachability modulo theories. In P. Madhusudan and S. A. Seshia, editors, Computer Aided Verification, CAV, volume 7358 of Lecture Notes in Computer Science, pages 427–443. Springer, 2012.&#160;<a class="footnote-backref" href="#fnref:339" title="Jump back to footnote 339 in the text">&#8617;</a></p>
</li>
<li id="fn:340">
<p>L. Lamport. “Sometimes” is sometimes “Not Never”. In Principles of Programming Languages, POPL, pages 174–185. ACM Press, 1980.&#160;<a class="footnote-backref" href="#fnref:340" title="Jump back to footnote 340 in the text">&#8617;</a></p>
</li>
<li id="fn:341">
<p>L. Lamport. What good is temporal logic? In IFIP Congress, pages 657–668. Elsevier, 1983.&#160;<a class="footnote-backref" href="#fnref:341" title="Jump back to footnote 341 in the text">&#8617;</a></p>
</li>
<li id="fn:342">
<p>F. Laroussinie and P. Schnoebelen. Specification in CTL+past for verification in CTL. Inf. Comput., 156(1-2):236–263, 2000.&#160;<a class="footnote-backref" href="#fnref:342" title="Jump back to footnote 342 in the text">&#8617;</a></p>
</li>
<li id="fn:343">
<p>K. G. Larsen. Modal specifications. In Sifakis <sup id="fnref2:452"><a class="footnote-ref" href="#fn:452">452</a></sup>, pages 232–246.&#160;<a class="footnote-backref" href="#fnref:343" title="Jump back to footnote 343 in the text">&#8617;</a></p>
</li>
<li id="fn:344">
<p>K. G. Larsen. Efficient local correctness checking. In Bochmann and Probst <sup id="fnref2:69"><a class="footnote-ref" href="#fn:69">69</a></sup>, pages 30–43.&#160;<a class="footnote-backref" href="#fnref:344" title="Jump back to footnote 344 in the text">&#8617;</a></p>
</li>
<li id="fn:345">
<p>K. G. Larsen, P. Pettersson, and W. Yi. Compositional and symbolic model-checking of real-time systems. In Real-Time Systems Symposium, RTSS, pages 76–87. IEEE, 1995.&#160;<a class="footnote-backref" href="#fnref:345" title="Jump back to footnote 345 in the text">&#8617;</a></p>
</li>
<li id="fn:346">
<p>K. G. Larsen, P. Pettersson, and W. Yi. UPPAAL:Status &amp; developments. In Computer Aided Verification, CAV, volume 1254 of Lecture Notes in Computer Science, pages 456–459. Springer, 1997.&#160;<a class="footnote-backref" href="#fnref:346" title="Jump back to footnote 346 in the text">&#8617;</a></p>
</li>
<li id="fn:347">
<p>T. Latvala, A. Biere, K. Heljanko, and T. A. Junttila. Simple bounded LTL model checking. In A. J. Hu and A. K. Martin, editors, Formal Methods in Computer-Aided Design, FMCAD, volume 3312 of Lecture Notes in Computer Science, pages 186–200. Springer, 2004.&#160;<a class="footnote-backref" href="#fnref:347" title="Jump back to footnote 347 in the text">&#8617;</a></p>
</li>
<li id="fn:348">
<p>R. Lazić, T. Newcomb, J. Ouaknine, A. W. Roscoe, and J. Worrell. Nets with tokens which carry data. Fundam. Inf., 88(3):251–274, 2008.&#160;<a class="footnote-backref" href="#fnref:348" title="Jump back to footnote 348 in the text">&#8617;</a></p>
</li>
<li id="fn:349">
<p>C. Y. Lee. Representation of switching circuits by binary-decision programs. Bell System Tech. J., 38:985–999, 1959.&#160;<a class="footnote-backref" href="#fnref:349" title="Jump back to footnote 349 in the text">&#8617;</a></p>
</li>
<li id="fn:350">
<p>D. Lee and M. Yannakakis. Online minimization of transition systems (extended abstract). In S. R. Kosaraju, M. Fellows, A. Wigderson, and J. A. Ellis, editors, Annual ACM Symposium on Theory of Computing, pages 264–274. ACM, 1992.&#160;<a class="footnote-backref" href="#fnref:350" title="Jump back to footnote 350 in the text">&#8617;</a></p>
</li>
<li id="fn:351">
<p>J. P. Lehoczky. Fixed priority scheduling of periodic task sets with arbitrary deadlines. In Real-Time Systems Symposium, RTSS, pages 201–209. IEEE Computer Society, 1990.&#160;<a class="footnote-backref" href="#fnref:351" title="Jump back to footnote 351 in the text">&#8617;</a></p>
</li>
<li id="fn:352">
<p>J. P. Lehoczky, L. Sha, J. K. Strosnider, and H. Tokuda. Fixed priority scheduling theory for hard real-time systems. In Foundations of Real-Time Computing—Scheduling and Resource Management, pages 1–30. Kluwer, 1991.&#160;<a class="footnote-backref" href="#fnref:352" title="Jump back to footnote 352 in the text">&#8617;</a></p>
</li>
<li id="fn:353">
<p>B. Li, C. Wang, and F. Somenzi. Abstraction refinement in symbolic model checking using satisfiability as the only decision procedure. STTT, 7(2):143–155, 2005.&#160;<a class="footnote-backref" href="#fnref:353" title="Jump back to footnote 353 in the text">&#8617;</a></p>
</li>
<li id="fn:354">
<p>O. Lichtenstein and A. Pnueli. Checking that finite state concurrent programs satisfy their linear specification. In Principles of Programming Languages, POPL, pages 97–107. ACM, 1985.&#160;<a class="footnote-backref" href="#fnref:354" title="Jump back to footnote 354 in the text">&#8617;</a></p>
</li>
<li id="fn:355">
<p>O. Lichtenstein, A. Pnueli, and L. Zuck. The glory of the past. In Logics of Programs, volume 193 of Lecture Notes in Computer Science, pages 196–218. Springer, 1985.&#160;<a class="footnote-backref" href="#fnref:355" title="Jump back to footnote 355 in the text">&#8617;</a></p>
</li>
<li id="fn:356">
<p>C. J. Lillieroth and S. Singh. Formal verification of FPGA cores. Nord. J. Comput., 6(3):299–319, 1999.&#160;<a class="footnote-backref" href="#fnref:356" title="Jump back to footnote 356 in the text">&#8617;</a></p>
</li>
<li id="fn:357">
<p>B. Lin and A. R. Newton. Efficient symbolic manipulation of equvialence relations and classes. In International Workshop on Formal Methods in VLSI Design, pages 46–61. ACM, 1991.&#160;<a class="footnote-backref" href="#fnref:357" title="Jump back to footnote 357 in the text">&#8617;</a></p>
</li>
<li id="fn:358">
<p>C. L. Liu and J. W. Layland. Scheduling algorithms for multiprogramming in a hard real-time environment. J. ACM, 20(1):46–61, 1973.&#160;<a class="footnote-backref" href="#fnref:358" title="Jump back to footnote 358 in the text">&#8617;</a></p>
</li>
<li id="fn:359">
<p>C. D. Locke, D. R. Vogel, and T. J. Mesler. Building a predictable avionics platform in Ada:A case study. In Real-Time Systems Symposium, RTSS, pages 181–189. IEEE, 1991.&#160;<a class="footnote-backref" href="#fnref:359" title="Jump back to footnote 359 in the text">&#8617;</a></p>
</li>
<li id="fn:360">
<p>C. Loiseaux, S. Graf, J. Sifakis, A. Bouajjani, and S. Bensalem. Property preserving abstractions for the verification of concurrent systems. Formal Methods Syst. Design, 6:11–45, 1995.&#160;<a class="footnote-backref" href="#fnref:360" title="Jump back to footnote 360 in the text">&#8617;</a></p>
</li>
<li id="fn:361">
<p>D. E. Long. Model Checking, Abstraction, and Compositional Reasoning. PhD thesis, Carnegie Mellon University, 1993.&#160;<a class="footnote-backref" href="#fnref:361" title="Jump back to footnote 361 in the text">&#8617;</a></p>
</li>
<li id="fn:362">
<p>D. E. Long, A. Browne, E. M. Clarke, S. Jha, and W. R. Marrero. An improved algorithm for the evaluation of fixpoint expressions. In Dill <sup id="fnref3:186"><a class="footnote-ref" href="#fn:186">186</a></sup>, pages 338–350.&#160;<a class="footnote-backref" href="#fnref:362" title="Jump back to footnote 362 in the text">&#8617;</a></p>
</li>
<li id="fn:363">
<p>S. MacLane and G. Birkhoff. Algebra. MacMillan, 1968.&#160;<a class="footnote-backref" href="#fnref:363" title="Jump back to footnote 363 in the text">&#8617;</a></p>
</li>
<li id="fn:364">
<p>A. Mader. Tableau recycling. In Bochmann and Probst <sup id="fnref:69"><a class="footnote-ref" href="#fn:69">69</a></sup>, pages 330–342.&#160;<a class="footnote-backref" href="#fnref:364" title="Jump back to footnote 364 in the text">&#8617;</a></p>
</li>
<li id="fn:365">
<p>P. Maier. Compositional circular assume-guarantee rules cannot be sound and complete. In Foundations of Software Science and Computational Structures, FOSSACS, volume 2620 of Lecture Notes in Computer Science, pages 343–357. Springer, 2003.&#160;<a class="footnote-backref" href="#fnref:365" title="Jump back to footnote 365 in the text">&#8617;</a></p>
</li>
<li id="fn:366">
<p>Y. Malachi and S. S. Owicki. Temporal specifications of self-timed systems. In H. T. Kung, B. Sproull, and G. Steele, editors, VLSI Systems and Computations, pages 203–212. Springer, 1981.&#160;<a class="footnote-backref" href="#fnref:366" title="Jump back to footnote 366 in the text">&#8617;</a></p>
</li>
<li id="fn:367">
<p>S. Malik, A. Wang, R. Brayton, and A. Sangiovanni-Vincenteli. Logic verification using binary decision diagrams in a logic synthesis environment. In International Conference on Computer-Aided Design, pages 6–9. IEEE, 1988.&#160;<a class="footnote-backref" href="#fnref:367" title="Jump back to footnote 367 in the text">&#8617;</a></p>
</li>
<li id="fn:368">
<p>M. Mandrykin, V. Mutilin, E. Novikov, A. V. Khoroshilov, and P. Shved. Using Linux device drivers for static verification tools benchmarking. Prog. Comput. Softw., 38(5):245–256, 2012.&#160;<a class="footnote-backref" href="#fnref:368" title="Jump back to footnote 368 in the text">&#8617;</a></p>
</li>
<li id="fn:369">
<p>Z. Manna and A. Pnueli. The Temporal Logic of Reactive and Concurrent Systems:Specification. Springer, 1992.&#160;<a class="footnote-backref" href="#fnref:369" title="Jump back to footnote 369 in the text">&#8617;</a></p>
</li>
<li id="fn:370">
<p>Z. Manna and A. Pnueli. Temporal Verifications of Reactive Systems:Safety. Springer, 1995.&#160;<a class="footnote-backref" href="#fnref:370" title="Jump back to footnote 370 in the text">&#8617;</a></p>
</li>
<li id="fn:371">
<p>R. Marelly and O. Grumberg. GORMEL—Grammar ORiented ModEL checker. Technical Report 697, Technion, 1991.&#160;<a class="footnote-backref" href="#fnref:371" title="Jump back to footnote 371 in the text">&#8617;</a></p>
</li>
<li id="fn:372">
<p>J. P. Marques Silva and K. A. Sakallah. GRASP—a new search algorithm for satisfiability. In International Conference on Computer-Aided Design, ICCAD, pages 220–227. IEEE Computer Society, 1996.&#160;<a class="footnote-backref" href="#fnref:372" title="Jump back to footnote 372 in the text">&#8617;</a></p>
</li>
<li id="fn:373">
<p>O. Matthews, J. D. Bingham, and D. J. Sorin. Verifiable hierarchical protocols with network invariants on parametric systems. In Formal Methods in Computer-Aided Design, FMCAD, pages 101–108. IEEE, 2016.&#160;<a class="footnote-backref" href="#fnref:373" title="Jump back to footnote 373 in the text">&#8617;</a></p>
</li>
<li id="fn:374">
<p>A. W. Mazurkiewicz. Basic notions of trace theory. In Linear Time, Branching Time and Partial Order in Logics and Models for Concurrency, volume 354 of Lecture Notes in Computer Science, pages 285–363. Springer, 1988.&#160;<a class="footnote-backref" href="#fnref:374" title="Jump back to footnote 374 in the text">&#8617;</a></p>
</li>
<li id="fn:375">
<p>K. McMillan. Using unfolding to avoid the state explosion problem in the verification of asynchronous circuits. In Computer Aided Verification, CAV, volume 663 of Lecture Notes in Computer Science, pages 164–174. Springer, 1992.&#160;<a class="footnote-backref" href="#fnref:375" title="Jump back to footnote 375 in the text">&#8617;</a></p>
</li>
<li id="fn:376">
<p>K. L. McMillan. Symbolic Model Checking:An Approach to the State Explosion Problem. Kluwer, 1993.&#160;<a class="footnote-backref" href="#fnref:376" title="Jump back to footnote 376 in the text">&#8617;</a></p>
</li>
<li id="fn:377">
<p>K. L. McMillan. Circular compositional reasoning about liveness. In Correct Hardware Design and Verification Methods, CHARME, volume 1703 of Lecture Notes in Computer Science, pages 342–345. Springer, 1999.&#160;<a class="footnote-backref" href="#fnref:377" title="Jump back to footnote 377 in the text">&#8617;</a></p>
</li>
<li id="fn:378">
<p>K. L. McMillan. Verification of infinite state systems by compositional model checking. In Correct Hardware Design and Verification Methods, CHARME, volume 1703 of Lecture Notes in Computer Science, pages 219–234. Springer, 1999.&#160;<a class="footnote-backref" href="#fnref:378" title="Jump back to footnote 378 in the text">&#8617;</a></p>
</li>
<li id="fn:379">
<p>K. L. McMillan. Parameterized verification of the FLASH cache coherence protocol by compositional model checking. In Correct Hardware Design and Verification Methods, volume 2144 of Lecture Notes in Computer Science, pages 179–195. Springer, 2001.&#160;<a class="footnote-backref" href="#fnref:379" title="Jump back to footnote 379 in the text">&#8617;</a></p>
</li>
<li id="fn:380">
<p>K. L. McMillan. Applying SAT methods in unbounded symbolic model checking. In E. Brinksma and K. G. Larsen, editors, Computer Aided Verification, CAV, volume 2404 of Lecture Notes in Computer Science, pages 250–264. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:380" title="Jump back to footnote 380 in the text">&#8617;</a></p>
</li>
<li id="fn:381">
<p>K. L. McMillan. Interpolation and SAT-based model checking. In W. A. J. Hunt and F. Somenzi, editors, Computer Aided Verification, CAV, volume 2725 of Lecture Notes in Computer Science, pages 1–13. Springer, 2003.&#160;<a class="footnote-backref" href="#fnref:381" title="Jump back to footnote 381 in the text">&#8617;</a></p>
</li>
<li id="fn:382">
<p>K. L. McMillan. An interpolating theorem prover. Theor. Comput. Sci., 345(1):101–121, 2005.&#160;<a class="footnote-backref" href="#fnref:382" title="Jump back to footnote 382 in the text">&#8617;</a></p>
</li>
<li id="fn:383">
<p>K. L. McMillan. Lazy abstraction with interpolants. In Ball and Jones <sup id="fnref2:39"><a class="footnote-ref" href="#fn:39">39</a></sup>, pages 123–136.&#160;<a class="footnote-backref" href="#fnref:383" title="Jump back to footnote 383 in the text">&#8617;</a></p>
</li>
<li id="fn:384">
<p>K. L. McMillan and N. Amla. Automatic abstraction without counterexamples. In H. Garavel and J. Hatcliff, editors, Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 2619 of Lecture Notes in Computer Science, pages 2–17. Springer, 2003.&#160;<a class="footnote-backref" href="#fnref:384" title="Jump back to footnote 384 in the text">&#8617;</a></p>
</li>
<li id="fn:385">
<p>T. F. Melham. Abstraction mechanisms for hardware verification. In G. Birtwistle and P. A. Subrahmanyam, editors, VLSI Specification, Verification and Synthesis, volume SECS35, pages 267–291. Kluwer, 1988.&#160;<a class="footnote-backref" href="#fnref:385" title="Jump back to footnote 385 in the text">&#8617;</a></p>
</li>
<li id="fn:386">
<p>R. Meyer and T. Strazny. Petruchio:From dynamic networks to nets. In T. Touili, B. Cook, and P. B. Jackson, editors, Computer Aided Verification, CAV, volume 6174 of Lecture Notes in Computer Science, pages 175–179. Springer, 2010.&#160;<a class="footnote-backref" href="#fnref:386" title="Jump back to footnote 386 in the text">&#8617;</a></p>
</li>
<li id="fn:387">
<p>R. Milner. An algebraic definition of simulation between programs. In D. C. Cooper, editor, International Joint Conference on Artificial Intelligence, IJCAI, pages 481–489. Kaufmann, 1971.&#160;<a class="footnote-backref" href="#fnref:387" title="Jump back to footnote 387 in the text">&#8617;</a></p>
</li>
<li id="fn:388">
<p>R. Milner. A Calculus of Communicating Systems, volume 92 of Lecture Notes in Computer Science. Springer, 1980.&#160;<a class="footnote-backref" href="#fnref:388" title="Jump back to footnote 388 in the text">&#8617;</a></p>
</li>
<li id="fn:389">
<p>S. Minato. Techniques of BDD/ZDD:brief history and recent activity. IEICE Transactions, 96-D(7):1419–1429, 2013.&#160;<a class="footnote-backref" href="#fnref:389" title="Jump back to footnote 389 in the text">&#8617;</a></p>
</li>
<li id="fn:390">
<p>A. Miné. A few graph-based relational numerical abstract domains. In M. V. Hermenegildo and G. Puebla, editors, Static Analysis, SAS, volume 2477 of Lecture Notes in Computer Science, pages 117–132. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:390" title="Jump back to footnote 390 in the text">&#8617;</a></p>
</li>
<li id="fn:391">
<p>A. Miné. The octagon abstract domain. Higher-Order Symbolic Comput., 19(1):31–100, 2006.&#160;<a class="footnote-backref" href="#fnref:391" title="Jump back to footnote 391 in the text">&#8617;</a></p>
</li>
<li id="fn:392">
<p>B. Mishra and E. Clarke. Hierarchical verification of asynchronous circuits using temporal logic. Theor. Comput. Sci., 38:269–291, 1985.&#160;<a class="footnote-backref" href="#fnref:392" title="Jump back to footnote 392 in the text">&#8617;</a></p>
</li>
<li id="fn:393">
<p>J. Misra and K. M. Chandy. Proofs of networks of processes. IEEE Trans. Software Engineering, 7(4):417–426, 1981.&#160;<a class="footnote-backref" href="#fnref:393" title="Jump back to footnote 393 in the text">&#8617;</a></p>
</li>
<li id="fn:394">
<p>M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff:Engineering an efficient SAT solver. In Design Automation Conference, DAC, pages 530–535. ACM, 2001.&#160;<a class="footnote-backref" href="#fnref:394" title="Jump back to footnote 394 in the text">&#8617;</a></p>
</li>
<li id="fn:395">
<p>R. Mukherjee, D. Kroening, and T. Melham. Hardware verification using software analyzers. In 2015 IEEE Computer Society Annual Symposium on VLSI, ISVLSI, pages 7–12. IEEE Computer Society, 2015.&#160;<a class="footnote-backref" href="#fnref:395" title="Jump back to footnote 395 in the text">&#8617;</a></p>
</li>
<li id="fn:396">
<p>G. J. Myers. The Art of Software Testing. Wiley, 2nd edition, 2004.&#160;<a class="footnote-backref" href="#fnref:396" title="Jump back to footnote 396 in the text">&#8617;</a></p>
</li>
<li id="fn:397">
<p>A. Nadel, V. Ryvchin, and O. Strichman. Efficient MUS extraction with resolution. In Formal Methods in Computer-Aided Design, FMCAD, pages 197–200. IEEE, 2013.&#160;<a class="footnote-backref" href="#fnref:397" title="Jump back to footnote 397 in the text">&#8617;</a></p>
</li>
<li id="fn:398">
<p>K. S. Namjoshi and R. J. Trefler. On the competeness of compositional reasoning. In Computer Aided Verification, CAV, volume 1855 of Lecture Notes in Computer Science, pages 139–153. Springer, 2000.&#160;<a class="footnote-backref" href="#fnref:398" title="Jump back to footnote 398 in the text">&#8617;</a></p>
</li>
<li id="fn:399">
<p>W. T. Overman. Verification of Concurrent Systems:Function and Timing. PhD thesis, University of California at Los Angeles, 1981.&#160;<a class="footnote-backref" href="#fnref:399" title="Jump back to footnote 399 in the text">&#8617;</a></p>
</li>
<li id="fn:400">
<p>R. Paige and R. E. Tarjan. Three efficient algorithms based on partition refinement. SIAM J. Comput., 16(6):973–989, 1987.&#160;<a class="footnote-backref" href="#fnref:400" title="Jump back to footnote 400 in the text">&#8617;</a></p>
</li>
<li id="fn:401">
<p>D. Park. Concurrency and automata on infinite sequences. In 5th GI-Conference on Theoretical Computer Science, volume 104 of Lecture Notes in Computer Science, pages 167–183. Springer, 1981.&#160;<a class="footnote-backref" href="#fnref:401" title="Jump back to footnote 401 in the text">&#8617;</a></p>
</li>
<li id="fn:402">
<p>C. S. Pasareanu, D. Giannakopoulou, M. G. Bobaru, J. M. Cobleigh, and H. Barringer. Learning to divide and conquer:Applying the L* algorithm to automate assume-guarantee reasoning. Formal Methods Syst. Design, 32(3):175–205, 2008.&#160;<a class="footnote-backref" href="#fnref:402" title="Jump back to footnote 402 in the text">&#8617;</a></p>
</li>
<li id="fn:403">
<p>J.-P. Pécuchet. On the complementation of Büchi automata. Theor. Comput. Sci., 47(1):95–98, 1986.&#160;<a class="footnote-backref" href="#fnref:403" title="Jump back to footnote 403 in the text">&#8617;</a></p>
</li>
<li id="fn:404">
<p>D. Peled. All from one, one for all:on model checking using representatives. In Courcoubetis <sup id="fnref2:160"><a class="footnote-ref" href="#fn:160">160</a></sup>, pages 409–423.&#160;<a class="footnote-backref" href="#fnref:404" title="Jump back to footnote 404 in the text">&#8617;</a></p>
</li>
<li id="fn:405">
<p>D. Peled. Combining partial order reductions with on-the-fly model-checking. In Dill <sup id="fnref2:186"><a class="footnote-ref" href="#fn:186">186</a></sup>, pages 377–390.&#160;<a class="footnote-backref" href="#fnref:405" title="Jump back to footnote 405 in the text">&#8617;</a></p>
</li>
<li id="fn:406">
<p>D. Peled. Verification for robust specification. In E. Gunter, editor, Conference on Theorem Proving in Higher Order Logic, volume 1275 of Lecture Notes in Computer Science, pages 231–241. Springer, 1997.&#160;<a class="footnote-backref" href="#fnref:406" title="Jump back to footnote 406 in the text">&#8617;</a></p>
</li>
<li id="fn:407">
<p>D. Peled and T. Wilke. Stutter-invariant temporal properties are expressible without the nexttime operator. Inform. Proc. Lett., 63(5):243–246, 1997.&#160;<a class="footnote-backref" href="#fnref:407" title="Jump back to footnote 407 in the text">&#8617;</a></p>
</li>
<li id="fn:408">
<p>D. Peled, T. Wilke, and P. Wolper. An algorithmic approach for checking closure properties of ω regular languages. In Concurrency Theory, CONCUR, volume 1119 of Lecture Notes in Computer Science, pages 596–610. Springer, 1996.&#160;<a class="footnote-backref" href="#fnref:408" title="Jump back to footnote 408 in the text">&#8617;</a></p>
</li>
<li id="fn:409">
<p>D. A. Peled and A. Pnueli. Proving partial order liveness properties. In International Colloquium on Automata, Languages and Programming, ICALP, volume 443 of Lecture Notes in Computer Science, pages 553–571. Springer, 1990.&#160;<a class="footnote-backref" href="#fnref:409" title="Jump back to footnote 409 in the text">&#8617;</a></p>
</li>
<li id="fn:410">
<p>D. A. Peled, A. Valmari, and I. Kokkarinen. Relaxed visibility enhances partial order reduction. Formal Methods Syst. Design, 19(3):275–289, 2001.&#160;<a class="footnote-backref" href="#fnref:410" title="Jump back to footnote 410 in the text">&#8617;</a></p>
</li>
<li id="fn:411">
<p>D. A. Peled, M. Y. Vardi, and M. Yannakakis. Black box checking. In Formal Methods for Protocol Engineering and Distributed Systems, FORTE, volume 156 of IFIP Conference Proceedings, pages 225–240. Kluwer, 1999.&#160;<a class="footnote-backref" href="#fnref:411" title="Jump back to footnote 411 in the text">&#8617;</a></p>
</li>
<li id="fn:412">
<p>W. Penczek, B. Wozna, and A. Zbrzezny. Bounded model checking for the universal fragment of CTL. Fundam. Inf., 51(1-2):135–156, 2002.&#160;<a class="footnote-backref" href="#fnref:412" title="Jump back to footnote 412 in the text">&#8617;</a></p>
</li>
<li id="fn:413">
<p>N. Piterman. From nondeterministic Büchi and Streett automata to deterministic parity automata. Logical Methods Comput. Sci., 3(3):5, 2007.&#160;<a class="footnote-backref" href="#fnref:413" title="Jump back to footnote 413 in the text">&#8617;</a></p>
</li>
<li id="fn:414">
<p>C. Pixley. Introduction to a computational theory and implementation of sequential hardware equivalence. In Kurshan and Clarke <sup id="fnref3:332"><a class="footnote-ref" href="#fn:332">332</a></sup>, pages 54–64.&#160;<a class="footnote-backref" href="#fnref:414" title="Jump back to footnote 414 in the text">&#8617;</a></p>
</li>
<li id="fn:415">
<p>C. Pixley, G. Beihl, and E. Pacas-Skewes. Automatic derivation of FSM specification to implementation encoding. In International Conference on Computer Design, ICCD, pages 245–249. IEEE Computer Society, 1991.&#160;<a class="footnote-backref" href="#fnref:415" title="Jump back to footnote 415 in the text">&#8617;</a></p>
</li>
<li id="fn:416">
<p>C. Pixley, S.-W. Jeong, and G. D. Hachtel. Exact calculation of synchronization sequences based on binary decision diagrams. In Design Automation Conference, DAC, pages 620–623. IEEE Computer Society Press, 1992.&#160;<a class="footnote-backref" href="#fnref:416" title="Jump back to footnote 416 in the text">&#8617;</a></p>
</li>
<li id="fn:417">
<p>A. Pnueli. The temporal logic of programs. In Foundations of Computer Science, FOCS, pages 46–57. IEEE Computer Society, 1977.&#160;<a class="footnote-backref" href="#fnref:417" title="Jump back to footnote 417 in the text">&#8617;</a></p>
</li>
<li id="fn:418">
<p>A. Pnueli. The temporal semantics of concurrent programs. In Semantics of Concurrent Computation, volume 70 of Lecture Notes in Computer Science, pages 1–20. Springer, 1979.&#160;<a class="footnote-backref" href="#fnref:418" title="Jump back to footnote 418 in the text">&#8617;</a></p>
</li>
<li id="fn:419">
<p>A. Pnueli. A temporal logic of concurrent programs. Theor. Comput. Sci., 13:45–60, 1981.&#160;<a class="footnote-backref" href="#fnref:419" title="Jump back to footnote 419 in the text">&#8617;</a></p>
</li>
<li id="fn:420">
<p>A. Pnueli. In transition for global to modular temporal reasoning about programs. In K. R. Apt, editor, Logics and Models of Concurrent Systems, volume 13 of NATO ASI. Series F, Computer and System Sciences. Springer, 1984.&#160;<a class="footnote-backref" href="#fnref:420" title="Jump back to footnote 420 in the text">&#8617;</a></p>
</li>
<li id="fn:421">
<p>A. Pnueli, Y. Rodeh, O. Strichman, and M. Siegel. Deciding equality formulas by small domains instantiations. In N. Halbwachs and D. A. Peled, editors, Computer Aided Verification, CAV, volume 1633 of Lecture Notes in Computer Science, pages 455–469. Springer, 1999.&#160;<a class="footnote-backref" href="#fnref:421" title="Jump back to footnote 421 in the text">&#8617;</a></p>
</li>
<li id="fn:422">
<p>A. Pnueli, J. Xu, and L. D. Zuck. Liveness with (0, 1, ∞)-counter abstraction. In Computer Aided Verification, CAV, Lecture Notes in Computer Science, pages 107–122. Springer, 2002.&#160;<a class="footnote-backref" href="#fnref:422" title="Jump back to footnote 422 in the text">&#8617;</a></p>
</li>
<li id="fn:423">
<p>V. R. Pratt. A practical decision method for propositional dynamic logic:Preliminary report. In Symposium on Theory of Computing, STOC, pages 326–337. ACM, 1978.&#160;<a class="footnote-backref" href="#fnref:423" title="Jump back to footnote 423 in the text">&#8617;</a></p>
</li>
<li id="fn:424">
<p>P. Pudlák. Lower bounds for resolution and cutting plane proofs and monotone computations. J. Symbolic Logic, 62(3):981–998, 1997.&#160;<a class="footnote-backref" href="#fnref:424" title="Jump back to footnote 424 in the text">&#8617;</a></p>
</li>
<li id="fn:425">
<p>J. P. Quielle and J. Sifakis. Specification and verification of concurrent systems in CESAR. In M. Dezani-Ciancaglini and U. Montanari, editors, International Symposium on Programming, volume 137 of Lecture Notes in Computer Science, pages 337–350, 1982.&#160;<a class="footnote-backref" href="#fnref:425" title="Jump back to footnote 425 in the text">&#8617;</a></p>
</li>
<li id="fn:426">
<p>M. O. Rabin and D. Scott. Finite automata and their decision problems. IBM Journal of Research and Development, 3(2):114–125, 1959.&#160;<a class="footnote-backref" href="#fnref:426" title="Jump back to footnote 426 in the text">&#8617;</a></p>
</li>
<li id="fn:427">
<p>S. Rajan, N. Shankar, and M. K. Srivas. An integration of model checking with automated proof checking. In P. Wolper, editor, Computer Aided Verification, CAV, volume 939 of Lecture Notes in Computer Science, pages 84–97. Springer, 1995.&#160;<a class="footnote-backref" href="#fnref:427" title="Jump back to footnote 427 in the text">&#8617;</a></p>
</li>
<li id="fn:428">
<p>R. Rajkumar. Task Synchronization in Real-Time Systems. PhD thesis, ECE, Carnegie Mellon University, 1989.&#160;<a class="footnote-backref" href="#fnref:428" title="Jump back to footnote 428 in the text">&#8617;</a></p>
</li>
<li id="fn:429">
<p>A. Rauzy. Toupie = μ calculus + constraints. In P. Wolper, editor, Computer Aided Verification, CAV, volume 939 of Lecture Notes in Computer Science, pages 114–126. Springer, 1995.&#160;<a class="footnote-backref" href="#fnref:429" title="Jump back to footnote 429 in the text">&#8617;</a></p>
</li>
<li id="fn:430">
<p>T. G. Rokicki and C. J. Myers. Automatic verification of timed circuits. In Dill <sup id="fnref:186"><a class="footnote-ref" href="#fn:186">186</a></sup>, pages 468–480.&#160;<a class="footnote-backref" href="#fnref:430" title="Jump back to footnote 430 in the text">&#8617;</a></p>
</li>
<li id="fn:431">
<p>F. Rosa-Velardo and D. Frutos-Escrig. Decidability results for restricted models of Petri nets with name creation and replication. In International Conference on Applications and Theory of Petri Nets, volume 5606 of Lecture Notes in Computer Science, pages 63–82. Springer, 2009.&#160;<a class="footnote-backref" href="#fnref:431" title="Jump back to footnote 431 in the text">&#8617;</a></p>
</li>
<li id="fn:432">
<p>A. W. Roscoe. Model-checking CSP. In A. W. Roscoe, editor, A Classical Mind:Essays in Honour of C. A. R. Hoare, pages 353–378. Prentice-Hall, 1994.&#160;<a class="footnote-backref" href="#fnref:432" title="Jump back to footnote 432 in the text">&#8617;</a></p>
</li>
<li id="fn:433">
<p>V. Roy and R. de Simone. Auto/Autograph. In Kurshan and Clarke <sup id="fnref2:332"><a class="footnote-ref" href="#fn:332">332</a></sup>, pages 235–250.&#160;<a class="footnote-backref" href="#fnref:433" title="Jump back to footnote 433 in the text">&#8617;</a></p>
</li>
<li id="fn:434">
<p>R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In International Conference on Computer Aided Design, ICCAD, pages 42–47. IEEE Computer Society / ACM, 1993.&#160;<a class="footnote-backref" href="#fnref:434" title="Jump back to footnote 434 in the text">&#8617;</a></p>
</li>
<li id="fn:435">
<p>S. Safra. On the complexity of ω automata. In Foundations of Computer Science, FOCS, pages 319–327. IEEE Computer Society, 1988.&#160;<a class="footnote-backref" href="#fnref:435" title="Jump back to footnote 435 in the text">&#8617;</a></p>
</li>
<li id="fn:436">
<p>H. Saïdi. Model checking guided abstraction and analysis. In Static Analysis, SAS, volume 1824 of Lecture Notes in Computer Science, pages 377–396. Springer, 2000.&#160;<a class="footnote-backref" href="#fnref:436" title="Jump back to footnote 436 in the text">&#8617;</a></p>
</li>
<li id="fn:437">
<p>H. Saïdi and N. Shankar. Abstract and model check while you prove. In Computer Aided Verification, CAV, volume 1633 of Lecture Notes in Computer Science, pages 443–454. Springer, 1999.&#160;<a class="footnote-backref" href="#fnref:437" title="Jump back to footnote 437 in the text">&#8617;</a></p>
</li>
<li id="fn:438">
<p>S. Schewe. Tighter bounds for the determinisation of Büchi automata. In Foundations of Software Science and Computation Structures, FOSSACS, volume 5504 of Lecture Notes in Computer Science, pages 167–181. Springer, 2009.&#160;<a class="footnote-backref" href="#fnref:438" title="Jump back to footnote 438 in the text">&#8617;</a></p>
</li>
<li id="fn:439">
<p>P. Schnoebelen. Revisiting Ackermann-hardness for lossy counter machines and reset Petri nets. In Mathematical Foundations of Computer Science, volume 6281 of Lecture Notes in Computer Science, pages 616–628. Springer, 2010.&#160;<a class="footnote-backref" href="#fnref:439" title="Jump back to footnote 439 in the text">&#8617;</a></p>
</li>
<li id="fn:440">
<p>V. Schuppan and A. Biere. Shortest counterexamples for symbolic model checking of LTL with past. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS, volume 3440 of Lecture Notes in Computer Science, pages 493–509. Springer, 2005.&#160;<a class="footnote-backref" href="#fnref:440" title="Jump back to footnote 440 in the text">&#8617;</a></p>
</li>
<li id="fn:441">
<p>V. Schuppan and A. Biere. Liveness checking as safety checking for infinite state spaces. Electr. Notes Theor. Comput. Sci., 149(1):79–96, 2006.&#160;<a class="footnote-backref" href="#fnref:441" title="Jump back to footnote 441 in the text">&#8617;</a></p>
</li>
<li id="fn:442">
<p>C. H. Seger, R. B. Jones, J. W. O’Leary, T. F. Melham, M. Aagaard, C. Barrett, and D. Syme. An industrially effective environment for formal hardware verification. IEEE Trans. CAD Integr. Circuits Syst., 24(9):1381–1405, 2005.&#160;<a class="footnote-backref" href="#fnref:442" title="Jump back to footnote 442 in the text">&#8617;</a></p>
</li>
<li id="fn:443">
<p>K. Sen and G. Agha. CUTE and jCUTE:Concolic unit testing and explicit path model-checking tools. In Ball and Jones <sup id="fnref:39"><a class="footnote-ref" href="#fn:39">39</a></sup>, pages 419–423.&#160;<a class="footnote-backref" href="#fnref:443" title="Jump back to footnote 443 in the text">&#8617;</a></p>
</li>
<li id="fn:444">
<p>L. Sha, M. H. Klein, and J. B. Goodenough. Rate monotonic analysis for real-time systems. In Foundations of Real-Time Computing Scheduling and Resource Management, pages 129–155. Kluwer, 1991.&#160;<a class="footnote-backref" href="#fnref:444" title="Jump back to footnote 444 in the text">&#8617;</a></p>
</li>
<li id="fn:445">
<p>M. Sheeran, S. Singh, and G. Stålmarck. Checking safety properties using induction and a SAT-solver. In W. A. J. Hunt and S. D. Johnson, editors, Formal Methods in Computer Aided Design, FMCAD, volume 1954 of Lecture Notes in Computer Science, pages 108–125. Springer, 2000.&#160;<a class="footnote-backref" href="#fnref:445" title="Jump back to footnote 445 in the text">&#8617;</a></p>
</li>
<li id="fn:446">
<p>M. Sheeran and G. Stålmarck. A tutorial on Stålmarck’s proof procedure for propositional logic. Formal Methods Syst. Design, 16(1):23–58, 2000.&#160;<a class="footnote-backref" href="#fnref:446" title="Jump back to footnote 446 in the text">&#8617;</a></p>
</li>
<li id="fn:447">
<p>S. Shoham and O. Grumberg. A game-based framework for CTL counterexamples and 3-valued abstraction-refinement. ACM Trans. Computer Logic (TOCL), 9(1), 2007.&#160;<a class="footnote-backref" href="#fnref:447" title="Jump back to footnote 447 in the text">&#8617;</a></p>
</li>
<li id="fn:448">
<p>Z. Shtadler and O. Grumberg. Network grammars, communication behaviors and automatic verification. In Automatic Verification Methods for Finite State Systems, International Workshop, volume 407 of Lecture Notes in Computer Science, pages 151–165. Springer, 1990.&#160;<a class="footnote-backref" href="#fnref:448" title="Jump back to footnote 448 in the text">&#8617;</a></p>
</li>
<li id="fn:449">
<p>G. Shu and D. Lee. Testing security properties of protocol implementations—a machine learning based approach. In International Conference on Distributed Computing Systems, ICDCS. IEEE Computer Society, 2007.&#160;<a class="footnote-backref" href="#fnref:449" title="Jump back to footnote 449 in the text">&#8617;</a></p>
</li>
<li id="fn:450">
<p>G. Shurek and O. Grumberg. The modular framework of computer-aided verification:Motivation, solutions and evaluation criteria. In Kurshan and Clarke <sup id="fnref:332"><a class="footnote-ref" href="#fn:332">332</a></sup>, pages 214–223.&#160;<a class="footnote-backref" href="#fnref:450" title="Jump back to footnote 450 in the text">&#8617;</a></p>
</li>
<li id="fn:451">
<p>D. Sieling. The nonapproximability of OBDD minimization. Inf. Comput., 172(2):103–138, 2002.&#160;<a class="footnote-backref" href="#fnref:451" title="Jump back to footnote 451 in the text">&#8617;</a></p>
</li>
<li id="fn:452">
<p>J. Sifakis, editor. Automatic Verification Methods for Finite State Systems, volume 407 of Lecture Notes in Computer Science. Springer, 1989.&#160;<a class="footnote-backref" href="#fnref:452" title="Jump back to footnote 452 in the text">&#8617;</a><a class="footnote-backref" href="#fnref2:452" title="Jump back to footnote 452 in the text">&#8617;</a><a class="footnote-backref" href="#fnref3:452" title="Jump back to footnote 452 in the text">&#8617;</a><a class="footnote-backref" href="#fnref4:452" title="Jump back to footnote 452 in the text">&#8617;</a></p>
</li>
<li id="fn:453">
<p>A. P. Sistla. Theoretical Issues in the Design and Verification of Distributed Systems. PhD thesis, Harvard University, 1983.&#160;<a class="footnote-backref" href="#fnref:453" title="Jump back to footnote 453 in the text">&#8617;</a></p>
</li>
<li id="fn:454">
<p>A. P. Sistla and E. M. Clarke. The complexity of propositional linear temporal logics. J. ACM, 32(3):733–749, 1985.&#160;<a class="footnote-backref" href="#fnref:454" title="Jump back to footnote 454 in the text">&#8617;</a></p>
</li>
<li id="fn:455">
<p>A. P. Sistla, M. Y. Vardi, and P. Wolper. The complementation problem for Büchi automata with applications to temporal logic. Theor. Comput. Sci., 49:217–237, 1987.&#160;<a class="footnote-backref" href="#fnref:455" title="Jump back to footnote 455 in the text">&#8617;</a></p>
</li>
<li id="fn:456">
<p>R. H. Sloan and U. Buy. Stubborn sets for real-time Petri nets. Formal Methods Syst. Design, 11(1):23–40, 1997-07.&#160;<a class="footnote-backref" href="#fnref:456" title="Jump back to footnote 456 in the text">&#8617;</a></p>
</li>
<li id="fn:457">
<p>A. Slobodová, J. Davis, S. Swords, and W. A. J. Hunt. A flexible formal verification framework for industrial scale validation. In S. Singh, B. Jobstmann, M. Kishinevsky, and J. Brandt, editors, Formal Methods and Models for Codesign, MEMOCODE, pages 89–97. IEEE, 2011.&#160;<a class="footnote-backref" href="#fnref:457" title="Jump back to footnote 457 in the text">&#8617;</a></p>
</li>
<li id="fn:458">
<p>F. Somenzi. CUDD:Colorado University decision diagram package. Technical report, Colorado University, 1996.&#160;<a class="footnote-backref" href="#fnref:458" title="Jump back to footnote 458 in the text">&#8617;</a></p>
</li>
<li id="fn:459">
<p>C. Stirling. Bisimulation, modal logic and model checking games. Logic J. IGPL, 7(1):103–124, 1999.&#160;<a class="footnote-backref" href="#fnref:459" title="Jump back to footnote 459 in the text">&#8617;</a></p>
</li>
<li id="fn:460">
<p>C. Stirling. Modal and Temporal Properties of Processes. Springer, 2001.&#160;<a class="footnote-backref" href="#fnref:460" title="Jump back to footnote 460 in the text">&#8617;</a></p>
</li>
<li id="fn:461">
<p>C. Stirling and D. Walker. CCS, liveness, and local model checking in the linear time mu-calculus. In J. Sifakis, editor, Automatic Verification Methods for Finite State Systems, volume 407 of Lecture Notes in Computer Science, pages 166–178. Springer, 1989.&#160;<a class="footnote-backref" href="#fnref:461" title="Jump back to footnote 461 in the text">&#8617;</a></p>
</li>
<li id="fn:462">
<p>C. Stirling and D. Walker. Local model checking in the modal mu-calculus. Theor. Comput. Sci., 89(1):161–177, 1991.&#160;<a class="footnote-backref" href="#fnref:462" title="Jump back to footnote 462 in the text">&#8617;</a></p>
</li>
<li id="fn:463">
<p>I. Suzuki. Proving properties of a ring of finite-state machines. IPL, 28:213–214, 1988.&#160;<a class="footnote-backref" href="#fnref:463" title="Jump back to footnote 463 in the text">&#8617;</a></p>
</li>
<li id="fn:464">
<p>N. Suzuki, editor. Symbolic Computation Algorithms on Shared Memory Multiprocessors. MIT Press, 1992.&#160;<a class="footnote-backref" href="#fnref:464" title="Jump back to footnote 464 in the text">&#8617;</a></p>
</li>
<li id="fn:465">
<p>Z.-H. Tao, C.-H. Zhou, Z. Chen, and L.-F. Wang. Bounded model checking of CTL *. J. Comput. Sci. Technol., 22(1):39–43, 2007.&#160;<a class="footnote-backref" href="#fnref:465" title="Jump back to footnote 465 in the text">&#8617;</a></p>
</li>
<li id="fn:466">
<p>R. E. Tarjan. Depth first search and linear graph algorithms. SIAM J. Comput., 1:146–160, 1972.&#160;<a class="footnote-backref" href="#fnref:466" title="Jump back to footnote 466 in the text">&#8617;</a></p>
</li>
<li id="fn:467">
<p>A. Tarski. A lattice-theoretical fixpoint theorem and its applications. Pacific J. Math, 5:285–309, 1955.&#160;<a class="footnote-backref" href="#fnref:467" title="Jump back to footnote 467 in the text">&#8617;</a></p>
</li>
<li id="fn:468">
<p>W. Thomas. Automata on infinite objects. In Handbook of Theoretical Computer Science, Volume B:Formal Models and Sematics (B), pages 133–192. Elsevier and MIT Press, 1990.&#160;<a class="footnote-backref" href="#fnref:468" title="Jump back to footnote 468 in the text">&#8617;</a></p>
</li>
<li id="fn:469">
<p>W. Thomas. Complementation of Büchi automata revisited. In J. Karhumäki, H. Maurer, G. Paun, and G. Rozenberg, editors, Jewels are Forever, Contributions on Theoretical Computer Science in Honor of Arto Salomaa, pages 109–122. Springer, 1999.&#160;<a class="footnote-backref" href="#fnref:469" title="Jump back to footnote 469 in the text">&#8617;</a></p>
</li>
<li id="fn:470">
<p>G. S. Tseitin. On the complexity of derivation in propositional calculus. In Studies in Constructive Mathematics and Mathematical Logic, Part II, volume 8 of Seminars in Mathematics, pages 234–259. V.A. Steklov Mathematical Institute, 1968. English Translation:Consultants Bureau, New York, 1970, pages 115–125.&#160;<a class="footnote-backref" href="#fnref:470" title="Jump back to footnote 470 in the text">&#8617;</a></p>
</li>
<li id="fn:471">
<p>J. D. Ullman. Computational Aspects of VLSI. Computer Science Press, 1984.&#160;<a class="footnote-backref" href="#fnref:471" title="Jump back to footnote 471 in the text">&#8617;</a></p>
</li>
<li id="fn:472">
<p>A. Valmari. Stubborn sets for reduced state space generation. In Applications and Theory of Petri Nets, volume 483 of Lecture Notes in Computer Science, pages 491–515. Springer, 1989.&#160;<a class="footnote-backref" href="#fnref:472" title="Jump back to footnote 472 in the text">&#8617;</a></p>
</li>
<li id="fn:473">
<p>A. Valmari. A stubborn attack on state explosion. In Computer Aided Verification, CAV, volume 531 of Lecture Notes in Computer Science, pages 156–165. Springer, 1990.&#160;<a class="footnote-backref" href="#fnref:473" title="Jump back to footnote 473 in the text">&#8617;</a></p>
</li>
<li id="fn:474">
<p>A. Valmari. Stubborn set methods for process algebras. In Partial Order Methods in Verification, volume 29 of DIMACS Series in Discrete Mathematics and Theoretical Computer Science, pages 213–232. DIMACS/AMS, 1996.&#160;<a class="footnote-backref" href="#fnref:474" title="Jump back to footnote 474 in the text">&#8617;</a></p>
</li>
<li id="fn:475">
<p>A. Valmari and H. Hansen. Can stubborn sets be optimal? Fundam. Inform., 113(3–4):377–397, 2011.&#160;<a class="footnote-backref" href="#fnref:475" title="Jump back to footnote 475 in the text">&#8617;</a></p>
</li>
<li id="fn:476">
<p>T. van Dijk. Sylvan:multi-core decision diagrams. PhD thesis, University of Twente, Enschede, Netherlands, 2016.&#160;<a class="footnote-backref" href="#fnref:476" title="Jump back to footnote 476 in the text">&#8617;</a></p>
</li>
<li id="fn:477">
<p>T. van Dijk, A. Laarman, and J. van de Pol. Multi-core BDD operations for symbolic reachability. Electr. Notes Theor. Comput. Sci., 296:127–143, 2013.&#160;<a class="footnote-backref" href="#fnref:477" title="Jump back to footnote 477 in the text">&#8617;</a></p>
</li>
<li id="fn:478">
<p>T. van Dijk and J. van de Pol. Sylvan:multi-core framework for decision diagrams. STTT, 19(6):675–696, 2017.&#160;<a class="footnote-backref" href="#fnref:478" title="Jump back to footnote 478 in the text">&#8617;</a></p>
</li>
<li id="fn:479">
<p>M. Y. Vardi and P. Wolper. An automata-theoretic approach to automatic program verification. In Logic in Computer Science, LICS, pages 332–344. IEEE Computer Society, 1986.&#160;<a class="footnote-backref" href="#fnref:479" title="Jump back to footnote 479 in the text">&#8617;</a></p>
</li>
<li id="fn:480">
<p>M. P. Vasilevskii. Failure diagnosis of automata. Cybernetics, 9:653–665, 1973.&#160;<a class="footnote-backref" href="#fnref:480" title="Jump back to footnote 480 in the text">&#8617;</a></p>
</li>
<li id="fn:481">
<p>V. C. Vimjam and M. S. Hsiao. Explicit safety property strengthening in SAT-based induction. In International Conference on VLSI Design, VLSI, pages 63–68. IEEE Computer Society, 2007.&#160;<a class="footnote-backref" href="#fnref:481" title="Jump back to footnote 481 in the text">&#8617;</a></p>
</li>
<li id="fn:482">
<p>Y. Vizel and O. Grumberg. Interpolation-sequence based model checking. In Formal Methods in Computer-Aided Design, FMCAD, pages 1–8. IEEE, 2009.&#160;<a class="footnote-backref" href="#fnref:482" title="Jump back to footnote 482 in the text">&#8617;</a></p>
</li>
<li id="fn:483">
<p>Y. Vizel, O. Grumberg, and S. Shoham. Lazy abstraction and SAT-based reachability in hardware model checking. In Formal Methods in Computer-Aided Design, FMCAD, pages 173–181. IEEE, 2012.&#160;<a class="footnote-backref" href="#fnref:483" title="Jump back to footnote 483 in the text">&#8617;</a></p>
</li>
<li id="fn:484">
<p>Y. Vizel and A. Gurfinkel. Interpolating property directed reachability. In Computer Aided Verification, CAV, volume 8559 of Lecture Notes in Computer Science, pages 260–276. Springer, 2014.&#160;<a class="footnote-backref" href="#fnref:484" title="Jump back to footnote 484 in the text">&#8617;</a></p>
</li>
<li id="fn:485">
<p>B. Wachter, D. Kroening, and J. Ouaknine. Verifying multi-threaded software with Impact. In Formal Methods in Computer-Aided Design, FMCAD, pages 210–217. IEEE, 2013.&#160;<a class="footnote-backref" href="#fnref:485" title="Jump back to footnote 485 in the text">&#8617;</a></p>
</li>
<li id="fn:486">
<p>M. Wehrle and M. Helmert. About partial order reduction in planning and computer aided verification. In International Conference on Automated Planning and Scheduling, ICAPS. AAAI, 2012.&#160;<a class="footnote-backref" href="#fnref:486" title="Jump back to footnote 486 in the text">&#8617;</a></p>
</li>
<li id="fn:487">
<p>J. Whittemore, J. Kim, and K. A. Sakallah. SATIRE: A new incremental satisfiability engine. In Design Automation Conference, DAC, pages 542–545. ACM, 2001.&#160;<a class="footnote-backref" href="#fnref:487" title="Jump back to footnote 487 in the text">&#8617;</a></p>
</li>
<li id="fn:488">
<p>B. Willems and P. Wolper. Partial-order methods for model checking:From linear time to branching time. In Logic in Computer Science, LICS, pages 294–303. IEEE Computer Society, 1996.&#160;<a class="footnote-backref" href="#fnref:488" title="Jump back to footnote 488 in the text">&#8617;</a></p>
</li>
<li id="fn:489">
<p>G. Winskel. Event structures. In Petri Nets:Central Models and Their Properties, Advances in Petri Nets 1986, Part II, Proceedings of an Advanced Course, volume 255 of Lecture Notes in Computer Science, pages 325–392. Springer, 1986.&#160;<a class="footnote-backref" href="#fnref:489" title="Jump back to footnote 489 in the text">&#8617;</a></p>
</li>
<li id="fn:490">
<p>G. Winskel. A note on model checking in the modal ν calculus. In International Colloquium on Automata, Languages and Programming, ICALP, volume 372 of Lecture Notes in Computer Science, pages 761–772. Springer, 1989.&#160;<a class="footnote-backref" href="#fnref:490" title="Jump back to footnote 490 in the text">&#8617;</a></p>
</li>
<li id="fn:491">
<p>T. Witkowski, N. Blanc, D. Kroening, and G. Weissenbacher. Model checking concurrent Linux device drivers. In R. E. K. Stirewalt, A. Egyed, and B. Fischer, editors, Automated Software Engineering, ASE, pages 501–504. ACM, 2007.&#160;<a class="footnote-backref" href="#fnref:491" title="Jump back to footnote 491 in the text">&#8617;</a></p>
</li>
<li id="fn:492">
<p>P. Wolper. Temporal logic can be more expressive. In Foundations of Computer Science, FOCS, pages 340–348. IEEE Computer Society, 1981.&#160;<a class="footnote-backref" href="#fnref:492" title="Jump back to footnote 492 in the text">&#8617;</a></p>
</li>
<li id="fn:493">
<p>P. Wolper. Specification and synthesis of communicating processes using an extended temporal logic. In Principles of Programming Languages, POPL, pages 20–33. ACM, 1982.&#160;<a class="footnote-backref" href="#fnref:493" title="Jump back to footnote 493 in the text">&#8617;</a></p>
</li>
<li id="fn:494">
<p>P. Wolper. Expressing interesting properties of programs in propositional temporal logic. In Principles of Programming Languages, POPL, pages 184–193. ACM, 1986.&#160;<a class="footnote-backref" href="#fnref:494" title="Jump back to footnote 494 in the text">&#8617;</a></p>
</li>
<li id="fn:495">
<p>P. Wolper and P. Godefroid. Partial-order methods for temporal verification. In Concurrency Theory, CONCUR, volume 715 of Lecture Notes in Computer Science, pages 233–246. Springer, 1993.&#160;<a class="footnote-backref" href="#fnref:495" title="Jump back to footnote 495 in the text">&#8617;</a></p>
</li>
<li id="fn:496">
<p>P. Wolper and V. Lovinfosse. Verifying properties of large sets of processes with network invariants. In Sifakis <sup id="fnref:452"><a class="footnote-ref" href="#fn:452">452</a></sup>, pages 68–80.&#160;<a class="footnote-backref" href="#fnref:496" title="Jump back to footnote 496 in the text">&#8617;</a></p>
</li>
<li id="fn:497">
<p>J. Yang, A. Mok, and F. Wang. Symbolic model checking for event-driven real-time systems. In Real-Time Systems Symposium, RTSS, pages 23–32. IEEE Computer Society, 1993.&#160;<a class="footnote-backref" href="#fnref:497" title="Jump back to footnote 497 in the text">&#8617;</a></p>
</li>
<li id="fn:498">
<p>T. Yoneda and B.-H. Schlingloff. Efficient verification of parallel real-time systems. Formal Methods Syst. Design, 11(2):197–215, 1997.&#160;<a class="footnote-backref" href="#fnref:498" title="Jump back to footnote 498 in the text">&#8617;</a></p>
</li>
<li id="fn:499">
<p>T. Yoneda, A. Shibayama, B.-H. Schlingloff, and E. M. Clarke. Efficient verification of parallel real-time systems. In Courcoubetis <sup id="fnref:160"><a class="footnote-ref" href="#fn:160">160</a></sup>, pages 321–332.&#160;<a class="footnote-backref" href="#fnref:499" title="Jump back to footnote 499 in the text">&#8617;</a></p>
</li>
<li id="fn:500">
<p>L. Zhang, C. F. Madigan, M. W. Moskewicz, and S. Malik. Efficient conflict driven learning in Boolean satisfiability solver. In R. Ernst, editor, International Conference on Computer-Aided Design, ICCAD, pages 279–285. IEEE Computer Society, 2001.&#160;<a class="footnote-backref" href="#fnref:500" title="Jump back to footnote 500 in the text">&#8617;</a></p>
</li>
<li id="fn:501">
<p>L. Zhang and S. Malik. Conflict driven learning in a quantified Boolean satisfiability solver. In L. T. Pileggi and A. Kuehlmann, editors, International Conference on Computer-Aided Design, ICCAD, pages 442–449. ACM / IEEE Computer Society, 2002.&#160;<a class="footnote-backref" href="#fnref:501" title="Jump back to footnote 501 in the text">&#8617;</a></p>
</li>
</ol>
</div>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": ["content.code.annotate"], "search": "../assets/javascripts/workers/search.f886a092.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.d7c377c4.min.js"></script>
      
        <script src="../js/extra.js"></script>
      
        <script src="../js/config.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.6/MathJax.js?config=TeX-AMS_CHTML"></script>
      
    
  </body>
</html>