{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710515478734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710515478734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 11:11:18 2024 " "Processing started: Fri Mar 15 11:11:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710515478734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710515478734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Verilog -c DE2_Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Verilog -c DE2_Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710515478735 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710515479152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710515479192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710515479192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_Test.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/LCD_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710515479196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710515479196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710515479198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710515479198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Verilog " "Found entity 1: DE2_Verilog" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710515479200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710515479200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "SEG7.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/SEG7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710515479202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710515479202 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST DE2_Verilog.v(61) " "Verilog HDL Implicit Net warning at DE2_Verilog.v(61): created implicit net for \"DLY_RST\"" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710515479202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Verilog " "Elaborating entity \"DE2_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710515479232 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_Verilog.v(12) " "Output port \"HEX2\" at DE2_Verilog.v(12) has no driver" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710515479233 "|DE2_Verilog"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_Verilog.v(12) " "Output port \"HEX3\" at DE2_Verilog.v(12) has no driver" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710515479233 "|DE2_Verilog"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_Verilog.v(12) " "Output port \"HEX4\" at DE2_Verilog.v(12) has no driver" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710515479233 "|DE2_Verilog"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_Verilog.v(12) " "Output port \"HEX5\" at DE2_Verilog.v(12) has no driver" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710515479233 "|DE2_Verilog"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_Verilog.v(12) " "Output port \"HEX6\" at DE2_Verilog.v(12) has no driver" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710515479233 "|DE2_Verilog"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_Verilog.v(12) " "Output port \"HEX7\" at DE2_Verilog.v(12) has no driver" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710515479233 "|DE2_Verilog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:u0 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:u0\"" {  } { { "DE2_Verilog.v" "u0" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710515479235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u2 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u2\"" {  } { { "DE2_Verilog.v" "u2" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710515479239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_Test.v(57) " "Verilog HDL assignment warning at LCD_Test.v(57): truncated value with size 32 to match size of target (18)" {  } { { "LCD_Test.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/LCD_Test.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710515479240 "|DE2_Verilog|LCD_TEST:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Test.v(65) " "Verilog HDL assignment warning at LCD_Test.v(65): truncated value with size 32 to match size of target (6)" {  } { { "LCD_Test.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/LCD_Test.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710515479241 "|DE2_Verilog|LCD_TEST:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u2\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u2\|LCD_Controller:u0\"" {  } { { "LCD_Test.v" "u0" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/LCD_Test.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710515479242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start LCD_Controller.v(25) " "Verilog HDL or VHDL warning at LCD_Controller.v(25): object \"Start\" assigned a value but never read" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/LCD_Controller.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710515479243 "|DE2_Verilog|LCD_TEST:u2|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE2_Verilog.v" "r0" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710515479255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(10) " "Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/reset_delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710515479256 "|DE2_Verilog|Reset_Delay:r0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710515479717 "|DE2_Verilog|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710515479717 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1710515479952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710515480116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710515480116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710515480163 "|DE2_Verilog|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710515480163 "|DE2_Verilog|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710515480163 "|DE2_Verilog|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_Verilog.v" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_Verilog/DE2_Verilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710515480163 "|DE2_Verilog|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710515480163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710515480163 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710515480163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710515480163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710515480163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710515480190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 11:11:20 2024 " "Processing ended: Fri Mar 15 11:11:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710515480190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710515480190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710515480190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710515480190 ""}
