0.7
2020.2
Nov  8 2024
22:36:55
/home/taka/Programming/FPGA/checkfloat/checkfloat.ip_user_files/bd/floatDesign/ip/floatDesign_floating_point_0_0/sim/floatDesign_floating_point_0_0.v,1742119258,verilog,,/home/taka/Programming/FPGA/checkfloat/checkfloat.ip_user_files/bd/floatDesign/sim/floatDesign.v,,floatDesign_floating_point_0_0,,,,,,,,
/home/taka/Programming/FPGA/checkfloat/checkfloat.ip_user_files/bd/floatDesign/sim/floatDesign.v,1742119258,verilog,,/home/taka/Programming/FPGA/checkfloat/checkfloat.srcs/sim_1/new/TB_floatDesing.v,,floatDesign,,,,,,,,
/home/taka/Programming/FPGA/checkfloat/checkfloat.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/taka/Programming/FPGA/checkfloat/checkfloat.srcs/sim_1/new/TB_floatDesing.v,1742119751,verilog,,,,TB_floatDesing,,,,,,,,
