19:49:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
19:49:48 INFO  : XSCT server has started successfully.
19:49:48 INFO  : plnx-install-location is set to ''
19:49:48 INFO  : Successfully done setting XSCT server connection channel  
19:49:48 INFO  : Successfully done query RDI_DATADIR 
19:49:48 INFO  : Successfully done setting workspace for the tool. 
19:49:49 INFO  : Registering command handlers for Vitis TCF services
19:51:13 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:51:14 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:51:19 INFO  : (SwPlatform)  Successfully done add_library 
19:51:23 INFO  : (SwPlatform) Successfully done update_mss 
19:51:23 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:53:26 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:11 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:14 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:59 INFO  : (SwPlatform) Successfully done update_mss 
19:55:00 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:56:15 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
19:56:21 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:56:22 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:57:27 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
19:57:27 INFO  : Updating application flags with new BSP settings...
19:57:28 INFO  : Successfully updated application flags for project pcam2019_sendExp.
19:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:58:28 INFO  : 'jtag frequency' command is executed.
19:58:29 INFO  : Context for 'APU' is selected.
19:58:29 INFO  : System reset is completed.
19:58:32 INFO  : 'after 3000' command is executed.
19:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:58:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
19:58:36 INFO  : Context for 'APU' is selected.
19:58:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
19:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:36 INFO  : Context for 'APU' is selected.
19:58:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
19:58:37 INFO  : 'ps7_init' command is executed.
19:58:37 INFO  : 'ps7_post_config' command is executed.
19:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:39 INFO  : Memory regions updated for context APU
19:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:39 INFO  : 'con' command is executed.
19:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:36:02 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
20:36:20 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
20:36:24 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:36:24 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
20:36:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
20:36:24 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:36:30 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
20:36:50 INFO  : Disconnected from the channel tcfchan#3.
20:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:36:51 INFO  : 'jtag frequency' command is executed.
20:36:51 INFO  : Context for 'APU' is selected.
20:36:51 INFO  : System reset is completed.
20:36:54 INFO  : 'after 3000' command is executed.
20:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:36:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:36:57 INFO  : Context for 'APU' is selected.
20:36:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:36:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:57 INFO  : Context for 'APU' is selected.
20:36:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:36:57 INFO  : 'ps7_init' command is executed.
20:36:57 INFO  : 'ps7_post_config' command is executed.
20:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:59 INFO  : Memory regions updated for context APU
20:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:59 INFO  : 'con' command is executed.
20:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:43:25 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
20:44:09 INFO  : Disconnected from the channel tcfchan#6.
20:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:44:10 INFO  : 'jtag frequency' command is executed.
20:44:10 INFO  : Context for 'APU' is selected.
20:44:10 INFO  : System reset is completed.
20:44:13 INFO  : 'after 3000' command is executed.
20:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:44:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:44:15 INFO  : Context for 'APU' is selected.
20:44:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:15 INFO  : Context for 'APU' is selected.
20:44:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:44:16 INFO  : 'ps7_init' command is executed.
20:44:16 INFO  : 'ps7_post_config' command is executed.
20:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:17 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:17 INFO  : Memory regions updated for context APU
20:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:17 INFO  : 'con' command is executed.
20:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:45:01 INFO  : Disconnected from the channel tcfchan#8.
20:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:45:01 INFO  : 'jtag frequency' command is executed.
20:45:01 INFO  : Context for 'APU' is selected.
20:45:01 INFO  : System reset is completed.
20:45:04 INFO  : 'after 3000' command is executed.
20:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:45:07 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:45:07 INFO  : Context for 'APU' is selected.
20:45:07 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:45:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:07 INFO  : Context for 'APU' is selected.
20:45:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:45:07 INFO  : 'ps7_init' command is executed.
20:45:07 INFO  : 'ps7_post_config' command is executed.
20:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:09 INFO  : Memory regions updated for context APU
20:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:09 INFO  : 'con' command is executed.
20:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:58:51 INFO  : Disconnected from the channel tcfchan#9.
20:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:58:51 INFO  : 'jtag frequency' command is executed.
20:58:51 INFO  : Context for 'APU' is selected.
20:58:52 INFO  : System reset is completed.
20:58:55 INFO  : 'after 3000' command is executed.
20:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:58:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:58:57 INFO  : Context for 'APU' is selected.
20:58:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:57 INFO  : Context for 'APU' is selected.
20:58:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:58:57 INFO  : 'ps7_init' command is executed.
20:58:57 INFO  : 'ps7_post_config' command is executed.
20:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:59 INFO  : Memory regions updated for context APU
20:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:59 INFO  : 'con' command is executed.
20:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:15:56 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
21:16:26 INFO  : Disconnected from the channel tcfchan#10.
21:16:30 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:16:30 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
21:16:30 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
21:16:30 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:16:36 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
21:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:16:36 INFO  : 'jtag frequency' command is executed.
21:16:36 INFO  : Context for 'APU' is selected.
21:16:36 INFO  : System reset is completed.
21:16:39 INFO  : 'after 3000' command is executed.
21:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:16:42 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:16:42 INFO  : Context for 'APU' is selected.
21:16:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:42 INFO  : Context for 'APU' is selected.
21:16:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:16:42 INFO  : 'ps7_init' command is executed.
21:16:43 INFO  : 'ps7_post_config' command is executed.
21:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:44 INFO  : Memory regions updated for context APU
21:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:44 INFO  : 'con' command is executed.
21:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:23:23 INFO  : Disconnected from the channel tcfchan#12.
23:31:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
23:31:59 INFO  : XSCT server has started successfully.
23:31:59 INFO  : Successfully done setting XSCT server connection channel  
23:31:59 INFO  : plnx-install-location is set to ''
23:31:59 INFO  : Successfully done setting workspace for the tool. 
23:32:01 INFO  : Successfully done query RDI_DATADIR 
23:32:02 INFO  : Registering command handlers for Vitis TCF services
23:54:15 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:54:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

23:55:04 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:55:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

23:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:55:28 INFO  : 'jtag frequency' command is executed.
23:55:28 INFO  : Context for 'APU' is selected.
23:55:28 INFO  : System reset is completed.
23:55:31 INFO  : 'after 3000' command is executed.
23:55:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:55:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:55:36 INFO  : Context for 'APU' is selected.
23:55:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:37 INFO  : Context for 'APU' is selected.
23:55:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:55:37 INFO  : 'ps7_init' command is executed.
23:55:37 INFO  : 'ps7_post_config' command is executed.
23:55:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:39 INFO  : Memory regions updated for context APU
23:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:39 INFO  : 'con' command is executed.
23:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:55:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:58:08 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:58:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

23:58:16 INFO  : Disconnected from the channel tcfchan#3.
23:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:58:16 INFO  : 'jtag frequency' command is executed.
23:58:16 INFO  : Context for 'APU' is selected.
23:58:16 INFO  : System reset is completed.
23:58:19 INFO  : 'after 3000' command is executed.
23:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:58:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:58:22 INFO  : Context for 'APU' is selected.
23:58:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:25 INFO  : Context for 'APU' is selected.
23:58:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:58:26 INFO  : 'ps7_init' command is executed.
23:58:26 INFO  : 'ps7_post_config' command is executed.
23:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:27 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:27 INFO  : Memory regions updated for context APU
23:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:28 INFO  : 'con' command is executed.
23:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:58:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:59:30 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:59:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

23:59:38 INFO  : Disconnected from the channel tcfchan#5.
23:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:59:38 INFO  : 'jtag frequency' command is executed.
23:59:38 INFO  : Context for 'APU' is selected.
23:59:38 INFO  : System reset is completed.
23:59:41 INFO  : 'after 3000' command is executed.
23:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:59:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:59:44 INFO  : Context for 'APU' is selected.
23:59:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:48 INFO  : Context for 'APU' is selected.
23:59:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:59:48 INFO  : 'ps7_init' command is executed.
23:59:48 INFO  : 'ps7_post_config' command is executed.
23:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:50 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:50 INFO  : Memory regions updated for context APU
23:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:50 INFO  : 'con' command is executed.
23:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:00:21 INFO  : Disconnected from the channel tcfchan#7.
00:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:00:21 INFO  : 'jtag frequency' command is executed.
00:00:21 INFO  : Context for 'APU' is selected.
00:00:21 INFO  : System reset is completed.
00:00:24 INFO  : 'after 3000' command is executed.
00:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:00:27 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:00:27 INFO  : Context for 'APU' is selected.
00:00:30 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:30 INFO  : Context for 'APU' is selected.
00:00:30 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:00:31 INFO  : 'ps7_init' command is executed.
00:00:31 INFO  : 'ps7_post_config' command is executed.
00:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:32 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:32 INFO  : Memory regions updated for context APU
00:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:33 INFO  : 'con' command is executed.
00:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:00:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:13:59 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:14:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:14:07 INFO  : Disconnected from the channel tcfchan#8.
00:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:14:08 INFO  : 'jtag frequency' command is executed.
00:14:08 INFO  : Context for 'APU' is selected.
00:14:08 INFO  : System reset is completed.
00:14:11 INFO  : 'after 3000' command is executed.
00:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:14:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:14:13 INFO  : Context for 'APU' is selected.
00:14:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:17 INFO  : Context for 'APU' is selected.
00:14:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:14:17 INFO  : 'ps7_init' command is executed.
00:14:17 INFO  : 'ps7_post_config' command is executed.
00:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:19 INFO  : Memory regions updated for context APU
00:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:19 INFO  : 'con' command is executed.
00:14:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:14:45 INFO  : Disconnected from the channel tcfchan#10.
00:14:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:14:45 INFO  : 'jtag frequency' command is executed.
00:14:45 INFO  : Context for 'APU' is selected.
00:14:45 INFO  : System reset is completed.
00:14:48 INFO  : 'after 3000' command is executed.
00:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:14:51 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:14:51 INFO  : Context for 'APU' is selected.
00:14:55 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:14:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:55 INFO  : Context for 'APU' is selected.
00:14:55 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:14:55 INFO  : 'ps7_init' command is executed.
00:14:55 INFO  : 'ps7_post_config' command is executed.
00:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:57 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:57 INFO  : Memory regions updated for context APU
00:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:57 INFO  : 'con' command is executed.
00:14:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:57 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:15:29 INFO  : Disconnected from the channel tcfchan#11.
00:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:15:29 INFO  : 'jtag frequency' command is executed.
00:15:29 INFO  : Context for 'APU' is selected.
00:15:30 INFO  : System reset is completed.
00:15:33 INFO  : 'after 3000' command is executed.
00:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:15:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:15:35 INFO  : Context for 'APU' is selected.
00:15:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:38 INFO  : Context for 'APU' is selected.
00:15:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:15:39 INFO  : 'ps7_init' command is executed.
00:15:39 INFO  : 'ps7_post_config' command is executed.
00:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:41 INFO  : Memory regions updated for context APU
00:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:41 INFO  : 'con' command is executed.
00:15:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:15:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:17:11 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:17:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:17:25 INFO  : Disconnected from the channel tcfchan#12.
00:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:17:26 INFO  : 'jtag frequency' command is executed.
00:17:26 INFO  : Context for 'APU' is selected.
00:17:26 INFO  : System reset is completed.
00:17:29 INFO  : 'after 3000' command is executed.
00:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:17:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:17:31 INFO  : Context for 'APU' is selected.
00:17:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:35 INFO  : Context for 'APU' is selected.
00:17:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:17:35 INFO  : 'ps7_init' command is executed.
00:17:35 INFO  : 'ps7_post_config' command is executed.
00:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:37 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:37 INFO  : Memory regions updated for context APU
00:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:37 INFO  : 'con' command is executed.
00:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:17:37 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:33:22 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:33:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:33:35 INFO  : Disconnected from the channel tcfchan#14.
00:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:33:35 INFO  : 'jtag frequency' command is executed.
00:33:35 INFO  : Context for 'APU' is selected.
00:33:35 INFO  : System reset is completed.
00:33:38 INFO  : 'after 3000' command is executed.
00:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:33:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:33:41 INFO  : Context for 'APU' is selected.
00:33:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:44 INFO  : Context for 'APU' is selected.
00:33:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:33:45 INFO  : 'ps7_init' command is executed.
00:33:45 INFO  : 'ps7_post_config' command is executed.
00:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:47 INFO  : Memory regions updated for context APU
00:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:47 INFO  : 'con' command is executed.
00:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:33:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:41:57 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:42:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:42:05 INFO  : Disconnected from the channel tcfchan#16.
00:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:42:05 INFO  : 'jtag frequency' command is executed.
00:42:05 INFO  : Context for 'APU' is selected.
00:42:05 INFO  : System reset is completed.
00:42:08 INFO  : 'after 3000' command is executed.
00:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:42:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:42:11 INFO  : Context for 'APU' is selected.
00:42:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:42:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:14 INFO  : Context for 'APU' is selected.
00:42:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:42:14 INFO  : 'ps7_init' command is executed.
00:42:14 INFO  : 'ps7_post_config' command is executed.
00:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:16 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:16 INFO  : Memory regions updated for context APU
00:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:16 INFO  : 'con' command is executed.
00:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:42:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:43:20 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:43:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:43:29 INFO  : Disconnected from the channel tcfchan#18.
00:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:43:30 INFO  : 'jtag frequency' command is executed.
00:43:30 INFO  : Context for 'APU' is selected.
00:43:30 INFO  : System reset is completed.
00:43:33 INFO  : 'after 3000' command is executed.
00:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:43:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:43:35 INFO  : Context for 'APU' is selected.
00:43:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:39 INFO  : Context for 'APU' is selected.
00:43:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:43:39 INFO  : 'ps7_init' command is executed.
00:43:39 INFO  : 'ps7_post_config' command is executed.
00:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:41 INFO  : Memory regions updated for context APU
00:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:41 INFO  : 'con' command is executed.
00:43:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:46:24 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:46:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

00:46:34 INFO  : Disconnected from the channel tcfchan#20.
00:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:46:34 INFO  : 'jtag frequency' command is executed.
00:46:34 INFO  : Context for 'APU' is selected.
00:46:35 INFO  : System reset is completed.
00:46:38 INFO  : 'after 3000' command is executed.
00:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:46:40 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:46:40 INFO  : Context for 'APU' is selected.
00:46:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:46:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:44 INFO  : Context for 'APU' is selected.
00:46:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:46:44 INFO  : 'ps7_init' command is executed.
00:46:44 INFO  : 'ps7_post_config' command is executed.
00:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:46 INFO  : Memory regions updated for context APU
00:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:46 INFO  : 'con' command is executed.
00:46:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:46:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:56:12 INFO  : Disconnected from the channel tcfchan#22.
00:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:56:12 INFO  : 'jtag frequency' command is executed.
00:56:12 INFO  : Context for 'APU' is selected.
00:56:12 INFO  : System reset is completed.
00:56:15 INFO  : 'after 3000' command is executed.
00:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:56:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:56:18 INFO  : Context for 'APU' is selected.
00:56:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:22 INFO  : Context for 'APU' is selected.
00:56:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:56:22 INFO  : 'ps7_init' command is executed.
00:56:22 INFO  : 'ps7_post_config' command is executed.
00:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:24 INFO  : Memory regions updated for context APU
00:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:24 INFO  : 'con' command is executed.
00:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:56:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:56:57 INFO  : Disconnected from the channel tcfchan#23.
00:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:56:57 INFO  : 'jtag frequency' command is executed.
00:56:57 INFO  : Context for 'APU' is selected.
00:56:57 INFO  : System reset is completed.
00:57:00 INFO  : 'after 3000' command is executed.
00:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:57:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:57:03 INFO  : Context for 'APU' is selected.
00:57:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:06 INFO  : Context for 'APU' is selected.
00:57:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:57:07 INFO  : 'ps7_init' command is executed.
00:57:07 INFO  : 'ps7_post_config' command is executed.
00:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:08 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:08 INFO  : Memory regions updated for context APU
00:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:08 INFO  : 'con' command is executed.
00:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:57:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:58:16 INFO  : Disconnected from the channel tcfchan#24.
00:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:58:16 INFO  : 'jtag frequency' command is executed.
00:58:16 INFO  : Context for 'APU' is selected.
00:58:16 INFO  : System reset is completed.
00:58:19 INFO  : 'after 3000' command is executed.
00:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:58:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:58:22 INFO  : Context for 'APU' is selected.
00:58:26 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:58:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:26 INFO  : Context for 'APU' is selected.
00:58:26 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:58:26 INFO  : 'ps7_init' command is executed.
00:58:26 INFO  : 'ps7_post_config' command is executed.
00:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:28 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:28 INFO  : Memory regions updated for context APU
00:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:28 INFO  : 'con' command is executed.
00:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:58:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:58:37 INFO  : Disconnected from the channel tcfchan#25.
00:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:58:38 INFO  : 'jtag frequency' command is executed.
00:58:38 INFO  : Context for 'APU' is selected.
00:58:38 INFO  : System reset is completed.
00:58:41 INFO  : 'after 3000' command is executed.
00:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:58:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:58:43 INFO  : Context for 'APU' is selected.
00:58:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:47 INFO  : Context for 'APU' is selected.
00:58:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:58:48 INFO  : 'ps7_init' command is executed.
00:58:48 INFO  : 'ps7_post_config' command is executed.
00:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:49 INFO  : Memory regions updated for context APU
00:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:50 INFO  : 'con' command is executed.
00:58:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:58:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:10:33 INFO  : Disconnected from the channel tcfchan#26.
01:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:10:34 INFO  : 'jtag frequency' command is executed.
01:10:34 INFO  : Context for 'APU' is selected.
01:10:34 INFO  : System reset is completed.
01:10:37 INFO  : 'after 3000' command is executed.
01:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:10:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:10:39 INFO  : Context for 'APU' is selected.
01:10:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:43 INFO  : Context for 'APU' is selected.
01:10:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:10:43 INFO  : 'ps7_init' command is executed.
01:10:43 INFO  : 'ps7_post_config' command is executed.
01:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:45 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:45 INFO  : Memory regions updated for context APU
01:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:45 INFO  : 'con' command is executed.
01:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:10:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:11:03 INFO  : Disconnected from the channel tcfchan#27.
01:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:11:03 INFO  : 'jtag frequency' command is executed.
01:11:03 INFO  : Context for 'APU' is selected.
01:11:03 INFO  : System reset is completed.
01:11:06 INFO  : 'after 3000' command is executed.
01:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:11:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:11:09 INFO  : Context for 'APU' is selected.
01:11:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:13 INFO  : Context for 'APU' is selected.
01:11:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:11:13 INFO  : 'ps7_init' command is executed.
01:11:13 INFO  : 'ps7_post_config' command is executed.
01:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:15 INFO  : Memory regions updated for context APU
01:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:15 INFO  : 'con' command is executed.
01:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:11:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:11:35 INFO  : Disconnected from the channel tcfchan#28.
01:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:11:35 INFO  : 'jtag frequency' command is executed.
01:11:35 INFO  : Context for 'APU' is selected.
01:11:36 INFO  : System reset is completed.
01:11:39 INFO  : 'after 3000' command is executed.
01:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:11:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:11:41 INFO  : Context for 'APU' is selected.
01:11:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:45 INFO  : Context for 'APU' is selected.
01:11:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:11:45 INFO  : 'ps7_init' command is executed.
01:11:45 INFO  : 'ps7_post_config' command is executed.
01:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:47 INFO  : Memory regions updated for context APU
01:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:47 INFO  : 'con' command is executed.
01:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:11:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:11:58 INFO  : Disconnected from the channel tcfchan#29.
01:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:11:59 INFO  : 'jtag frequency' command is executed.
01:11:59 INFO  : Context for 'APU' is selected.
01:11:59 INFO  : System reset is completed.
01:12:02 INFO  : 'after 3000' command is executed.
01:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:12:04 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:12:04 INFO  : Context for 'APU' is selected.
01:12:07 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:07 INFO  : Context for 'APU' is selected.
01:12:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:12:08 INFO  : 'ps7_init' command is executed.
01:12:08 INFO  : 'ps7_post_config' command is executed.
01:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:10 INFO  : Memory regions updated for context APU
01:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:10 INFO  : 'con' command is executed.
01:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:12:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:23:56 INFO  : Disconnected from the channel tcfchan#30.
01:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:23:56 INFO  : 'jtag frequency' command is executed.
01:23:56 INFO  : Context for 'APU' is selected.
01:23:56 INFO  : System reset is completed.
01:23:59 INFO  : 'after 3000' command is executed.
01:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:24:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:24:02 INFO  : Context for 'APU' is selected.
01:24:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:05 INFO  : Context for 'APU' is selected.
01:24:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:24:06 INFO  : 'ps7_init' command is executed.
01:24:06 INFO  : 'ps7_post_config' command is executed.
01:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:08 INFO  : Memory regions updated for context APU
01:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:08 INFO  : 'con' command is executed.
01:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:24:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:24:53 INFO  : Disconnected from the channel tcfchan#31.
01:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:24:54 INFO  : 'jtag frequency' command is executed.
01:24:54 INFO  : Context for 'APU' is selected.
01:24:54 INFO  : System reset is completed.
01:24:57 INFO  : 'after 3000' command is executed.
01:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:24:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:24:59 INFO  : Context for 'APU' is selected.
01:25:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:25:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:25:03 INFO  : Context for 'APU' is selected.
01:25:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:25:03 INFO  : 'ps7_init' command is executed.
01:25:03 INFO  : 'ps7_post_config' command is executed.
01:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:04 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
01:25:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:25:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:25:05 INFO  : Memory regions updated for context APU
01:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:25:05 INFO  : 'con' command is executed.
01:25:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:25:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:42:45 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
01:42:48 INFO  : Disconnected from the channel tcfchan#32.
01:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:42:48 INFO  : 'jtag frequency' command is executed.
01:42:48 INFO  : Context for 'APU' is selected.
01:42:48 INFO  : System reset is completed.
01:42:51 INFO  : 'after 3000' command is executed.
01:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:42:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:42:54 INFO  : Context for 'APU' is selected.
01:42:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:58 INFO  : Context for 'APU' is selected.
01:42:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:42:58 INFO  : 'ps7_init' command is executed.
01:42:58 INFO  : 'ps7_post_config' command is executed.
01:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:00 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:00 INFO  : Memory regions updated for context APU
01:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:00 INFO  : 'con' command is executed.
01:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:43:20 INFO  : Disconnected from the channel tcfchan#33.
01:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:43:20 INFO  : 'jtag frequency' command is executed.
01:43:20 INFO  : Context for 'APU' is selected.
01:43:20 INFO  : System reset is completed.
01:43:23 INFO  : 'after 3000' command is executed.
01:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:43:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:43:26 INFO  : Context for 'APU' is selected.
01:43:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:29 INFO  : Context for 'APU' is selected.
01:43:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:43:30 INFO  : 'ps7_init' command is executed.
01:43:30 INFO  : 'ps7_post_config' command is executed.
01:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:32 INFO  : Memory regions updated for context APU
01:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:32 INFO  : 'con' command is executed.
01:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:32 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
02:27:41 INFO  : Disconnected from the channel tcfchan#34.
21:24:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
21:24:05 INFO  : XSCT server has started successfully.
21:24:05 INFO  : Successfully done setting XSCT server connection channel  
21:24:05 INFO  : plnx-install-location is set to ''
21:24:05 INFO  : Successfully done setting workspace for the tool. 
21:24:07 INFO  : Registering command handlers for Vitis TCF services
21:24:11 INFO  : Successfully done query RDI_DATADIR 
21:25:00 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:25:10 INFO  : 'jtag frequency' command is executed.
21:25:11 INFO  : Context for 'APU' is selected.
21:25:11 INFO  : System reset is completed.
21:25:14 INFO  : 'after 3000' command is executed.
21:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:25:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:25:18 INFO  : Context for 'APU' is selected.
21:25:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:18 INFO  : Context for 'APU' is selected.
21:25:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:25:19 INFO  : 'ps7_init' command is executed.
21:25:19 INFO  : 'ps7_post_config' command is executed.
21:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:20 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:20 INFO  : Memory regions updated for context APU
21:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:21 INFO  : 'con' command is executed.
21:25:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:26:18 INFO  : Disconnected from the channel tcfchan#1.
21:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:26:19 INFO  : 'jtag frequency' command is executed.
21:26:19 INFO  : Context for 'APU' is selected.
21:26:19 INFO  : System reset is completed.
21:26:22 INFO  : 'after 3000' command is executed.
21:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:26:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:26:24 INFO  : Context for 'APU' is selected.
21:26:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:27 INFO  : Context for 'APU' is selected.
21:26:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:26:28 INFO  : 'ps7_init' command is executed.
21:26:28 INFO  : 'ps7_post_config' command is executed.
21:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:29 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:30 INFO  : Memory regions updated for context APU
21:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:30 INFO  : 'con' command is executed.
21:26:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:27:08 INFO  : Disconnected from the channel tcfchan#2.
21:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:27:09 INFO  : 'jtag frequency' command is executed.
21:27:09 INFO  : Context for 'APU' is selected.
21:27:09 INFO  : System reset is completed.
21:27:12 INFO  : 'after 3000' command is executed.
21:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:27:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:27:14 INFO  : Context for 'APU' is selected.
21:27:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:27:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:17 INFO  : Context for 'APU' is selected.
21:27:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:27:18 INFO  : 'ps7_init' command is executed.
21:27:18 INFO  : 'ps7_post_config' command is executed.
21:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:19 INFO  : Memory regions updated for context APU
21:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:19 INFO  : 'con' command is executed.
21:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:28:43 INFO  : Disconnected from the channel tcfchan#3.
21:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:28:44 INFO  : 'jtag frequency' command is executed.
21:28:44 INFO  : Context for 'APU' is selected.
21:28:44 INFO  : System reset is completed.
21:28:47 INFO  : 'after 3000' command is executed.
21:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:28:49 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:28:49 INFO  : Context for 'APU' is selected.
21:28:52 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:52 INFO  : Context for 'APU' is selected.
21:28:52 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:28:52 INFO  : 'ps7_init' command is executed.
21:28:52 INFO  : 'ps7_post_config' command is executed.
21:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:54 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:54 INFO  : Memory regions updated for context APU
21:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:54 INFO  : 'con' command is executed.
21:28:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:54 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:29:22 INFO  : Disconnected from the channel tcfchan#4.
21:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:29:22 INFO  : 'jtag frequency' command is executed.
21:29:22 INFO  : Context for 'APU' is selected.
21:29:22 INFO  : System reset is completed.
21:29:25 INFO  : 'after 3000' command is executed.
21:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:29:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:29:28 INFO  : Context for 'APU' is selected.
21:29:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:31 INFO  : Context for 'APU' is selected.
21:29:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:29:31 INFO  : 'ps7_init' command is executed.
21:29:31 INFO  : 'ps7_post_config' command is executed.
21:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:33 INFO  : Memory regions updated for context APU
21:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:33 INFO  : 'con' command is executed.
21:29:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:29:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:56:10 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
22:57:01 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
22:57:06 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:57:06 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
22:57:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
22:57:06 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:57:13 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
22:57:18 INFO  : Disconnected from the channel tcfchan#5.
22:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:57:19 INFO  : 'jtag frequency' command is executed.
22:57:19 INFO  : Context for 'APU' is selected.
22:57:19 INFO  : System reset is completed.
22:57:22 INFO  : 'after 3000' command is executed.
22:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:57:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
22:57:24 INFO  : Context for 'APU' is selected.
22:57:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:25 INFO  : Context for 'APU' is selected.
22:57:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
22:57:25 INFO  : 'ps7_init' command is executed.
22:57:25 INFO  : 'ps7_post_config' command is executed.
22:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:27 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:27 INFO  : Memory regions updated for context APU
22:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:27 INFO  : 'con' command is executed.
22:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:57:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:08:17 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
23:08:38 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
23:09:48 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:09:57 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:09:57 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
23:09:57 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
23:09:57 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:10:04 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
23:10:10 INFO  : Disconnected from the channel tcfchan#8.
23:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:10:11 INFO  : 'jtag frequency' command is executed.
23:10:11 INFO  : Context for 'APU' is selected.
23:10:11 INFO  : System reset is completed.
23:10:14 INFO  : 'after 3000' command is executed.
23:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:10:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:10:17 INFO  : Context for 'APU' is selected.
23:10:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:17 INFO  : Context for 'APU' is selected.
23:10:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:10:17 INFO  : 'ps7_init' command is executed.
23:10:17 INFO  : 'ps7_post_config' command is executed.
23:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:19 INFO  : Memory regions updated for context APU
23:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:19 INFO  : 'con' command is executed.
23:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:10:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:46:53 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
23:47:18 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:47:24 INFO  : Disconnected from the channel tcfchan#12.
23:47:24 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:47:24 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
23:47:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
23:47:24 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:47:30 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
23:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:47:32 INFO  : 'jtag frequency' command is executed.
23:47:32 INFO  : Context for 'APU' is selected.
23:47:32 INFO  : System reset is completed.
23:47:35 INFO  : 'after 3000' command is executed.
23:47:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:47:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:47:38 INFO  : Context for 'APU' is selected.
23:47:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:38 INFO  : Context for 'APU' is selected.
23:47:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:47:38 INFO  : 'ps7_init' command is executed.
23:47:38 INFO  : 'ps7_post_config' command is executed.
23:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:40 INFO  : Memory regions updated for context APU
23:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:40 INFO  : 'con' command is executed.
23:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:47:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:35:18 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
00:35:34 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:35:41 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:35:41 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
00:35:41 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
00:35:41 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:35:48 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
00:35:54 INFO  : Disconnected from the channel tcfchan#14.
00:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:35:54 INFO  : 'jtag frequency' command is executed.
00:35:54 INFO  : Context for 'APU' is selected.
00:35:55 INFO  : System reset is completed.
00:35:58 INFO  : 'after 3000' command is executed.
00:35:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:36:00 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:36:00 INFO  : Context for 'APU' is selected.
00:36:00 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:36:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:00 INFO  : Context for 'APU' is selected.
00:36:00 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:36:01 INFO  : 'ps7_init' command is executed.
00:36:01 INFO  : 'ps7_post_config' command is executed.
00:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:02 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:02 INFO  : Memory regions updated for context APU
00:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:02 INFO  : 'con' command is executed.
00:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:36:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:28:52 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
01:29:21 INFO  : Disconnected from the channel tcfchan#17.
01:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:29:21 INFO  : 'jtag frequency' command is executed.
01:29:21 INFO  : Context for 'APU' is selected.
01:29:21 INFO  : System reset is completed.
01:29:24 INFO  : 'after 3000' command is executed.
01:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:29:27 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:29:27 INFO  : Context for 'APU' is selected.
01:29:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:27 INFO  : Context for 'APU' is selected.
01:29:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:29:27 INFO  : 'ps7_init' command is executed.
01:29:27 INFO  : 'ps7_post_config' command is executed.
01:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:29 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:29 INFO  : Memory regions updated for context APU
01:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:29 INFO  : 'con' command is executed.
01:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:29:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:29:55 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
01:30:04 INFO  : Disconnected from the channel tcfchan#18.
01:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:30:04 INFO  : 'jtag frequency' command is executed.
01:30:04 INFO  : Context for 'APU' is selected.
01:30:05 INFO  : System reset is completed.
01:30:08 INFO  : 'after 3000' command is executed.
01:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:30:10 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
01:30:10 INFO  : Context for 'APU' is selected.
01:30:10 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
01:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:10 INFO  : Context for 'APU' is selected.
01:30:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
01:30:10 INFO  : 'ps7_init' command is executed.
01:30:10 INFO  : 'ps7_post_config' command is executed.
01:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:12 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:12 INFO  : Memory regions updated for context APU
01:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:12 INFO  : 'con' command is executed.
01:30:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:30:12 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
01:43:20 INFO  : Disconnected from the channel tcfchan#20.
01:59:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
01:59:25 INFO  : XSCT server has started successfully.
01:59:25 INFO  : Successfully done setting XSCT server connection channel  
01:59:25 INFO  : plnx-install-location is set to ''
01:59:25 INFO  : Successfully done setting workspace for the tool. 
01:59:30 INFO  : Registering command handlers for Vitis TCF services
01:59:33 INFO  : Successfully done query RDI_DATADIR 
02:15:24 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
02:15:41 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
02:15:45 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:15:45 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
02:15:45 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
02:15:47 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:15:54 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
02:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:15:58 INFO  : 'jtag frequency' command is executed.
02:15:59 INFO  : Context for 'APU' is selected.
02:15:59 INFO  : System reset is completed.
02:16:02 INFO  : 'after 3000' command is executed.
02:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:16:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
02:16:06 INFO  : Context for 'APU' is selected.
02:16:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
02:16:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:16:07 INFO  : Context for 'APU' is selected.
02:16:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
02:16:07 INFO  : 'ps7_init' command is executed.
02:16:07 INFO  : 'ps7_post_config' command is executed.
02:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
02:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:16:09 INFO  : Memory regions updated for context APU
02:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:09 INFO  : 'con' command is executed.
02:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:16:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
02:16:11 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
02:16:13 INFO  : Disconnected from the channel tcfchan#2.
02:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:16:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:16:14 INFO  : 'jtag frequency' command is executed.
02:16:14 INFO  : Context for 'APU' is selected.
02:16:14 INFO  : System reset is completed.
02:16:17 INFO  : 'after 3000' command is executed.
02:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:16:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
02:16:19 INFO  : Context for 'APU' is selected.
02:16:19 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
02:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
02:16:19 INFO  : Context for 'APU' is selected.
02:16:19 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
02:16:20 INFO  : 'ps7_init' command is executed.
02:16:20 INFO  : 'ps7_post_config' command is executed.
02:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:16:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:16:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:16:21 INFO  : Memory regions updated for context APU
02:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:22 INFO  : 'con' command is executed.
02:16:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:16:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
02:25:47 INFO  : Disconnected from the channel tcfchan#3.
02:26:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
02:26:08 INFO  : XSCT server has started successfully.
02:26:08 INFO  : plnx-install-location is set to ''
02:26:08 INFO  : Successfully done setting XSCT server connection channel  
02:26:08 INFO  : Successfully done setting workspace for the tool. 
02:26:10 INFO  : Successfully done query RDI_DATADIR 
02:26:10 INFO  : Registering command handlers for Vitis TCF services
02:26:37 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
02:26:54 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
02:26:55 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
02:27:24 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
02:27:24 INFO  : No changes in MSS file content so sources will not be generated.
02:27:34 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
02:27:40 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:27:40 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
02:27:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
02:27:40 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:27:47 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
02:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:27:50 INFO  : 'jtag frequency' command is executed.
02:27:51 INFO  : Context for 'APU' is selected.
02:27:51 INFO  : System reset is completed.
02:27:54 INFO  : 'after 3000' command is executed.
02:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:27:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
02:27:59 INFO  : Context for 'APU' is selected.
02:27:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
02:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:00 INFO  : Context for 'APU' is selected.
02:28:00 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
02:28:00 INFO  : 'ps7_init' command is executed.
02:28:00 INFO  : 'ps7_post_config' command is executed.
02:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:02 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:02 INFO  : Memory regions updated for context APU
02:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:02 INFO  : 'con' command is executed.
02:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:28:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
02:42:05 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
02:42:12 INFO  : Disconnected from the channel tcfchan#2.
02:42:17 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:42:17 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
02:42:17 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
02:42:17 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:42:24 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
02:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:42:28 INFO  : 'jtag frequency' command is executed.
02:42:29 INFO  : Context for 'APU' is selected.
02:42:29 INFO  : System reset is completed.
02:42:32 INFO  : 'after 3000' command is executed.
02:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:42:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
02:42:37 INFO  : Context for 'APU' is selected.
02:42:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
02:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:42:37 INFO  : Context for 'APU' is selected.
02:42:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
02:42:38 INFO  : 'ps7_init' command is executed.
02:42:38 INFO  : 'ps7_post_config' command is executed.
02:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:42:39 INFO  : 'configparams force-mem-access 0' command is executed.
02:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:40 INFO  : Memory regions updated for context APU
02:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:40 INFO  : 'con' command is executed.
02:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:42:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
02:47:22 INFO  : Disconnected from the channel tcfchan#4.
19:59:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
19:59:27 INFO  : XSCT server has started successfully.
19:59:27 INFO  : Successfully done setting XSCT server connection channel  
19:59:27 INFO  : plnx-install-location is set to ''
19:59:27 INFO  : Successfully done setting workspace for the tool. 
19:59:30 INFO  : Registering command handlers for Vitis TCF services
19:59:33 INFO  : Successfully done query RDI_DATADIR 
21:05:00 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:05:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:05:23 INFO  : 'jtag frequency' command is executed.
21:05:24 INFO  : Context for 'APU' is selected.
21:05:24 INFO  : System reset is completed.
21:05:27 INFO  : 'after 3000' command is executed.
21:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:05:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:05:31 INFO  : Context for 'APU' is selected.
21:05:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:32 INFO  : Context for 'APU' is selected.
21:05:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:05:33 INFO  : 'ps7_init' command is executed.
21:05:33 INFO  : 'ps7_post_config' command is executed.
21:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:34 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:34 INFO  : Memory regions updated for context APU
21:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:35 INFO  : 'con' command is executed.
21:05:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:35 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:05:42 INFO  : Disconnected from the channel tcfchan#2.
21:06:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
21:06:33 INFO  : XSCT server has started successfully.
21:06:33 INFO  : plnx-install-location is set to ''
21:06:33 INFO  : Successfully done setting XSCT server connection channel  
21:06:33 INFO  : Successfully done setting workspace for the tool. 
21:06:35 INFO  : Successfully done query RDI_DATADIR 
21:06:36 INFO  : Registering command handlers for Vitis TCF services
21:06:59 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:07:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:07:18 INFO  : 'jtag frequency' command is executed.
21:07:19 INFO  : Context for 'APU' is selected.
21:07:19 INFO  : System reset is completed.
21:07:22 INFO  : 'after 3000' command is executed.
21:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:07:26 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:07:26 INFO  : Context for 'APU' is selected.
21:07:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:27 INFO  : Context for 'APU' is selected.
21:07:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:07:28 INFO  : 'ps7_init' command is executed.
21:07:28 INFO  : 'ps7_post_config' command is executed.
21:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:29 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:29 INFO  : Memory regions updated for context APU
21:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:29 INFO  : 'con' command is executed.
21:07:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:08:56 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:09:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:09:05 INFO  : Disconnected from the channel tcfchan#2.
21:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:09:06 INFO  : 'jtag frequency' command is executed.
21:09:06 INFO  : Context for 'APU' is selected.
21:09:06 INFO  : System reset is completed.
21:09:09 INFO  : 'after 3000' command is executed.
21:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:09:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:09:11 INFO  : Context for 'APU' is selected.
21:09:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:16 INFO  : Context for 'APU' is selected.
21:09:16 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:09:16 INFO  : 'ps7_init' command is executed.
21:09:16 INFO  : 'ps7_post_config' command is executed.
21:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:18 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:18 INFO  : Memory regions updated for context APU
21:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:18 INFO  : 'con' command is executed.
21:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:18 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:27:01 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:27:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:27:10 INFO  : Disconnected from the channel tcfchan#4.
21:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:27:10 INFO  : 'jtag frequency' command is executed.
21:27:10 INFO  : Context for 'APU' is selected.
21:27:10 INFO  : System reset is completed.
21:27:13 INFO  : 'after 3000' command is executed.
21:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:27:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:27:16 INFO  : Context for 'APU' is selected.
21:27:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:21 INFO  : Context for 'APU' is selected.
21:27:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:27:21 INFO  : 'ps7_init' command is executed.
21:27:21 INFO  : 'ps7_post_config' command is executed.
21:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:23 INFO  : Memory regions updated for context APU
21:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:23 INFO  : 'con' command is executed.
21:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:28:01 INFO  : Disconnected from the channel tcfchan#6.
21:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:28:01 INFO  : 'jtag frequency' command is executed.
21:28:01 INFO  : Context for 'APU' is selected.
21:28:01 INFO  : System reset is completed.
21:28:04 INFO  : 'after 3000' command is executed.
21:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:28:07 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:28:07 INFO  : Context for 'APU' is selected.
21:28:11 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:11 INFO  : Context for 'APU' is selected.
21:28:11 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:28:12 INFO  : 'ps7_init' command is executed.
21:28:12 INFO  : 'ps7_post_config' command is executed.
21:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:13 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:14 INFO  : Memory regions updated for context APU
21:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:14 INFO  : 'con' command is executed.
21:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:28:39 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:28:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:28:48 INFO  : Disconnected from the channel tcfchan#7.
21:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:28:48 INFO  : 'jtag frequency' command is executed.
21:28:48 INFO  : Context for 'APU' is selected.
21:28:48 INFO  : System reset is completed.
21:28:51 INFO  : 'after 3000' command is executed.
21:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:28:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:28:54 INFO  : Context for 'APU' is selected.
21:28:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:58 INFO  : Context for 'APU' is selected.
21:28:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:28:59 INFO  : 'ps7_init' command is executed.
21:28:59 INFO  : 'ps7_post_config' command is executed.
21:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:01 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:01 INFO  : Memory regions updated for context APU
21:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:01 INFO  : 'con' command is executed.
21:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:29:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:29:25 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:29:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:29:37 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:29:40 INFO  : Disconnected from the channel tcfchan#9.
21:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:29:40 INFO  : 'jtag frequency' command is executed.
21:29:40 INFO  : Context for 'APU' is selected.
21:29:40 INFO  : System reset is completed.
21:29:43 INFO  : 'after 3000' command is executed.
21:29:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:29:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:29:46 INFO  : Context for 'APU' is selected.
21:29:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:50 INFO  : Context for 'APU' is selected.
21:29:50 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:29:51 INFO  : 'ps7_init' command is executed.
21:29:51 INFO  : 'ps7_post_config' command is executed.
21:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:52 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:52 INFO  : Memory regions updated for context APU
21:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:52 INFO  : 'con' command is executed.
21:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:29:52 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:30:20 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:30:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:30:28 INFO  : Disconnected from the channel tcfchan#11.
21:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:30:28 INFO  : 'jtag frequency' command is executed.
21:30:28 INFO  : Context for 'APU' is selected.
21:30:28 INFO  : System reset is completed.
21:30:31 INFO  : 'after 3000' command is executed.
21:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:30:34 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:30:34 INFO  : Context for 'APU' is selected.
21:30:37 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:30:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:38 INFO  : Context for 'APU' is selected.
21:30:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:30:39 INFO  : 'ps7_init' command is executed.
21:30:39 INFO  : 'ps7_post_config' command is executed.
21:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:40 INFO  : Memory regions updated for context APU
21:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:40 INFO  : 'con' command is executed.
21:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:30:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:30:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:30:46 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:30:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:30:55 INFO  : Disconnected from the channel tcfchan#13.
21:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:30:55 INFO  : 'jtag frequency' command is executed.
21:30:55 INFO  : Context for 'APU' is selected.
21:30:55 INFO  : System reset is completed.
21:30:58 INFO  : 'after 3000' command is executed.
21:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:31:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:31:01 INFO  : Context for 'APU' is selected.
21:31:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:06 INFO  : Context for 'APU' is selected.
21:31:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:31:06 INFO  : 'ps7_init' command is executed.
21:31:06 INFO  : 'ps7_post_config' command is executed.
21:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:08 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:08 INFO  : Memory regions updated for context APU
21:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:08 INFO  : 'con' command is executed.
21:31:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:32:17 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:32:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:32:32 INFO  : Disconnected from the channel tcfchan#16.
21:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:32:33 INFO  : 'jtag frequency' command is executed.
21:32:33 INFO  : Context for 'APU' is selected.
21:32:33 INFO  : System reset is completed.
21:32:36 INFO  : 'after 3000' command is executed.
21:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:32:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:32:38 INFO  : Context for 'APU' is selected.
21:32:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:43 INFO  : Context for 'APU' is selected.
21:32:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:32:43 INFO  : 'ps7_init' command is executed.
21:32:43 INFO  : 'ps7_post_config' command is executed.
21:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:45 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:45 INFO  : Memory regions updated for context APU
21:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:45 INFO  : 'con' command is executed.
21:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:32:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:36:43 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:36:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:36:53 INFO  : Disconnected from the channel tcfchan#18.
21:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:36:53 INFO  : 'jtag frequency' command is executed.
21:36:53 INFO  : Context for 'APU' is selected.
21:36:53 INFO  : System reset is completed.
21:36:56 INFO  : 'after 3000' command is executed.
21:36:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:36:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:36:59 INFO  : Context for 'APU' is selected.
21:37:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:03 INFO  : Context for 'APU' is selected.
21:37:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:37:03 INFO  : 'ps7_init' command is executed.
21:37:03 INFO  : 'ps7_post_config' command is executed.
21:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:05 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:05 INFO  : Memory regions updated for context APU
21:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:05 INFO  : 'con' command is executed.
21:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:40:04 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:40:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

21:40:13 INFO  : Disconnected from the channel tcfchan#20.
21:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:40:13 INFO  : 'jtag frequency' command is executed.
21:40:13 INFO  : Context for 'APU' is selected.
21:40:13 INFO  : System reset is completed.
21:40:16 INFO  : 'after 3000' command is executed.
21:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:40:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:40:19 INFO  : Context for 'APU' is selected.
21:40:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:23 INFO  : Context for 'APU' is selected.
21:40:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:40:24 INFO  : 'ps7_init' command is executed.
21:40:24 INFO  : 'ps7_post_config' command is executed.
21:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:26 INFO  : Memory regions updated for context APU
21:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:26 INFO  : 'con' command is executed.
21:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:42:46 INFO  : Disconnected from the channel tcfchan#22.
21:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:42:47 INFO  : 'jtag frequency' command is executed.
21:42:47 INFO  : Context for 'APU' is selected.
21:42:47 INFO  : System reset is completed.
21:42:50 INFO  : 'after 3000' command is executed.
21:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:42:52 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:42:52 INFO  : Context for 'APU' is selected.
21:42:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:42:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:57 INFO  : Context for 'APU' is selected.
21:42:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:42:57 INFO  : 'ps7_init' command is executed.
21:42:57 INFO  : 'ps7_post_config' command is executed.
21:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:59 INFO  : Memory regions updated for context APU
21:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:59 INFO  : 'con' command is executed.
21:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:44:21 INFO  : Disconnected from the channel tcfchan#23.
21:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:44:24 INFO  : 'jtag frequency' command is executed.
21:44:24 INFO  : Context for 'APU' is selected.
21:44:24 INFO  : System reset is completed.
21:44:27 INFO  : 'after 3000' command is executed.
21:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:44:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:44:30 INFO  : Context for 'APU' is selected.
21:44:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:45:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:10 INFO  : Context for 'APU' is selected.
21:45:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:45:10 INFO  : 'ps7_init' command is executed.
21:45:10 INFO  : 'ps7_post_config' command is executed.
21:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:12 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:12 INFO  : Memory regions updated for context APU
21:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:12 INFO  : 'con' command is executed.
21:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:12 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:45:15 INFO  : Disconnected from the channel tcfchan#24.
21:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:45:16 INFO  : 'jtag frequency' command is executed.
21:45:16 INFO  : Context for 'APU' is selected.
21:45:16 INFO  : System reset is completed.
21:45:19 INFO  : 'after 3000' command is executed.
21:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:45:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:45:22 INFO  : Context for 'APU' is selected.
21:45:27 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:27 INFO  : Context for 'APU' is selected.
21:45:27 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:45:27 INFO  : 'ps7_init' command is executed.
21:45:27 INFO  : 'ps7_post_config' command is executed.
21:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:29 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:29 INFO  : Memory regions updated for context APU
21:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:29 INFO  : 'con' command is executed.
21:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:46:58 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:49:15 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:49:25 INFO  : Disconnected from the channel tcfchan#26.
21:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:49:25 INFO  : 'jtag frequency' command is executed.
21:49:25 INFO  : Context for 'APU' is selected.
21:49:25 INFO  : System reset is completed.
21:49:28 INFO  : 'after 3000' command is executed.
21:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:49:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:49:31 INFO  : Context for 'APU' is selected.
21:49:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:49:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:31 INFO  : Context for 'APU' is selected.
21:49:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:49:31 INFO  : 'ps7_init' command is executed.
21:49:31 INFO  : 'ps7_post_config' command is executed.
21:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:33 INFO  : Memory regions updated for context APU
21:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:33 INFO  : 'con' command is executed.
21:49:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:50:23 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
21:50:32 INFO  : Disconnected from the channel tcfchan#29.
21:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:50:32 INFO  : 'jtag frequency' command is executed.
21:50:32 INFO  : Context for 'APU' is selected.
21:50:32 INFO  : System reset is completed.
21:50:35 INFO  : 'after 3000' command is executed.
21:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:50:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:50:37 INFO  : Context for 'APU' is selected.
21:50:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:38 INFO  : Context for 'APU' is selected.
21:50:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:50:38 INFO  : 'ps7_init' command is executed.
21:50:38 INFO  : 'ps7_post_config' command is executed.
21:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:40 INFO  : Memory regions updated for context APU
21:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:40 INFO  : 'con' command is executed.
21:50:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:04:54 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
22:05:04 INFO  : Disconnected from the channel tcfchan#31.
22:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:05:04 INFO  : 'jtag frequency' command is executed.
22:05:04 INFO  : Context for 'APU' is selected.
22:05:04 INFO  : System reset is completed.
22:05:07 INFO  : 'after 3000' command is executed.
22:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:05:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
22:05:10 INFO  : Context for 'APU' is selected.
22:05:10 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:10 INFO  : Context for 'APU' is selected.
22:05:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
22:05:10 INFO  : 'ps7_init' command is executed.
22:05:10 INFO  : 'ps7_post_config' command is executed.
22:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:12 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:12 INFO  : Memory regions updated for context APU
22:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:12 INFO  : 'con' command is executed.
22:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:12 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:07:52 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
22:07:56 INFO  : Disconnected from the channel tcfchan#33.
22:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:07:57 INFO  : 'jtag frequency' command is executed.
22:07:57 INFO  : Context for 'APU' is selected.
22:07:57 INFO  : System reset is completed.
22:08:00 INFO  : 'after 3000' command is executed.
22:08:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:08:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
22:08:02 INFO  : Context for 'APU' is selected.
22:08:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:02 INFO  : Context for 'APU' is selected.
22:08:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
22:08:03 INFO  : 'ps7_init' command is executed.
22:08:03 INFO  : 'ps7_post_config' command is executed.
22:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:04 INFO  : Memory regions updated for context APU
22:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:05 INFO  : 'con' command is executed.
22:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:08:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:23:40 INFO  : Disconnected from the channel tcfchan#34.
22:23:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
22:24:00 INFO  : XSCT server has started successfully.
22:24:00 INFO  : Successfully done setting XSCT server connection channel  
22:24:00 INFO  : plnx-install-location is set to ''
22:24:00 INFO  : Successfully done setting workspace for the tool. 
22:24:02 INFO  : Registering command handlers for Vitis TCF services
22:24:02 INFO  : Successfully done query RDI_DATADIR 
22:24:48 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
22:25:06 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:25:06 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
22:25:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
22:25:06 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:25:13 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
22:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:25:17 INFO  : 'jtag frequency' command is executed.
22:25:18 INFO  : Context for 'APU' is selected.
22:25:18 INFO  : System reset is completed.
22:25:21 INFO  : 'after 3000' command is executed.
22:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:25:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
22:25:24 INFO  : Context for 'APU' is selected.
22:25:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:25 INFO  : Context for 'APU' is selected.
22:25:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
22:25:26 INFO  : 'ps7_init' command is executed.
22:25:26 INFO  : 'ps7_post_config' command is executed.
22:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:28 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:28 INFO  : Memory regions updated for context APU
22:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:28 INFO  : 'con' command is executed.
22:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:40:08 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
22:40:15 INFO  : Disconnected from the channel tcfchan#2.
22:40:18 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:40:18 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
22:40:18 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
22:40:18 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:40:25 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
22:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:40:29 INFO  : 'jtag frequency' command is executed.
22:40:30 INFO  : Context for 'APU' is selected.
22:40:30 INFO  : System reset is completed.
22:40:33 INFO  : 'after 3000' command is executed.
22:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:40:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
22:40:36 INFO  : Context for 'APU' is selected.
22:40:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:37 INFO  : Context for 'APU' is selected.
22:40:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
22:40:38 INFO  : 'ps7_init' command is executed.
22:40:38 INFO  : 'ps7_post_config' command is executed.
22:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:40 INFO  : Memory regions updated for context APU
22:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:40 INFO  : 'con' command is executed.
22:40:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:40:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:58:38 INFO  : Disconnected from the channel tcfchan#4.
22:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:58:38 INFO  : 'jtag frequency' command is executed.
22:58:38 INFO  : Context for 'APU' is selected.
22:58:38 INFO  : System reset is completed.
22:58:41 INFO  : 'after 3000' command is executed.
22:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:58:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
22:58:44 INFO  : Context for 'APU' is selected.
22:58:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:44 INFO  : Context for 'APU' is selected.
22:58:44 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
22:58:44 INFO  : 'ps7_init' command is executed.
22:58:44 INFO  : 'ps7_post_config' command is executed.
22:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:46 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:46 INFO  : Memory regions updated for context APU
22:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:46 INFO  : 'con' command is executed.
22:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:58:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:00:13 INFO  : Disconnected from the channel tcfchan#5.
23:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:00:13 INFO  : 'jtag frequency' command is executed.
23:00:13 INFO  : Context for 'APU' is selected.
23:00:13 INFO  : System reset is completed.
23:00:16 INFO  : 'after 3000' command is executed.
23:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:00:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:00:19 INFO  : Context for 'APU' is selected.
23:00:19 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:19 INFO  : Context for 'APU' is selected.
23:00:19 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:00:19 INFO  : 'ps7_init' command is executed.
23:00:19 INFO  : 'ps7_post_config' command is executed.
23:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:21 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:21 INFO  : Memory regions updated for context APU
23:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:21 INFO  : 'con' command is executed.
23:00:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:00:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:01:05 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:01:08 INFO  : Disconnected from the channel tcfchan#6.
23:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:01:08 INFO  : 'jtag frequency' command is executed.
23:01:08 INFO  : Context for 'APU' is selected.
23:01:08 INFO  : System reset is completed.
23:01:11 INFO  : 'after 3000' command is executed.
23:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:01:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:01:14 INFO  : Context for 'APU' is selected.
23:01:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:14 INFO  : Context for 'APU' is selected.
23:01:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:01:14 INFO  : 'ps7_init' command is executed.
23:01:14 INFO  : 'ps7_post_config' command is executed.
23:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:16 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:16 INFO  : Memory regions updated for context APU
23:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:16 INFO  : 'con' command is executed.
23:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:01:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:02:12 INFO  : Disconnected from the channel tcfchan#7.
23:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:02:13 INFO  : 'jtag frequency' command is executed.
23:02:13 INFO  : Context for 'APU' is selected.
23:02:13 INFO  : System reset is completed.
23:02:16 INFO  : 'after 3000' command is executed.
23:02:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:02:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:02:18 INFO  : Context for 'APU' is selected.
23:02:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:02:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:18 INFO  : Context for 'APU' is selected.
23:02:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:02:19 INFO  : 'ps7_init' command is executed.
23:02:19 INFO  : 'ps7_post_config' command is executed.
23:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:20 INFO  : Memory regions updated for context APU
23:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : 'con' command is executed.
23:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:20 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:02:26 INFO  : Disconnected from the channel tcfchan#8.
23:02:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:02:26 INFO  : 'jtag frequency' command is executed.
23:02:26 INFO  : Context for 'APU' is selected.
23:02:26 INFO  : System reset is completed.
23:02:29 INFO  : 'after 3000' command is executed.
23:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:02:32 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:02:32 INFO  : Context for 'APU' is selected.
23:02:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:32 INFO  : Context for 'APU' is selected.
23:02:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:02:32 INFO  : 'ps7_init' command is executed.
23:02:32 INFO  : 'ps7_post_config' command is executed.
23:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:34 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:34 INFO  : Memory regions updated for context APU
23:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:34 INFO  : 'con' command is executed.
23:02:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:34 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:02:44 INFO  : Disconnected from the channel tcfchan#9.
23:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:02:44 INFO  : 'jtag frequency' command is executed.
23:02:45 INFO  : Context for 'APU' is selected.
23:02:45 INFO  : System reset is completed.
23:02:48 INFO  : 'after 3000' command is executed.
23:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:02:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:02:50 INFO  : Context for 'APU' is selected.
23:02:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:02:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:50 INFO  : Context for 'APU' is selected.
23:02:50 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:02:50 INFO  : 'ps7_init' command is executed.
23:02:50 INFO  : 'ps7_post_config' command is executed.
23:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:52 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:52 INFO  : Memory regions updated for context APU
23:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:52 INFO  : 'con' command is executed.
23:02:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:52 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:03:02 INFO  : Disconnected from the channel tcfchan#10.
23:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:03:02 INFO  : 'jtag frequency' command is executed.
23:03:02 INFO  : Context for 'APU' is selected.
23:03:02 INFO  : System reset is completed.
23:03:05 INFO  : 'after 3000' command is executed.
23:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:03:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:03:08 INFO  : Context for 'APU' is selected.
23:03:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:08 INFO  : Context for 'APU' is selected.
23:03:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:03:08 INFO  : 'ps7_init' command is executed.
23:03:08 INFO  : 'ps7_post_config' command is executed.
23:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:10 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:10 INFO  : Memory regions updated for context APU
23:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:10 INFO  : 'con' command is executed.
23:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:03:16 INFO  : Disconnected from the channel tcfchan#11.
23:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:03:16 INFO  : 'jtag frequency' command is executed.
23:03:16 INFO  : Context for 'APU' is selected.
23:03:16 INFO  : System reset is completed.
23:03:19 INFO  : 'after 3000' command is executed.
23:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:03:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:03:22 INFO  : Context for 'APU' is selected.
23:03:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:03:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:22 INFO  : Context for 'APU' is selected.
23:03:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:03:22 INFO  : 'ps7_init' command is executed.
23:03:22 INFO  : 'ps7_post_config' command is executed.
23:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:24 INFO  : Memory regions updated for context APU
23:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:24 INFO  : 'con' command is executed.
23:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:06:51 INFO  : Disconnected from the channel tcfchan#12.
23:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:06:51 INFO  : 'jtag frequency' command is executed.
23:06:51 INFO  : Context for 'APU' is selected.
23:06:51 INFO  : System reset is completed.
23:06:55 INFO  : 'after 3000' command is executed.
23:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:06:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:06:57 INFO  : Context for 'APU' is selected.
23:06:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:57 INFO  : Context for 'APU' is selected.
23:06:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:06:57 INFO  : 'ps7_init' command is executed.
23:06:57 INFO  : 'ps7_post_config' command is executed.
23:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:59 INFO  : Memory regions updated for context APU
23:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:59 INFO  : 'con' command is executed.
23:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:27:18 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
23:27:39 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:27:48 INFO  : Disconnected from the channel tcfchan#13.
23:27:48 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:27:48 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
23:27:49 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
23:27:49 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:27:55 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
23:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:27:56 INFO  : 'jtag frequency' command is executed.
23:27:56 INFO  : Context for 'APU' is selected.
23:27:56 INFO  : System reset is completed.
23:27:59 INFO  : 'after 3000' command is executed.
23:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:28:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:28:02 INFO  : Context for 'APU' is selected.
23:28:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:28:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:02 INFO  : Context for 'APU' is selected.
23:28:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:28:02 INFO  : 'ps7_init' command is executed.
23:28:02 INFO  : 'ps7_post_config' command is executed.
23:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:04 INFO  : Memory regions updated for context APU
23:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:04 INFO  : 'con' command is executed.
23:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:28:39 INFO  : Disconnected from the channel tcfchan#15.
23:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:28:39 INFO  : 'jtag frequency' command is executed.
23:28:39 INFO  : Context for 'APU' is selected.
23:28:39 INFO  : System reset is completed.
23:28:42 INFO  : 'after 3000' command is executed.
23:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:28:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:28:45 INFO  : Context for 'APU' is selected.
23:28:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:45 INFO  : Context for 'APU' is selected.
23:28:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:28:45 INFO  : 'ps7_init' command is executed.
23:28:45 INFO  : 'ps7_post_config' command is executed.
23:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:47 INFO  : Memory regions updated for context APU
23:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:47 INFO  : 'con' command is executed.
23:28:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:29:25 INFO  : Disconnected from the channel tcfchan#16.
23:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:29:26 INFO  : 'jtag frequency' command is executed.
23:29:26 INFO  : Context for 'APU' is selected.
23:29:26 INFO  : System reset is completed.
23:29:29 INFO  : 'after 3000' command is executed.
23:29:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:29:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:29:31 INFO  : Context for 'APU' is selected.
23:29:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:31 INFO  : Context for 'APU' is selected.
23:29:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:29:32 INFO  : 'ps7_init' command is executed.
23:29:32 INFO  : 'ps7_post_config' command is executed.
23:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:33 INFO  : Memory regions updated for context APU
23:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:34 INFO  : 'con' command is executed.
23:29:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:34 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:31:25 INFO  : Disconnected from the channel tcfchan#17.
23:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:31:26 INFO  : 'jtag frequency' command is executed.
23:31:26 INFO  : Context for 'APU' is selected.
23:31:26 INFO  : System reset is completed.
23:31:29 INFO  : 'after 3000' command is executed.
23:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:31:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:31:32 INFO  : Context for 'APU' is selected.
23:31:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:32 INFO  : Context for 'APU' is selected.
23:31:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:31:32 INFO  : 'ps7_init' command is executed.
23:31:32 INFO  : 'ps7_post_config' command is executed.
23:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:34 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:34 INFO  : Memory regions updated for context APU
23:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:34 INFO  : 'con' command is executed.
23:31:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:31:34 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:32:21 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:32:25 INFO  : Disconnected from the channel tcfchan#18.
23:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:32:25 INFO  : 'jtag frequency' command is executed.
23:32:25 INFO  : Context for 'APU' is selected.
23:32:25 INFO  : System reset is completed.
23:32:28 INFO  : 'after 3000' command is executed.
23:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:32:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:32:31 INFO  : Context for 'APU' is selected.
23:32:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:31 INFO  : Context for 'APU' is selected.
23:32:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:32:31 INFO  : 'ps7_init' command is executed.
23:32:31 INFO  : 'ps7_post_config' command is executed.
23:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:33 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:33 INFO  : Memory regions updated for context APU
23:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:33 INFO  : 'con' command is executed.
23:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:32:33 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
23:33:16 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
23:34:28 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:36:00 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
23:36:20 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:38:32 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:46:32 ERROR : Failed to read platform from project 'pcam2019_sendExp_system'.
Reason: Failed to execute command 'platform read {C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp_system/platform.spr}'. Click on details for more information.
23:47:04 INFO  : Disconnected from the channel tcfchan#19.
23:47:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
23:47:41 INFO  : XSCT server has started successfully.
23:47:41 INFO  : Successfully done setting XSCT server connection channel  
23:47:41 INFO  : plnx-install-location is set to ''
23:47:41 INFO  : Successfully done setting workspace for the tool. 
23:47:43 INFO  : Registering command handlers for Vitis TCF services
23:47:46 INFO  : Successfully done query RDI_DATADIR 
23:48:11 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
23:48:24 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:48:29 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:48:29 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
23:48:30 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
23:48:30 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:48:36 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
23:49:47 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
23:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:50:42 INFO  : 'jtag frequency' command is executed.
23:50:43 INFO  : Context for 'APU' is selected.
23:50:43 INFO  : System reset is completed.
23:50:46 INFO  : 'after 3000' command is executed.
23:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:50:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
23:50:50 INFO  : Context for 'APU' is selected.
23:50:51 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
23:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:51 INFO  : Context for 'APU' is selected.
23:50:51 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
23:50:52 INFO  : 'ps7_init' command is executed.
23:50:52 INFO  : 'ps7_post_config' command is executed.
23:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:53 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:53 INFO  : Memory regions updated for context APU
23:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:53 INFO  : 'con' command is executed.
23:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:50:53 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:12:09 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:12:18 INFO  : Disconnected from the channel tcfchan#6.
00:12:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:12:18 INFO  : 'jtag frequency' command is executed.
00:12:19 INFO  : Context for 'APU' is selected.
00:12:19 INFO  : System reset is completed.
00:12:22 INFO  : 'after 3000' command is executed.
00:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:12:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:12:24 INFO  : Context for 'APU' is selected.
00:12:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:12:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:24 INFO  : Context for 'APU' is selected.
00:12:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:12:24 INFO  : 'ps7_init' command is executed.
00:12:24 INFO  : 'ps7_post_config' command is executed.
00:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:26 INFO  : Memory regions updated for context APU
00:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:26 INFO  : 'con' command is executed.
00:12:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:12:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:13:12 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
00:13:14 INFO  : Disconnected from the channel tcfchan#8.
00:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:13:14 INFO  : 'jtag frequency' command is executed.
00:13:14 INFO  : Context for 'APU' is selected.
00:13:15 INFO  : System reset is completed.
00:13:18 INFO  : 'after 3000' command is executed.
00:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:13:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:13:20 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:20 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:13:20 INFO  : 'ps7_init' command is executed.
00:13:21 INFO  : 'ps7_post_config' command is executed.
00:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:22 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:22 INFO  : Memory regions updated for context APU
00:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:22 INFO  : 'con' command is executed.
00:13:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:13:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:13:41 INFO  : Disconnected from the channel tcfchan#9.
00:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:13:41 INFO  : 'jtag frequency' command is executed.
00:13:41 INFO  : Context for 'APU' is selected.
00:13:42 INFO  : System reset is completed.
00:13:45 INFO  : 'after 3000' command is executed.
00:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:13:47 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:13:47 INFO  : Context for 'APU' is selected.
00:13:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:47 INFO  : Context for 'APU' is selected.
00:13:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:13:47 INFO  : 'ps7_init' command is executed.
00:13:47 INFO  : 'ps7_post_config' command is executed.
00:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:49 INFO  : Memory regions updated for context APU
00:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:49 INFO  : 'con' command is executed.
00:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:13:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:14:09 INFO  : Disconnected from the channel tcfchan#10.
00:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:14:10 INFO  : 'jtag frequency' command is executed.
00:14:10 INFO  : Context for 'APU' is selected.
00:14:10 INFO  : System reset is completed.
00:14:13 INFO  : 'after 3000' command is executed.
00:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:14:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:14:15 INFO  : Context for 'APU' is selected.
00:14:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:16 INFO  : Context for 'APU' is selected.
00:14:16 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:14:16 INFO  : 'ps7_init' command is executed.
00:14:16 INFO  : 'ps7_post_config' command is executed.
00:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:18 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:18 INFO  : Memory regions updated for context APU
00:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:18 INFO  : 'con' command is executed.
00:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:18 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:18:12 INFO  : Disconnected from the channel tcfchan#11.
00:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:18:13 INFO  : 'jtag frequency' command is executed.
00:18:13 INFO  : Context for 'APU' is selected.
00:18:13 INFO  : System reset is completed.
00:18:16 INFO  : 'after 3000' command is executed.
00:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:18:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
00:18:18 INFO  : Context for 'APU' is selected.
00:18:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
00:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:18 INFO  : Context for 'APU' is selected.
00:18:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
00:18:19 INFO  : 'ps7_init' command is executed.
00:18:19 INFO  : 'ps7_post_config' command is executed.
00:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:20 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:20 INFO  : Memory regions updated for context APU
00:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:20 INFO  : 'con' command is executed.
00:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:18:20 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
00:27:27 INFO  : Disconnected from the channel tcfchan#12.
16:04:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
16:04:58 INFO  : XSCT server has started successfully.
16:04:58 INFO  : plnx-install-location is set to ''
16:04:58 INFO  : Successfully done setting XSCT server connection channel  
16:04:58 INFO  : Successfully done setting workspace for the tool. 
16:04:59 INFO  : Successfully done query RDI_DATADIR 
16:05:00 INFO  : Registering command handlers for Vitis TCF services
16:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:17:23 INFO  : 'jtag frequency' command is executed.
16:17:24 INFO  : Context for 'APU' is selected.
16:17:24 INFO  : System reset is completed.
16:17:27 INFO  : 'after 3000' command is executed.
16:17:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:17:31 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
16:17:31 INFO  : Context for 'APU' is selected.
16:17:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:32 INFO  : Context for 'APU' is selected.
16:17:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
16:17:33 INFO  : 'ps7_init' command is executed.
16:17:33 INFO  : 'ps7_post_config' command is executed.
16:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:34 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:34 INFO  : Memory regions updated for context APU
16:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:35 INFO  : 'con' command is executed.
16:17:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:35 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
17:03:45 INFO  : Disconnected from the channel tcfchan#1.
17:00:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
17:00:43 INFO  : XSCT server has started successfully.
17:00:43 INFO  : plnx-install-location is set to ''
17:00:44 INFO  : Successfully done setting XSCT server connection channel  
17:00:44 INFO  : Successfully done setting workspace for the tool. 
17:00:45 INFO  : Registering command handlers for Vitis TCF services
17:00:48 INFO  : Successfully done query RDI_DATADIR 
17:03:58 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
17:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:04:14 INFO  : 'jtag frequency' command is executed.
17:04:14 INFO  : Context for 'APU' is selected.
17:04:14 INFO  : System reset is completed.
17:04:17 INFO  : 'after 3000' command is executed.
17:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:04:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
17:04:21 INFO  : Context for 'APU' is selected.
17:04:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:22 INFO  : Context for 'APU' is selected.
17:04:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
17:04:23 INFO  : 'ps7_init' command is executed.
17:04:23 INFO  : 'ps7_post_config' command is executed.
17:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:24 INFO  : Memory regions updated for context APU
17:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:25 INFO  : 'con' command is executed.
17:04:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
18:50:07 INFO  : Disconnected from the channel tcfchan#2.
