TimeQuest Timing Analyzer report for testing_codes
Mon Feb 26 23:32:10 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; testing_codes                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 60000.000 ; 0.02 MHz  ; 0.000 ; 30000.000 ; 50.00      ; 3000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll1|altpll_component|auto_generated|pll1|inclk[0] ; { pll1|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 364.7 MHz ; 364.7 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 59997.258 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.665 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.891     ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 29999.676 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node           ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 59997.258 ; upcounter:u1|out[6] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.661      ;
; 59997.258 ; upcounter:u1|out[6] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.661      ;
; 59997.258 ; upcounter:u1|out[6] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.661      ;
; 59997.258 ; upcounter:u1|out[6] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.661      ;
; 59997.258 ; upcounter:u1|out[6] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.661      ;
; 59997.258 ; upcounter:u1|out[6] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.661      ;
; 59997.258 ; upcounter:u1|out[6] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.661      ;
; 59997.258 ; upcounter:u1|out[6] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.661      ;
; 59997.398 ; upcounter:u1|out[3] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.521      ;
; 59997.398 ; upcounter:u1|out[3] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.521      ;
; 59997.398 ; upcounter:u1|out[3] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.521      ;
; 59997.398 ; upcounter:u1|out[3] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.521      ;
; 59997.398 ; upcounter:u1|out[3] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.521      ;
; 59997.398 ; upcounter:u1|out[3] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.521      ;
; 59997.398 ; upcounter:u1|out[3] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.521      ;
; 59997.398 ; upcounter:u1|out[3] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.521      ;
; 59997.401 ; upcounter:u1|out[2] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.518      ;
; 59997.401 ; upcounter:u1|out[2] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.518      ;
; 59997.401 ; upcounter:u1|out[2] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.518      ;
; 59997.401 ; upcounter:u1|out[2] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.518      ;
; 59997.401 ; upcounter:u1|out[2] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.518      ;
; 59997.401 ; upcounter:u1|out[2] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.518      ;
; 59997.401 ; upcounter:u1|out[2] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.518      ;
; 59997.401 ; upcounter:u1|out[2] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.518      ;
; 59997.561 ; upcounter:u1|out[0] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.358      ;
; 59997.561 ; upcounter:u1|out[0] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.358      ;
; 59997.561 ; upcounter:u1|out[0] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.358      ;
; 59997.561 ; upcounter:u1|out[0] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.358      ;
; 59997.561 ; upcounter:u1|out[0] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.358      ;
; 59997.561 ; upcounter:u1|out[0] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.358      ;
; 59997.561 ; upcounter:u1|out[0] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.358      ;
; 59997.561 ; upcounter:u1|out[0] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.358      ;
; 59997.604 ; upcounter:u1|out[5] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.315      ;
; 59997.604 ; upcounter:u1|out[5] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.315      ;
; 59997.604 ; upcounter:u1|out[5] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.315      ;
; 59997.604 ; upcounter:u1|out[5] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.315      ;
; 59997.604 ; upcounter:u1|out[5] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.315      ;
; 59997.604 ; upcounter:u1|out[5] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.315      ;
; 59997.604 ; upcounter:u1|out[5] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.315      ;
; 59997.604 ; upcounter:u1|out[5] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.315      ;
; 59997.677 ; upcounter:u1|out[1] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.242      ;
; 59997.677 ; upcounter:u1|out[1] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.242      ;
; 59997.677 ; upcounter:u1|out[1] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.242      ;
; 59997.677 ; upcounter:u1|out[1] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.242      ;
; 59997.677 ; upcounter:u1|out[1] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.242      ;
; 59997.677 ; upcounter:u1|out[1] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.242      ;
; 59997.677 ; upcounter:u1|out[1] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.242      ;
; 59997.677 ; upcounter:u1|out[1] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.242      ;
; 59997.766 ; upcounter:u1|out[7] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.153      ;
; 59997.766 ; upcounter:u1|out[7] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.153      ;
; 59997.766 ; upcounter:u1|out[7] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.153      ;
; 59997.766 ; upcounter:u1|out[7] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.153      ;
; 59997.766 ; upcounter:u1|out[7] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.153      ;
; 59997.766 ; upcounter:u1|out[7] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.153      ;
; 59997.766 ; upcounter:u1|out[7] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.153      ;
; 59997.766 ; upcounter:u1|out[7] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.153      ;
; 59997.883 ; upcounter:u1|out[4] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.036      ;
; 59997.883 ; upcounter:u1|out[4] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.036      ;
; 59997.883 ; upcounter:u1|out[4] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.036      ;
; 59997.883 ; upcounter:u1|out[4] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.036      ;
; 59997.883 ; upcounter:u1|out[4] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.036      ;
; 59997.883 ; upcounter:u1|out[4] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.036      ;
; 59997.883 ; upcounter:u1|out[4] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.036      ;
; 59997.883 ; upcounter:u1|out[4] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.079     ; 2.036      ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.665 ; upcounter:u1|out[1] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.668 ; upcounter:u1|out[2] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; upcounter:u1|out[3] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; upcounter:u1|out[7] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.933      ;
; 0.669 ; upcounter:u1|out[5] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.672 ; upcounter:u1|out[4] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.937      ;
; 0.693 ; upcounter:u1|out[0] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.958      ;
; 0.983 ; upcounter:u1|out[1] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.248      ;
; 0.985 ; upcounter:u1|out[3] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; upcounter:u1|out[5] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.251      ;
; 0.995 ; upcounter:u1|out[2] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.260      ;
; 0.997 ; upcounter:u1|out[0] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.262      ;
; 0.999 ; upcounter:u1|out[4] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.264      ;
; 1.000 ; upcounter:u1|out[2] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.265      ;
; 1.002 ; upcounter:u1|out[0] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.267      ;
; 1.004 ; upcounter:u1|out[4] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.269      ;
; 1.061 ; upcounter:u1|out[6] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.326      ;
; 1.104 ; upcounter:u1|out[1] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.369      ;
; 1.106 ; upcounter:u1|out[3] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.371      ;
; 1.107 ; upcounter:u1|out[5] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.372      ;
; 1.109 ; upcounter:u1|out[1] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.374      ;
; 1.111 ; upcounter:u1|out[3] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.376      ;
; 1.121 ; upcounter:u1|out[2] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.386      ;
; 1.123 ; upcounter:u1|out[0] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.388      ;
; 1.125 ; upcounter:u1|out[4] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.390      ;
; 1.126 ; upcounter:u1|out[2] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.128 ; upcounter:u1|out[0] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.230 ; upcounter:u1|out[1] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.495      ;
; 1.232 ; upcounter:u1|out[3] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.497      ;
; 1.235 ; upcounter:u1|out[1] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.500      ;
; 1.247 ; upcounter:u1|out[2] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.512      ;
; 1.249 ; upcounter:u1|out[0] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.514      ;
; 1.254 ; upcounter:u1|out[0] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.519      ;
; 1.356 ; upcounter:u1|out[1] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.621      ;
; 1.375 ; upcounter:u1|out[0] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.640      ;
; 1.382 ; upcounter:u1|out[6] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.647      ;
; 1.631 ; upcounter:u1|out[4] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.896      ;
; 1.631 ; upcounter:u1|out[4] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.896      ;
; 1.631 ; upcounter:u1|out[4] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.896      ;
; 1.631 ; upcounter:u1|out[4] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.896      ;
; 1.752 ; upcounter:u1|out[1] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.017      ;
; 1.755 ; upcounter:u1|out[7] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.020      ;
; 1.755 ; upcounter:u1|out[7] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.020      ;
; 1.755 ; upcounter:u1|out[7] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.020      ;
; 1.755 ; upcounter:u1|out[7] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.020      ;
; 1.755 ; upcounter:u1|out[7] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.020      ;
; 1.755 ; upcounter:u1|out[7] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.020      ;
; 1.755 ; upcounter:u1|out[7] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.020      ;
; 1.899 ; upcounter:u1|out[5] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.164      ;
; 1.899 ; upcounter:u1|out[5] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.164      ;
; 1.899 ; upcounter:u1|out[5] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.164      ;
; 1.899 ; upcounter:u1|out[5] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.164      ;
; 1.899 ; upcounter:u1|out[5] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.164      ;
; 2.018 ; upcounter:u1|out[2] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.283      ;
; 2.018 ; upcounter:u1|out[2] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.283      ;
; 2.020 ; upcounter:u1|out[3] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.285      ;
; 2.020 ; upcounter:u1|out[3] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.285      ;
; 2.020 ; upcounter:u1|out[3] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.285      ;
; 2.290 ; upcounter:u1|out[6] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.555      ;
; 2.290 ; upcounter:u1|out[6] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.555      ;
; 2.290 ; upcounter:u1|out[6] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.555      ;
; 2.290 ; upcounter:u1|out[6] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.555      ;
; 2.290 ; upcounter:u1|out[6] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.555      ;
; 2.290 ; upcounter:u1|out[6] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.555      ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 396.04 MHz ; 396.04 MHz      ; pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 59997.475 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.607 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.887     ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 29999.693 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node           ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 59997.475 ; upcounter:u1|out[6] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.453      ;
; 59997.475 ; upcounter:u1|out[6] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.453      ;
; 59997.475 ; upcounter:u1|out[6] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.453      ;
; 59997.475 ; upcounter:u1|out[6] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.453      ;
; 59997.475 ; upcounter:u1|out[6] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.453      ;
; 59997.475 ; upcounter:u1|out[6] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.453      ;
; 59997.475 ; upcounter:u1|out[6] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.453      ;
; 59997.475 ; upcounter:u1|out[6] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.453      ;
; 59997.632 ; upcounter:u1|out[2] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[2] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[2] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[2] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[2] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[2] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[2] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[2] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[3] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[3] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[3] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[3] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[3] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[3] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[3] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.632 ; upcounter:u1|out[3] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.296      ;
; 59997.769 ; upcounter:u1|out[0] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.159      ;
; 59997.769 ; upcounter:u1|out[0] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.159      ;
; 59997.769 ; upcounter:u1|out[0] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.159      ;
; 59997.769 ; upcounter:u1|out[0] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.159      ;
; 59997.769 ; upcounter:u1|out[0] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.159      ;
; 59997.769 ; upcounter:u1|out[0] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.159      ;
; 59997.769 ; upcounter:u1|out[0] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.159      ;
; 59997.769 ; upcounter:u1|out[0] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.159      ;
; 59997.819 ; upcounter:u1|out[5] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.109      ;
; 59997.819 ; upcounter:u1|out[5] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.109      ;
; 59997.819 ; upcounter:u1|out[5] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.109      ;
; 59997.819 ; upcounter:u1|out[5] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.109      ;
; 59997.819 ; upcounter:u1|out[5] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.109      ;
; 59997.819 ; upcounter:u1|out[5] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.109      ;
; 59997.819 ; upcounter:u1|out[5] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.109      ;
; 59997.819 ; upcounter:u1|out[5] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.109      ;
; 59997.876 ; upcounter:u1|out[1] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.052      ;
; 59997.876 ; upcounter:u1|out[1] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.052      ;
; 59997.876 ; upcounter:u1|out[1] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.052      ;
; 59997.876 ; upcounter:u1|out[1] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.052      ;
; 59997.876 ; upcounter:u1|out[1] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.052      ;
; 59997.876 ; upcounter:u1|out[1] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.052      ;
; 59997.876 ; upcounter:u1|out[1] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.052      ;
; 59997.876 ; upcounter:u1|out[1] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 2.052      ;
; 59997.955 ; upcounter:u1|out[7] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.973      ;
; 59997.955 ; upcounter:u1|out[7] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.973      ;
; 59997.955 ; upcounter:u1|out[7] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.973      ;
; 59997.955 ; upcounter:u1|out[7] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.973      ;
; 59997.955 ; upcounter:u1|out[7] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.973      ;
; 59997.955 ; upcounter:u1|out[7] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.973      ;
; 59997.955 ; upcounter:u1|out[7] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.973      ;
; 59997.955 ; upcounter:u1|out[7] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.973      ;
; 59998.066 ; upcounter:u1|out[4] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.862      ;
; 59998.066 ; upcounter:u1|out[4] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.862      ;
; 59998.066 ; upcounter:u1|out[4] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.862      ;
; 59998.066 ; upcounter:u1|out[4] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.862      ;
; 59998.066 ; upcounter:u1|out[4] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.862      ;
; 59998.066 ; upcounter:u1|out[4] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.862      ;
; 59998.066 ; upcounter:u1|out[4] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.862      ;
; 59998.066 ; upcounter:u1|out[4] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.071     ; 1.862      ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.607 ; upcounter:u1|out[1] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.610 ; upcounter:u1|out[2] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; upcounter:u1|out[7] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; upcounter:u1|out[3] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; upcounter:u1|out[5] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.614 ; upcounter:u1|out[4] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.856      ;
; 0.633 ; upcounter:u1|out[0] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.875      ;
; 0.893 ; upcounter:u1|out[1] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.898 ; upcounter:u1|out[5] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.140      ;
; 0.898 ; upcounter:u1|out[3] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.140      ;
; 0.898 ; upcounter:u1|out[2] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.140      ;
; 0.900 ; upcounter:u1|out[0] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.142      ;
; 0.902 ; upcounter:u1|out[4] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.144      ;
; 0.909 ; upcounter:u1|out[2] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.151      ;
; 0.911 ; upcounter:u1|out[0] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.153      ;
; 0.913 ; upcounter:u1|out[4] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.155      ;
; 0.961 ; upcounter:u1|out[6] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.203      ;
; 0.992 ; upcounter:u1|out[1] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.234      ;
; 0.997 ; upcounter:u1|out[5] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; upcounter:u1|out[3] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 1.003 ; upcounter:u1|out[1] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 1.008 ; upcounter:u1|out[3] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.250      ;
; 1.008 ; upcounter:u1|out[2] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.250      ;
; 1.010 ; upcounter:u1|out[0] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.252      ;
; 1.012 ; upcounter:u1|out[4] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.254      ;
; 1.019 ; upcounter:u1|out[2] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.261      ;
; 1.021 ; upcounter:u1|out[0] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.263      ;
; 1.102 ; upcounter:u1|out[1] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.344      ;
; 1.107 ; upcounter:u1|out[3] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.349      ;
; 1.113 ; upcounter:u1|out[1] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.355      ;
; 1.118 ; upcounter:u1|out[2] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.360      ;
; 1.120 ; upcounter:u1|out[0] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.362      ;
; 1.131 ; upcounter:u1|out[0] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.373      ;
; 1.212 ; upcounter:u1|out[1] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.454      ;
; 1.230 ; upcounter:u1|out[0] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.472      ;
; 1.232 ; upcounter:u1|out[6] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.474      ;
; 1.497 ; upcounter:u1|out[4] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.739      ;
; 1.497 ; upcounter:u1|out[4] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.739      ;
; 1.497 ; upcounter:u1|out[4] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.739      ;
; 1.497 ; upcounter:u1|out[4] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.739      ;
; 1.599 ; upcounter:u1|out[1] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.841      ;
; 1.612 ; upcounter:u1|out[7] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.854      ;
; 1.612 ; upcounter:u1|out[7] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.854      ;
; 1.612 ; upcounter:u1|out[7] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.854      ;
; 1.612 ; upcounter:u1|out[7] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.854      ;
; 1.612 ; upcounter:u1|out[7] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.854      ;
; 1.612 ; upcounter:u1|out[7] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.854      ;
; 1.612 ; upcounter:u1|out[7] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.854      ;
; 1.742 ; upcounter:u1|out[5] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.984      ;
; 1.742 ; upcounter:u1|out[5] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.984      ;
; 1.742 ; upcounter:u1|out[5] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.984      ;
; 1.742 ; upcounter:u1|out[5] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.984      ;
; 1.742 ; upcounter:u1|out[5] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.984      ;
; 1.841 ; upcounter:u1|out[2] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.083      ;
; 1.841 ; upcounter:u1|out[2] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.083      ;
; 1.843 ; upcounter:u1|out[3] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.085      ;
; 1.843 ; upcounter:u1|out[3] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.085      ;
; 1.843 ; upcounter:u1|out[3] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.085      ;
; 2.080 ; upcounter:u1|out[6] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.322      ;
; 2.080 ; upcounter:u1|out[6] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.322      ;
; 2.080 ; upcounter:u1|out[6] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.322      ;
; 2.080 ; upcounter:u1|out[6] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.322      ;
; 2.080 ; upcounter:u1|out[6] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.322      ;
; 2.080 ; upcounter:u1|out[6] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.322      ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 59998.687 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.305 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.574     ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 29999.789 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node           ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 59998.687 ; upcounter:u1|out[6] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.260      ;
; 59998.687 ; upcounter:u1|out[6] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.260      ;
; 59998.687 ; upcounter:u1|out[6] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.260      ;
; 59998.687 ; upcounter:u1|out[6] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.260      ;
; 59998.687 ; upcounter:u1|out[6] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.260      ;
; 59998.687 ; upcounter:u1|out[6] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.260      ;
; 59998.687 ; upcounter:u1|out[6] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.260      ;
; 59998.687 ; upcounter:u1|out[6] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.260      ;
; 59998.776 ; upcounter:u1|out[2] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[2] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[2] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[2] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[2] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[2] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[2] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[2] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[3] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[3] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[3] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[3] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[3] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[3] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[3] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.776 ; upcounter:u1|out[3] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.171      ;
; 59998.868 ; upcounter:u1|out[0] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.079      ;
; 59998.868 ; upcounter:u1|out[0] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.079      ;
; 59998.868 ; upcounter:u1|out[0] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.079      ;
; 59998.868 ; upcounter:u1|out[0] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.079      ;
; 59998.868 ; upcounter:u1|out[0] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.079      ;
; 59998.868 ; upcounter:u1|out[0] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.079      ;
; 59998.868 ; upcounter:u1|out[0] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.079      ;
; 59998.868 ; upcounter:u1|out[0] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.079      ;
; 59998.874 ; upcounter:u1|out[5] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.073      ;
; 59998.874 ; upcounter:u1|out[5] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.073      ;
; 59998.874 ; upcounter:u1|out[5] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.073      ;
; 59998.874 ; upcounter:u1|out[5] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.073      ;
; 59998.874 ; upcounter:u1|out[5] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.073      ;
; 59998.874 ; upcounter:u1|out[5] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.073      ;
; 59998.874 ; upcounter:u1|out[5] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.073      ;
; 59998.874 ; upcounter:u1|out[5] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.073      ;
; 59998.918 ; upcounter:u1|out[1] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.029      ;
; 59998.918 ; upcounter:u1|out[1] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.029      ;
; 59998.918 ; upcounter:u1|out[1] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.029      ;
; 59998.918 ; upcounter:u1|out[1] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.029      ;
; 59998.918 ; upcounter:u1|out[1] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.029      ;
; 59998.918 ; upcounter:u1|out[1] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.029      ;
; 59998.918 ; upcounter:u1|out[1] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.029      ;
; 59998.918 ; upcounter:u1|out[1] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 1.029      ;
; 59998.967 ; upcounter:u1|out[7] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.980      ;
; 59998.967 ; upcounter:u1|out[7] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.980      ;
; 59998.967 ; upcounter:u1|out[7] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.980      ;
; 59998.967 ; upcounter:u1|out[7] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.980      ;
; 59998.967 ; upcounter:u1|out[7] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.980      ;
; 59998.967 ; upcounter:u1|out[7] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.980      ;
; 59998.967 ; upcounter:u1|out[7] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.980      ;
; 59998.967 ; upcounter:u1|out[7] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.980      ;
; 59999.018 ; upcounter:u1|out[4] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.929      ;
; 59999.018 ; upcounter:u1|out[4] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.929      ;
; 59999.018 ; upcounter:u1|out[4] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.929      ;
; 59999.018 ; upcounter:u1|out[4] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.929      ;
; 59999.018 ; upcounter:u1|out[4] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.929      ;
; 59999.018 ; upcounter:u1|out[4] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.929      ;
; 59999.018 ; upcounter:u1|out[4] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.929      ;
; 59999.018 ; upcounter:u1|out[4] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 60000.000    ; -0.040     ; 0.929      ;
+-----------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.305 ; upcounter:u1|out[1] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; upcounter:u1|out[7] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; upcounter:u1|out[4] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; upcounter:u1|out[2] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; upcounter:u1|out[3] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; upcounter:u1|out[5] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.319 ; upcounter:u1|out[0] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.443      ;
; 0.454 ; upcounter:u1|out[1] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.578      ;
; 0.456 ; upcounter:u1|out[5] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; upcounter:u1|out[3] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.580      ;
; 0.465 ; upcounter:u1|out[2] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.465 ; upcounter:u1|out[4] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.466 ; upcounter:u1|out[0] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.590      ;
; 0.468 ; upcounter:u1|out[4] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.592      ;
; 0.468 ; upcounter:u1|out[2] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.592      ;
; 0.469 ; upcounter:u1|out[0] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.593      ;
; 0.471 ; upcounter:u1|out[6] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.595      ;
; 0.517 ; upcounter:u1|out[1] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.519 ; upcounter:u1|out[5] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; upcounter:u1|out[3] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.643      ;
; 0.520 ; upcounter:u1|out[1] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.644      ;
; 0.522 ; upcounter:u1|out[3] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.646      ;
; 0.531 ; upcounter:u1|out[4] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.531 ; upcounter:u1|out[2] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.532 ; upcounter:u1|out[0] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.656      ;
; 0.534 ; upcounter:u1|out[2] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.658      ;
; 0.535 ; upcounter:u1|out[0] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.659      ;
; 0.583 ; upcounter:u1|out[1] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.585 ; upcounter:u1|out[3] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.709      ;
; 0.586 ; upcounter:u1|out[1] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.710      ;
; 0.597 ; upcounter:u1|out[2] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.721      ;
; 0.598 ; upcounter:u1|out[0] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.722      ;
; 0.601 ; upcounter:u1|out[0] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.725      ;
; 0.629 ; upcounter:u1|out[6] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.753      ;
; 0.649 ; upcounter:u1|out[1] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.773      ;
; 0.664 ; upcounter:u1|out[0] ; upcounter:u1|out[7] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.788      ;
; 0.743 ; upcounter:u1|out[4] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.867      ;
; 0.743 ; upcounter:u1|out[4] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.867      ;
; 0.743 ; upcounter:u1|out[4] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.867      ;
; 0.743 ; upcounter:u1|out[4] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.867      ;
; 0.798 ; upcounter:u1|out[7] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.922      ;
; 0.798 ; upcounter:u1|out[7] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.922      ;
; 0.798 ; upcounter:u1|out[7] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.922      ;
; 0.798 ; upcounter:u1|out[7] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.922      ;
; 0.798 ; upcounter:u1|out[7] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.922      ;
; 0.798 ; upcounter:u1|out[7] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.922      ;
; 0.798 ; upcounter:u1|out[7] ; upcounter:u1|out[6] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.922      ;
; 0.811 ; upcounter:u1|out[1] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.935      ;
; 0.866 ; upcounter:u1|out[5] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; upcounter:u1|out[5] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; upcounter:u1|out[5] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; upcounter:u1|out[5] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; upcounter:u1|out[5] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.990      ;
; 0.933 ; upcounter:u1|out[3] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.057      ;
; 0.933 ; upcounter:u1|out[3] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.057      ;
; 0.933 ; upcounter:u1|out[3] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.057      ;
; 0.934 ; upcounter:u1|out[2] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.058      ;
; 0.934 ; upcounter:u1|out[2] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.058      ;
; 1.029 ; upcounter:u1|out[6] ; upcounter:u1|out[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.153      ;
; 1.029 ; upcounter:u1|out[6] ; upcounter:u1|out[4] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.153      ;
; 1.029 ; upcounter:u1|out[6] ; upcounter:u1|out[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.153      ;
; 1.029 ; upcounter:u1|out[6] ; upcounter:u1|out[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.153      ;
; 1.029 ; upcounter:u1|out[6] ; upcounter:u1|out[3] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.153      ;
; 1.029 ; upcounter:u1|out[6] ; upcounter:u1|out[5] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.153      ;
+-------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 59997.258 ; 0.305 ; N/A      ; N/A     ; 9.574               ;
;  clk                                              ; N/A       ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  pll1|altpll_component|auto_generated|pll1|clk[0] ; 59997.258 ; 0.305 ; N/A      ; N/A     ; 29999.676           ;
; Design-wide TNS                                   ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 100      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 100      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; clk                                              ; clk                                              ; Base      ; Constrained ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Illegal     ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Feb 26 23:32:07 2018
Info: Command: quartus_sta testing_codes -c testing_codes
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'testing_codes.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3000 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3000 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[0]} {pll1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332007): The period, rise edge, or fall edge of clock: pll2|altpll_component|auto_generated|pll1|clk[0] was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored.
Warning (332005): The calculated rise and fall waveform edges for clock: pll2|altpll_component|auto_generated|pll1|clk[0] were found to be identical (rise: -2147483.647, fall: -2147483.647). This clock will be ignored.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll2|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 59997.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 59997.258               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.665               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.891               0.000 clk 
    Info (332119): 29999.676               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332007): The period, rise edge, or fall edge of clock: pll2|altpll_component|auto_generated|pll1|clk[0] was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored.
Warning (332005): The calculated rise and fall waveform edges for clock: pll2|altpll_component|auto_generated|pll1|clk[0] were found to be identical (rise: -2147483.647, fall: -2147483.647). This clock will be ignored.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll2|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 59997.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 59997.475               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.607
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.607               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.887               0.000 clk 
    Info (332119): 29999.693               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332007): The period, rise edge, or fall edge of clock: pll2|altpll_component|auto_generated|pll1|clk[0] was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored.
Warning (332005): The calculated rise and fall waveform edges for clock: pll2|altpll_component|auto_generated|pll1|clk[0] were found to be identical (rise: -2147483.647, fall: -2147483.647). This clock will be ignored.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll2|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 59998.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 59998.687               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 clk 
    Info (332119): 29999.789               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 719 megabytes
    Info: Processing ended: Mon Feb 26 23:32:10 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


