5 18 1fd81 6 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel6.3.vcd) 2 -o (mbit_sel6.3.cdd) 2 -v (mbit_sel6.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mbit_sel6.3.v 1 28 1 
2 1 0 0 0 0 4 1 1008 0 0 4 1 c
2 2 0 0 0 0 4 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 1 32 1008 0 0 32 1 incr
2 4 0 0 0 0 1 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 1 32 1008 0 0 16 1 a
2 6 0 0 0 0 1 29 1000 5 0 1 18 0 1 0 0 0 0
2 7 0 0 0 0 1 2b 1000 4 6 1 18 0 1 0 0 0 0
2 8 0 0 0 0 5 2b 1008 2 7 1 18 0 1 0 0 0 0
2 9 9 9 9 70008 9 45 100a 8 0 1 18 0 1 0 0 0 0
2 10 10 10 10 b000e 1 32 1008 0 0 32 1 incr
2 11 10 10 10 80008 4 1 1008 0 0 4 1 c
2 12 10 10 10 6000f 4 4c 1008 10 11 4 18 0 f 0 0 0 0 a
2 13 10 10 10 20002 0 1 1410 0 0 4 1 b
2 14 10 10 10 2000f 4 37 1a 12 13
1 b 1 6 107000c 1 0 3 0 4 17 0 f 0 e 7 0
1 c 2 7 7000c 1 0 3 0 4 17 0 f 0 c 4 0
1 incr 3 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 a 4 0 c0000 1 0 15 0 16 17 8421 0 0 0 0 0
4 9 1 14 0 9
4 14 6 9 9 9
3 1 main.u$0 "main.u$0" 0 mbit_sel6.3.v 12 26 1 
