
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.664682                       # Number of seconds simulated
sim_ticks                                1664682007500                       # Number of ticks simulated
final_tick                               1664682007500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196265                       # Simulator instruction rate (inst/s)
host_op_rate                                   323196                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              653437447                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834040                       # Number of bytes of host memory used
host_seconds                                  2547.58                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          361984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536212544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536574528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       361984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        361984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534143808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534143808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8378321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8383977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8345997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8345997                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             217449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          322111095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             322328544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        217449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           217449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       320868373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320868373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       320868373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            217449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         322111095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643196918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8383977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8345997                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8383977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8345997                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536570944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534141824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536574528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534143808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     56                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        20840                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            524112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           523930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521664                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1664669161500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8383977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8345997                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8383920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1413284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    757.606233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   560.338931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.641621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       196349     13.89%     13.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55832      3.95%     17.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61748      4.37%     22.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56020      3.96%     26.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44090      3.12%     29.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69343      4.91%     34.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43202      3.06%     37.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54985      3.89%     41.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831715     58.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1413284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.101241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.058980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.460091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520693    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520699                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.253784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514039     98.72%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5192      1.00%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1465      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520699                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88376279500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245574798250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41919605000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10541.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29291.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       322.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       320.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    322.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7617556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699047                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      99502.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5345124120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2916486375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32693980800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27039504240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         108728602320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         399940920945                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         647980913250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1224645532050                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            735.665496                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1071118044250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55587220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  537971887000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5339302920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2913310125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32700603000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27042355440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         108728602320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         399196348470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         648634047000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1224554569275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            735.610853                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1072193492250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55587220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  536896439000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3329364015                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3329364015                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8396338                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2046.317314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263276161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8398386                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.348423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        6891163500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2046.317314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          891                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1045                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2181794762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2181794762                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    157119141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157119141                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106157020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106157020                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263276161                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263276161                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263276161                       # number of overall hits
system.cpu.dcache.overall_hits::total       263276161                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        95237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         95237                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8303149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8303149                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8398386                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8398386                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8398386                       # number of overall misses
system.cpu.dcache.overall_misses::total       8398386                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7650495500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7650495500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 675878244500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 675878244500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 683528740000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 683528740000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 683528740000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 683528740000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000606                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072542                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072542                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.030913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030913                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.030913                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030913                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80331.126558                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80331.126558                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81400.230744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81400.230744                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81388.107191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81388.107191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81388.107191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81388.107191                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8372767                       # number of writebacks
system.cpu.dcache.writebacks::total           8372767                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        95237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        95237                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8303149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8303149                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8398386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8398386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8398386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8398386                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7555258500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7555258500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 667575095500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 667575095500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 675130354000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 675130354000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 675130354000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 675130354000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072542                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072542                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.030913                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030913                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.030913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030913                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79331.126558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79331.126558                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80400.230744                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80400.230744                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80388.107191                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80388.107191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80388.107191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80388.107191                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           3503776                       # number of replacements
system.cpu.icache.tags.tagsinuse           437.946650                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           671849375                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3504287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            191.722132                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   437.946650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.855365                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.855365                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         678857949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        678857949                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    671849375                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       671849375                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     671849375                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        671849375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    671849375                       # number of overall hits
system.cpu.icache.overall_hits::total       671849375                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3504287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3504287                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3504287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3504287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3504287                       # number of overall misses
system.cpu.icache.overall_misses::total       3504287                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  46028142500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  46028142500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  46028142500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  46028142500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  46028142500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  46028142500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005189                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005189                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005189                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005189                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005189                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13134.809592                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13134.809592                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13134.809592                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13134.809592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13134.809592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13134.809592                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks      3503776                       # number of writebacks
system.cpu.icache.writebacks::total           3503776                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3504287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3504287                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3504287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3504287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3504287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3504287                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  42523855500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  42523855500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  42523855500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  42523855500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  42523855500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  42523855500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005189                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005189                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005189                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005189                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12134.809592                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12134.809592                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12134.809592                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12134.809592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12134.809592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12134.809592                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8382337                       # number of replacements
system.l2.tags.tagsinuse                 15155.799973                       # Cycle average of tags in use
system.l2.tags.total_refs                     7095434                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8398540                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.844841                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9655.959688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        248.954094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5250.886192                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.589353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.015195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.320489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.925037                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15113                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988953                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40504475                       # Number of tag accesses
system.l2.tags.data_accesses                 40504475                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8372767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8372767                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3503776                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3503776                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               7517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7517                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3498631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3498631                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          12548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12548                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3498631                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 20065                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3518696                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3498631                       # number of overall hits
system.l2.overall_hits::cpu.data                20065                       # number of overall hits
system.l2.overall_hits::total                 3518696                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8295632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8295632                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5656                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        82689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82689                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5656                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8378321                       # number of demand (read+write) misses
system.l2.demand_misses::total                8383977                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5656                       # number of overall misses
system.l2.overall_misses::cpu.data            8378321                       # number of overall misses
system.l2.overall_misses::total               8383977                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655041412500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655041412500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    476218500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    476218500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7280580500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7280580500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     476218500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  662321993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662798211500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    476218500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 662321993000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662798211500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8372767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8372767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3503776                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3503776                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8303149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8303149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3504287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3504287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        95237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         95237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3504287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8398386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11902673                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3504287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8398386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11902673                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999095                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001614                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.868244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.868244                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001614                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.997611                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.704378                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001614                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.997611                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.704378                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78962.207159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78962.207159                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84197.047383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84197.047383                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88047.751212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88047.751212                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84197.047383                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79051.876026                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79055.347063                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84197.047383                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79051.876026                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79055.347063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8345997                       # number of writebacks
system.l2.writebacks::total                   8345997                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         5085                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5085                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8295632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8295632                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5656                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        82689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82689                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8378321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8383977                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8378321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8383977                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572085092500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572085092500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    419658500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    419658500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6453690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6453690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    419658500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 578538783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578958441500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    419658500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 578538783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578958441500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.868244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.868244                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.997611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.704378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.997611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.704378                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68962.207159                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68962.207159                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74197.047383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74197.047383                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78047.751212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78047.751212                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74197.047383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69051.876026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69055.347063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74197.047383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69051.876026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69055.347063                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              88345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8345997                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20840                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8295632                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8295632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         88345                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25134791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25134791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25134791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070718336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070718336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070718336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16750814                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16750814    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16750814                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50150738500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44121215000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     23802787                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     11900114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          20585                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        20584                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3599524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16718764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3503776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8303149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8303149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3504287                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        95237                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10512350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25193109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35705459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    448516032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1073353792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1521869824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8382337                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         20285010                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031843                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20264424     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20585      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20285010                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23777936500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5256430500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12597579000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
