Layer Pairs Export File for PCB: C:\Users\Daanh\OneDrive - Saxion\Documents\Saxion\Project Integration\Docs\6. Final Design\Altium\Smartwatch CPU Board\CPU_PCB.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=cpu_pcb-roundholes.txt|DrillLayers=gtl,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=cpu_pcb-slotholes.txt|DrillLayers=gtl,gbl
