|ERV24
PORTA[0] <> GPIO:inst4.port[0]
PORTA[1] <> GPIO:inst4.port[1]
PORTA[2] <> GPIO:inst4.port[2]
PORTA[3] <> GPIO:inst4.port[3]
PORTA[4] <> GPIO:inst4.port[4]
PORTA[5] <> GPIO:inst4.port[5]
PORTA[6] <> GPIO:inst4.port[6]
PORTA[7] <> GPIO:inst4.port[7]
PORTA[8] <> GPIO:inst4.port[8]
PORTA[9] <> GPIO:inst4.port[9]
PORTA[10] <> GPIO:inst4.port[10]
PORTA[11] <> GPIO:inst4.port[11]
PORTA[12] <> GPIO:inst4.port[12]
PORTA[13] <> GPIO:inst4.port[13]
PORTA[14] <> GPIO:inst4.port[14]
PORTA[15] <> GPIO:inst4.port[15]
PORTA[16] <> GPIO:inst4.port[16]
PORTA[17] <> GPIO:inst4.port[17]
PORTA[18] <> GPIO:inst4.port[18]
PORTA[19] <> GPIO:inst4.port[19]
PORTA[20] <> GPIO:inst4.port[20]
PORTA[21] <> GPIO:inst4.port[21]
PORTA[22] <> GPIO:inst4.port[22]
PORTA[23] <> GPIO:inst4.port[23]
PORTA[24] <> GPIO:inst4.port[24]
PORTA[25] <> GPIO:inst4.port[25]
PORTA[26] <> GPIO:inst4.port[26]
PORTA[27] <> GPIO:inst4.port[27]
PORTA[28] <> GPIO:inst4.port[28]
PORTA[29] <> GPIO:inst4.port[29]
PORTA[30] <> GPIO:inst4.port[30]
PORTA[31] <> GPIO:inst4.port[31]
rden => GPIO:inst4.rden
rden => DataMemory:inst1.rden
wren => GPIO:inst4.wren
wren => DataMemory:inst1.wren
address[0] => PeripheralAddressMatcher:inst11.address[0]
address[0] => GPIO:inst4.address[0]
address[0] => DataMemory:inst1.address[0]
address[1] => PeripheralAddressMatcher:inst11.address[1]
address[1] => GPIO:inst4.address[1]
address[1] => DataMemory:inst1.address[1]
address[2] => PeripheralAddressMatcher:inst11.address[2]
address[2] => GPIO:inst4.address[2]
address[2] => DataMemory:inst1.address[2]
address[3] => PeripheralAddressMatcher:inst11.address[3]
address[3] => GPIO:inst4.address[3]
address[3] => DataMemory:inst1.address[3]
address[4] => PeripheralAddressMatcher:inst11.address[4]
address[4] => GPIO:inst4.address[4]
address[4] => DataMemory:inst1.address[4]
address[5] => PeripheralAddressMatcher:inst11.address[5]
address[5] => GPIO:inst4.address[5]
address[5] => DataMemory:inst1.address[5]
address[6] => PeripheralAddressMatcher:inst11.address[6]
address[6] => GPIO:inst4.address[6]
address[6] => DataMemory:inst1.address[6]
address[7] => PeripheralAddressMatcher:inst11.address[7]
address[7] => GPIO:inst4.address[7]
address[7] => DataMemory:inst1.address[7]
address[8] => PeripheralAddressMatcher:inst11.address[8]
address[8] => GPIO:inst4.address[8]
address[8] => DataMemory:inst1.address[8]
address[9] => PeripheralAddressMatcher:inst11.address[9]
address[9] => GPIO:inst4.address[9]
address[9] => DataMemory:inst1.address[9]
address[10] => PeripheralAddressMatcher:inst11.address[10]
address[10] => DataMemory:inst1.address[10]
address[11] => PeripheralAddressMatcher:inst11.address[11]
address[11] => DataMemory:inst1.address[11]
address[12] => PeripheralAddressMatcher:inst11.address[12]
address[12] => DataMemory:inst1.address[12]
address[13] => PeripheralAddressMatcher:inst11.address[13]
address[14] => PeripheralAddressMatcher:inst11.address[14]
address[15] => PeripheralAddressMatcher:inst11.address[15]
address[16] => PeripheralAddressMatcher:inst11.address[16]
address[17] => PeripheralAddressMatcher:inst11.address[17]
address[18] => PeripheralAddressMatcher:inst11.address[18]
address[19] => PeripheralAddressMatcher:inst11.address[19]
address[20] => PeripheralAddressMatcher:inst11.address[20]
address[21] => PeripheralAddressMatcher:inst11.address[21]
address[21] => peripheral_addr_dec:inst14.data[0]
address[21] => peripheral_mux:inst.sel[0]
address[22] => PeripheralAddressMatcher:inst11.address[22]
address[22] => peripheral_addr_dec:inst14.data[1]
address[22] => peripheral_mux:inst.sel[1]
address[23] => PeripheralAddressMatcher:inst11.address[23]
address[23] => peripheral_addr_dec:inst14.data[2]
address[23] => peripheral_mux:inst.sel[2]
address[24] => PeripheralAddressMatcher:inst11.address[24]
address[25] => PeripheralAddressMatcher:inst11.address[25]
address[26] => PeripheralAddressMatcher:inst11.address[26]
address[27] => PeripheralAddressMatcher:inst11.address[27]
address[28] => PeripheralAddressMatcher:inst11.address[28]
address[28] => MemoryPeriphMux:inst10.sel
address[28] => inst5.IN0
address[29] => PeripheralAddressMatcher:inst11.address[29]
address[30] => PeripheralAddressMatcher:inst11.address[30]
address[31] => PeripheralAddressMatcher:inst11.address[31]
clk => GPIO:inst4.clk
clk => DataMemory:inst1.clock
clk => IFU:inst2.clk
GPIO_reset => GPIO:inst4.rst
data[0] => GPIO:inst4.data[0]
data[0] => DataMemory:inst1.data[0]
data[1] => GPIO:inst4.data[1]
data[1] => DataMemory:inst1.data[1]
data[2] => GPIO:inst4.data[2]
data[2] => DataMemory:inst1.data[2]
data[3] => GPIO:inst4.data[3]
data[3] => DataMemory:inst1.data[3]
data[4] => GPIO:inst4.data[4]
data[4] => DataMemory:inst1.data[4]
data[5] => GPIO:inst4.data[5]
data[5] => DataMemory:inst1.data[5]
data[6] => GPIO:inst4.data[6]
data[6] => DataMemory:inst1.data[6]
data[7] => GPIO:inst4.data[7]
data[7] => DataMemory:inst1.data[7]
data[8] => GPIO:inst4.data[8]
data[8] => DataMemory:inst1.data[8]
data[9] => GPIO:inst4.data[9]
data[9] => DataMemory:inst1.data[9]
data[10] => GPIO:inst4.data[10]
data[10] => DataMemory:inst1.data[10]
data[11] => GPIO:inst4.data[11]
data[11] => DataMemory:inst1.data[11]
data[12] => GPIO:inst4.data[12]
data[12] => DataMemory:inst1.data[12]
data[13] => GPIO:inst4.data[13]
data[13] => DataMemory:inst1.data[13]
data[14] => GPIO:inst4.data[14]
data[14] => DataMemory:inst1.data[14]
data[15] => GPIO:inst4.data[15]
data[15] => DataMemory:inst1.data[15]
data[16] => GPIO:inst4.data[16]
data[16] => DataMemory:inst1.data[16]
data[17] => GPIO:inst4.data[17]
data[17] => DataMemory:inst1.data[17]
data[18] => GPIO:inst4.data[18]
data[18] => DataMemory:inst1.data[18]
data[19] => GPIO:inst4.data[19]
data[19] => DataMemory:inst1.data[19]
data[20] => GPIO:inst4.data[20]
data[20] => DataMemory:inst1.data[20]
data[21] => GPIO:inst4.data[21]
data[21] => DataMemory:inst1.data[21]
data[22] => GPIO:inst4.data[22]
data[22] => DataMemory:inst1.data[22]
data[23] => GPIO:inst4.data[23]
data[23] => DataMemory:inst1.data[23]
data[24] => GPIO:inst4.data[24]
data[24] => DataMemory:inst1.data[24]
data[25] => GPIO:inst4.data[25]
data[25] => DataMemory:inst1.data[25]
data[26] => GPIO:inst4.data[26]
data[26] => DataMemory:inst1.data[26]
data[27] => GPIO:inst4.data[27]
data[27] => DataMemory:inst1.data[27]
data[28] => GPIO:inst4.data[28]
data[28] => DataMemory:inst1.data[28]
data[29] => GPIO:inst4.data[29]
data[29] => DataMemory:inst1.data[29]
data[30] => GPIO:inst4.data[30]
data[30] => DataMemory:inst1.data[30]
data[31] => GPIO:inst4.data[31]
data[31] => DataMemory:inst1.data[31]
q[0] <= MemoryPeriphMux:inst10.result[0]
q[1] <= MemoryPeriphMux:inst10.result[1]
q[2] <= MemoryPeriphMux:inst10.result[2]
q[3] <= MemoryPeriphMux:inst10.result[3]
q[4] <= MemoryPeriphMux:inst10.result[4]
q[5] <= MemoryPeriphMux:inst10.result[5]
q[6] <= MemoryPeriphMux:inst10.result[6]
q[7] <= MemoryPeriphMux:inst10.result[7]
q[8] <= MemoryPeriphMux:inst10.result[8]
q[9] <= MemoryPeriphMux:inst10.result[9]
q[10] <= MemoryPeriphMux:inst10.result[10]
q[11] <= MemoryPeriphMux:inst10.result[11]
q[12] <= MemoryPeriphMux:inst10.result[12]
q[13] <= MemoryPeriphMux:inst10.result[13]
q[14] <= MemoryPeriphMux:inst10.result[14]
q[15] <= MemoryPeriphMux:inst10.result[15]
q[16] <= MemoryPeriphMux:inst10.result[16]
q[17] <= MemoryPeriphMux:inst10.result[17]
q[18] <= MemoryPeriphMux:inst10.result[18]
q[19] <= MemoryPeriphMux:inst10.result[19]
q[20] <= MemoryPeriphMux:inst10.result[20]
q[21] <= MemoryPeriphMux:inst10.result[21]
q[22] <= MemoryPeriphMux:inst10.result[22]
q[23] <= MemoryPeriphMux:inst10.result[23]
q[24] <= MemoryPeriphMux:inst10.result[24]
q[25] <= MemoryPeriphMux:inst10.result[25]
q[26] <= MemoryPeriphMux:inst10.result[26]
q[27] <= MemoryPeriphMux:inst10.result[27]
q[28] <= MemoryPeriphMux:inst10.result[28]
q[29] <= MemoryPeriphMux:inst10.result[29]
q[30] <= MemoryPeriphMux:inst10.result[30]
q[31] <= MemoryPeriphMux:inst10.result[31]
reset => IFU:inst2.nrst
reset => imm_builder:inst6.reset


|ERV24|GPIO:inst4
address[0] => Equal0.IN19
address[0] => Equal1.IN19
address[0] => Equal2.IN19
address[0] => Equal3.IN19
address[0] => Equal4.IN19
address[0] => Equal5.IN19
address[1] => Equal0.IN18
address[1] => Equal1.IN18
address[1] => Equal2.IN18
address[1] => Equal3.IN18
address[1] => Equal4.IN18
address[1] => Equal5.IN18
address[2] => Equal0.IN17
address[2] => Equal1.IN17
address[2] => Equal2.IN17
address[2] => Equal3.IN17
address[2] => Equal4.IN17
address[2] => Equal5.IN17
address[3] => Equal0.IN16
address[3] => Equal1.IN16
address[3] => Equal2.IN16
address[3] => Equal3.IN16
address[3] => Equal4.IN16
address[3] => Equal5.IN16
address[4] => Equal0.IN15
address[4] => Equal1.IN15
address[4] => Equal2.IN15
address[4] => Equal3.IN15
address[4] => Equal4.IN15
address[4] => Equal5.IN15
address[5] => Equal0.IN14
address[5] => Equal1.IN14
address[5] => Equal2.IN14
address[5] => Equal3.IN14
address[5] => Equal4.IN14
address[5] => Equal5.IN14
address[6] => Equal0.IN13
address[6] => Equal1.IN13
address[6] => Equal2.IN13
address[6] => Equal3.IN13
address[6] => Equal4.IN13
address[6] => Equal5.IN13
address[7] => Equal0.IN12
address[7] => Equal1.IN12
address[7] => Equal2.IN12
address[7] => Equal3.IN12
address[7] => Equal4.IN12
address[7] => Equal5.IN12
address[8] => Equal0.IN11
address[8] => Equal1.IN11
address[8] => Equal2.IN11
address[8] => Equal3.IN11
address[8] => Equal4.IN11
address[8] => Equal5.IN11
address[9] => Equal0.IN10
address[9] => Equal1.IN10
address[9] => Equal2.IN10
address[9] => Equal3.IN10
address[9] => Equal4.IN10
address[9] => Equal5.IN10
data[0] => out_port.DATAB
data[0] => out_port.IN1
data[0] => out_port.IN1
data[0] => oe_port.DATAB
data[0] => out_port.IN1
data[1] => out_port.DATAB
data[1] => out_port.IN1
data[1] => out_port.IN1
data[1] => oe_port.DATAB
data[1] => out_port.IN1
data[2] => out_port.DATAB
data[2] => out_port.IN1
data[2] => out_port.IN1
data[2] => oe_port.DATAB
data[2] => out_port.IN1
data[3] => out_port.DATAB
data[3] => out_port.IN1
data[3] => out_port.IN1
data[3] => oe_port.DATAB
data[3] => out_port.IN1
data[4] => out_port.DATAB
data[4] => out_port.IN1
data[4] => out_port.IN1
data[4] => oe_port.DATAB
data[4] => out_port.IN1
data[5] => out_port.DATAB
data[5] => out_port.IN1
data[5] => out_port.IN1
data[5] => oe_port.DATAB
data[5] => out_port.IN1
data[6] => out_port.DATAB
data[6] => out_port.IN1
data[6] => out_port.IN1
data[6] => oe_port.DATAB
data[6] => out_port.IN1
data[7] => out_port.DATAB
data[7] => out_port.IN1
data[7] => out_port.IN1
data[7] => oe_port.DATAB
data[7] => out_port.IN1
data[8] => out_port.DATAB
data[8] => out_port.IN1
data[8] => out_port.IN1
data[8] => oe_port.DATAB
data[8] => out_port.IN1
data[9] => out_port.DATAB
data[9] => out_port.IN1
data[9] => out_port.IN1
data[9] => oe_port.DATAB
data[9] => out_port.IN1
data[10] => out_port.DATAB
data[10] => out_port.IN1
data[10] => out_port.IN1
data[10] => oe_port.DATAB
data[10] => out_port.IN1
data[11] => out_port.DATAB
data[11] => out_port.IN1
data[11] => out_port.IN1
data[11] => oe_port.DATAB
data[11] => out_port.IN1
data[12] => out_port.DATAB
data[12] => out_port.IN1
data[12] => out_port.IN1
data[12] => oe_port.DATAB
data[12] => out_port.IN1
data[13] => out_port.DATAB
data[13] => out_port.IN1
data[13] => out_port.IN1
data[13] => oe_port.DATAB
data[13] => out_port.IN1
data[14] => out_port.DATAB
data[14] => out_port.IN1
data[14] => out_port.IN1
data[14] => oe_port.DATAB
data[14] => out_port.IN1
data[15] => out_port.DATAB
data[15] => out_port.IN1
data[15] => out_port.IN1
data[15] => oe_port.DATAB
data[15] => out_port.IN1
data[16] => out_port.DATAB
data[16] => out_port.IN1
data[16] => out_port.IN1
data[16] => oe_port.DATAB
data[16] => out_port.IN1
data[17] => out_port.DATAB
data[17] => out_port.IN1
data[17] => out_port.IN1
data[17] => oe_port.DATAB
data[17] => out_port.IN1
data[18] => out_port.DATAB
data[18] => out_port.IN1
data[18] => out_port.IN1
data[18] => oe_port.DATAB
data[18] => out_port.IN1
data[19] => out_port.DATAB
data[19] => out_port.IN1
data[19] => out_port.IN1
data[19] => oe_port.DATAB
data[19] => out_port.IN1
data[20] => out_port.DATAB
data[20] => out_port.IN1
data[20] => out_port.IN1
data[20] => oe_port.DATAB
data[20] => out_port.IN1
data[21] => out_port.DATAB
data[21] => out_port.IN1
data[21] => out_port.IN1
data[21] => oe_port.DATAB
data[21] => out_port.IN1
data[22] => out_port.DATAB
data[22] => out_port.IN1
data[22] => out_port.IN1
data[22] => oe_port.DATAB
data[22] => out_port.IN1
data[23] => out_port.DATAB
data[23] => out_port.IN1
data[23] => out_port.IN1
data[23] => oe_port.DATAB
data[23] => out_port.IN1
data[24] => out_port.DATAB
data[24] => out_port.IN1
data[24] => out_port.IN1
data[24] => oe_port.DATAB
data[24] => out_port.IN1
data[25] => out_port.DATAB
data[25] => out_port.IN1
data[25] => out_port.IN1
data[25] => oe_port.DATAB
data[25] => out_port.IN1
data[26] => out_port.DATAB
data[26] => out_port.IN1
data[26] => out_port.IN1
data[26] => oe_port.DATAB
data[26] => out_port.IN1
data[27] => out_port.DATAB
data[27] => out_port.IN1
data[27] => out_port.IN1
data[27] => oe_port.DATAB
data[27] => out_port.IN1
data[28] => out_port.DATAB
data[28] => out_port.IN1
data[28] => out_port.IN1
data[28] => oe_port.DATAB
data[28] => out_port.IN1
data[29] => out_port.DATAB
data[29] => out_port.IN1
data[29] => out_port.IN1
data[29] => oe_port.DATAB
data[29] => out_port.IN1
data[30] => out_port.DATAB
data[30] => out_port.IN1
data[30] => out_port.IN1
data[30] => oe_port.DATAB
data[30] => out_port.IN1
data[31] => out_port.DATAB
data[31] => out_port.IN1
data[31] => out_port.IN1
data[31] => oe_port.DATAB
data[31] => out_port.IN1
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
rden => q.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => out_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
wren => oe_port.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => q.OUTPUTSELECT
clken => out_port[31].ENA
clken => out_port[30].ENA
clken => out_port[29].ENA
clken => out_port[28].ENA
clken => out_port[27].ENA
clken => out_port[26].ENA
clken => out_port[25].ENA
clken => out_port[24].ENA
clken => out_port[23].ENA
clken => out_port[22].ENA
clken => out_port[21].ENA
clken => out_port[20].ENA
clken => out_port[19].ENA
clken => out_port[18].ENA
clken => out_port[17].ENA
clken => out_port[16].ENA
clken => out_port[15].ENA
clken => out_port[14].ENA
clken => out_port[13].ENA
clken => out_port[12].ENA
clken => out_port[11].ENA
clken => out_port[10].ENA
clken => out_port[9].ENA
clken => out_port[8].ENA
clken => out_port[7].ENA
clken => out_port[6].ENA
clken => out_port[5].ENA
clken => out_port[4].ENA
clken => out_port[3].ENA
clken => out_port[2].ENA
clken => out_port[1].ENA
clken => out_port[0].ENA
clken => oe_port[31].ENA
clken => oe_port[30].ENA
clken => oe_port[29].ENA
clken => oe_port[28].ENA
clken => oe_port[27].ENA
clken => oe_port[26].ENA
clken => oe_port[25].ENA
clken => oe_port[24].ENA
clken => oe_port[23].ENA
clken => oe_port[22].ENA
clken => oe_port[21].ENA
clken => oe_port[20].ENA
clken => oe_port[19].ENA
clken => oe_port[18].ENA
clken => oe_port[17].ENA
clken => oe_port[16].ENA
clken => oe_port[15].ENA
clken => oe_port[14].ENA
clken => oe_port[13].ENA
clken => oe_port[12].ENA
clken => oe_port[11].ENA
clken => oe_port[10].ENA
clken => oe_port[9].ENA
clken => oe_port[8].ENA
clken => oe_port[7].ENA
clken => oe_port[6].ENA
clken => oe_port[5].ENA
clken => oe_port[4].ENA
clken => oe_port[3].ENA
clken => oe_port[2].ENA
clken => oe_port[1].ENA
clken => oe_port[0].ENA
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clk => oe_port[0].CLK
clk => oe_port[1].CLK
clk => oe_port[2].CLK
clk => oe_port[3].CLK
clk => oe_port[4].CLK
clk => oe_port[5].CLK
clk => oe_port[6].CLK
clk => oe_port[7].CLK
clk => oe_port[8].CLK
clk => oe_port[9].CLK
clk => oe_port[10].CLK
clk => oe_port[11].CLK
clk => oe_port[12].CLK
clk => oe_port[13].CLK
clk => oe_port[14].CLK
clk => oe_port[15].CLK
clk => oe_port[16].CLK
clk => oe_port[17].CLK
clk => oe_port[18].CLK
clk => oe_port[19].CLK
clk => oe_port[20].CLK
clk => oe_port[21].CLK
clk => oe_port[22].CLK
clk => oe_port[23].CLK
clk => oe_port[24].CLK
clk => oe_port[25].CLK
clk => oe_port[26].CLK
clk => oe_port[27].CLK
clk => oe_port[28].CLK
clk => oe_port[29].CLK
clk => oe_port[30].CLK
clk => oe_port[31].CLK
clk => out_port[0].CLK
clk => out_port[1].CLK
clk => out_port[2].CLK
clk => out_port[3].CLK
clk => out_port[4].CLK
clk => out_port[5].CLK
clk => out_port[6].CLK
clk => out_port[7].CLK
clk => out_port[8].CLK
clk => out_port[9].CLK
clk => out_port[10].CLK
clk => out_port[11].CLK
clk => out_port[12].CLK
clk => out_port[13].CLK
clk => out_port[14].CLK
clk => out_port[15].CLK
clk => out_port[16].CLK
clk => out_port[17].CLK
clk => out_port[18].CLK
clk => out_port[19].CLK
clk => out_port[20].CLK
clk => out_port[21].CLK
clk => out_port[22].CLK
clk => out_port[23].CLK
clk => out_port[24].CLK
clk => out_port[25].CLK
clk => out_port[26].CLK
clk => out_port[27].CLK
clk => out_port[28].CLK
clk => out_port[29].CLK
clk => out_port[30].CLK
clk => out_port[31].CLK
rst => oe_port[0].ACLR
rst => oe_port[1].ACLR
rst => oe_port[2].ACLR
rst => oe_port[3].ACLR
rst => oe_port[4].ACLR
rst => oe_port[5].ACLR
rst => oe_port[6].ACLR
rst => oe_port[7].ACLR
rst => oe_port[8].ACLR
rst => oe_port[9].ACLR
rst => oe_port[10].ACLR
rst => oe_port[11].ACLR
rst => oe_port[12].ACLR
rst => oe_port[13].ACLR
rst => oe_port[14].ACLR
rst => oe_port[15].ACLR
rst => oe_port[16].ACLR
rst => oe_port[17].ACLR
rst => oe_port[18].ACLR
rst => oe_port[19].ACLR
rst => oe_port[20].ACLR
rst => oe_port[21].ACLR
rst => oe_port[22].ACLR
rst => oe_port[23].ACLR
rst => oe_port[24].ACLR
rst => oe_port[25].ACLR
rst => oe_port[26].ACLR
rst => oe_port[27].ACLR
rst => oe_port[28].ACLR
rst => oe_port[29].ACLR
rst => oe_port[30].ACLR
rst => oe_port[31].ACLR
rst => out_port[0].ACLR
rst => out_port[1].ACLR
rst => out_port[2].ACLR
rst => out_port[3].ACLR
rst => out_port[4].ACLR
rst => out_port[5].ACLR
rst => out_port[6].ACLR
rst => out_port[7].ACLR
rst => out_port[8].ACLR
rst => out_port[9].ACLR
rst => out_port[10].ACLR
rst => out_port[11].ACLR
rst => out_port[12].ACLR
rst => out_port[13].ACLR
rst => out_port[14].ACLR
rst => out_port[15].ACLR
rst => out_port[16].ACLR
rst => out_port[17].ACLR
rst => out_port[18].ACLR
rst => out_port[19].ACLR
rst => out_port[20].ACLR
rst => out_port[21].ACLR
rst => out_port[22].ACLR
rst => out_port[23].ACLR
rst => out_port[24].ACLR
rst => out_port[25].ACLR
rst => out_port[26].ACLR
rst => out_port[27].ACLR
rst => out_port[28].ACLR
rst => out_port[29].ACLR
rst => out_port[30].ACLR
rst => out_port[31].ACLR
rst => q[0]~reg0.ENA
rst => q[31]~reg0.ENA
rst => q[30]~reg0.ENA
rst => q[29]~reg0.ENA
rst => q[28]~reg0.ENA
rst => q[27]~reg0.ENA
rst => q[26]~reg0.ENA
rst => q[25]~reg0.ENA
rst => q[24]~reg0.ENA
rst => q[23]~reg0.ENA
rst => q[22]~reg0.ENA
rst => q[21]~reg0.ENA
rst => q[20]~reg0.ENA
rst => q[19]~reg0.ENA
rst => q[18]~reg0.ENA
rst => q[17]~reg0.ENA
rst => q[16]~reg0.ENA
rst => q[15]~reg0.ENA
rst => q[14]~reg0.ENA
rst => q[13]~reg0.ENA
rst => q[12]~reg0.ENA
rst => q[11]~reg0.ENA
rst => q[10]~reg0.ENA
rst => q[9]~reg0.ENA
rst => q[8]~reg0.ENA
rst => q[7]~reg0.ENA
rst => q[6]~reg0.ENA
rst => q[5]~reg0.ENA
rst => q[4]~reg0.ENA
rst => q[3]~reg0.ENA
rst => q[2]~reg0.ENA
rst => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port[0] <> generation_block[0].io0
port[1] <> generation_block[1].io0
port[2] <> generation_block[2].io0
port[3] <> generation_block[3].io0
port[4] <> generation_block[4].io0
port[5] <> generation_block[5].io0
port[6] <> generation_block[6].io0
port[7] <> generation_block[7].io0
port[8] <> generation_block[8].io0
port[9] <> generation_block[9].io0
port[10] <> generation_block[10].io0
port[11] <> generation_block[11].io0
port[12] <> generation_block[12].io0
port[13] <> generation_block[13].io0
port[14] <> generation_block[14].io0
port[15] <> generation_block[15].io0
port[16] <> generation_block[16].io0
port[17] <> generation_block[17].io0
port[18] <> generation_block[18].io0
port[19] <> generation_block[19].io0
port[20] <> generation_block[20].io0
port[21] <> generation_block[21].io0
port[22] <> generation_block[22].io0
port[23] <> generation_block[23].io0
port[24] <> generation_block[24].io0
port[25] <> generation_block[25].io0
port[26] <> generation_block[26].io0
port[27] <> generation_block[27].io0
port[28] <> generation_block[28].io0
port[29] <> generation_block[29].io0
port[30] <> generation_block[30].io0
port[31] <> generation_block[31].io0


|ERV24|peripheral_addr_dec:inst14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
enable => enable.IN1
eq0 <= lpm_decode:LPM_DECODE_component.eq
eq1 <= lpm_decode:LPM_DECODE_component.eq
eq2 <= lpm_decode:LPM_DECODE_component.eq
eq3 <= lpm_decode:LPM_DECODE_component.eq
eq4 <= lpm_decode:LPM_DECODE_component.eq
eq5 <= lpm_decode:LPM_DECODE_component.eq
eq6 <= lpm_decode:LPM_DECODE_component.eq
eq7 <= lpm_decode:LPM_DECODE_component.eq


|ERV24|peripheral_addr_dec:inst14|lpm_decode:LPM_DECODE_component
data[0] => decode_lvf:auto_generated.data[0]
data[1] => decode_lvf:auto_generated.data[1]
data[2] => decode_lvf:auto_generated.data[2]
enable => decode_lvf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lvf:auto_generated.eq[0]
eq[1] <= decode_lvf:auto_generated.eq[1]
eq[2] <= decode_lvf:auto_generated.eq[2]
eq[3] <= decode_lvf:auto_generated.eq[3]
eq[4] <= decode_lvf:auto_generated.eq[4]
eq[5] <= decode_lvf:auto_generated.eq[5]
eq[6] <= decode_lvf:auto_generated.eq[6]
eq[7] <= decode_lvf:auto_generated.eq[7]


|ERV24|peripheral_addr_dec:inst14|lpm_decode:LPM_DECODE_component|decode_lvf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode28w[1].IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1].IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1].IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2].IN0
data[1] => w_anode58w[2].IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode28w[3].IN0
data[2] => w_anode38w[3].IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|ERV24|PeripheralAddressMatcher:inst11
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => WideOr1.IN0
address[25] => WideOr1.IN1
address[26] => WideOr1.IN2
address[27] => WideOr1.IN3
address[28] => match.IN1
address[28] => error.IN1
address[29] => WideOr0.IN0
address[30] => WideOr0.IN1
address[31] => WideOr0.IN2
match <= match.DB_MAX_OUTPUT_PORT_TYPE
error <= error.DB_MAX_OUTPUT_PORT_TYPE


|ERV24|MemoryPeriphMux:inst10
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data1x[0] => sub_wire1[32].IN1
data1x[1] => sub_wire1[33].IN1
data1x[2] => sub_wire1[34].IN1
data1x[3] => sub_wire1[35].IN1
data1x[4] => sub_wire1[36].IN1
data1x[5] => sub_wire1[37].IN1
data1x[6] => sub_wire1[38].IN1
data1x[7] => sub_wire1[39].IN1
data1x[8] => sub_wire1[40].IN1
data1x[9] => sub_wire1[41].IN1
data1x[10] => sub_wire1[42].IN1
data1x[11] => sub_wire1[43].IN1
data1x[12] => sub_wire1[44].IN1
data1x[13] => sub_wire1[45].IN1
data1x[14] => sub_wire1[46].IN1
data1x[15] => sub_wire1[47].IN1
data1x[16] => sub_wire1[48].IN1
data1x[17] => sub_wire1[49].IN1
data1x[18] => sub_wire1[50].IN1
data1x[19] => sub_wire1[51].IN1
data1x[20] => sub_wire1[52].IN1
data1x[21] => sub_wire1[53].IN1
data1x[22] => sub_wire1[54].IN1
data1x[23] => sub_wire1[55].IN1
data1x[24] => sub_wire1[56].IN1
data1x[25] => sub_wire1[57].IN1
data1x[26] => sub_wire1[58].IN1
data1x[27] => sub_wire1[59].IN1
data1x[28] => sub_wire1[60].IN1
data1x[29] => sub_wire1[61].IN1
data1x[30] => sub_wire1[62].IN1
data1x[31] => sub_wire1[63].IN1
sel => sub_wire4.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|ERV24|MemoryPeriphMux:inst10|lpm_mux:LPM_MUX_component
data[0][0] => mux_rsc:auto_generated.data[0]
data[0][1] => mux_rsc:auto_generated.data[1]
data[0][2] => mux_rsc:auto_generated.data[2]
data[0][3] => mux_rsc:auto_generated.data[3]
data[0][4] => mux_rsc:auto_generated.data[4]
data[0][5] => mux_rsc:auto_generated.data[5]
data[0][6] => mux_rsc:auto_generated.data[6]
data[0][7] => mux_rsc:auto_generated.data[7]
data[0][8] => mux_rsc:auto_generated.data[8]
data[0][9] => mux_rsc:auto_generated.data[9]
data[0][10] => mux_rsc:auto_generated.data[10]
data[0][11] => mux_rsc:auto_generated.data[11]
data[0][12] => mux_rsc:auto_generated.data[12]
data[0][13] => mux_rsc:auto_generated.data[13]
data[0][14] => mux_rsc:auto_generated.data[14]
data[0][15] => mux_rsc:auto_generated.data[15]
data[0][16] => mux_rsc:auto_generated.data[16]
data[0][17] => mux_rsc:auto_generated.data[17]
data[0][18] => mux_rsc:auto_generated.data[18]
data[0][19] => mux_rsc:auto_generated.data[19]
data[0][20] => mux_rsc:auto_generated.data[20]
data[0][21] => mux_rsc:auto_generated.data[21]
data[0][22] => mux_rsc:auto_generated.data[22]
data[0][23] => mux_rsc:auto_generated.data[23]
data[0][24] => mux_rsc:auto_generated.data[24]
data[0][25] => mux_rsc:auto_generated.data[25]
data[0][26] => mux_rsc:auto_generated.data[26]
data[0][27] => mux_rsc:auto_generated.data[27]
data[0][28] => mux_rsc:auto_generated.data[28]
data[0][29] => mux_rsc:auto_generated.data[29]
data[0][30] => mux_rsc:auto_generated.data[30]
data[0][31] => mux_rsc:auto_generated.data[31]
data[1][0] => mux_rsc:auto_generated.data[32]
data[1][1] => mux_rsc:auto_generated.data[33]
data[1][2] => mux_rsc:auto_generated.data[34]
data[1][3] => mux_rsc:auto_generated.data[35]
data[1][4] => mux_rsc:auto_generated.data[36]
data[1][5] => mux_rsc:auto_generated.data[37]
data[1][6] => mux_rsc:auto_generated.data[38]
data[1][7] => mux_rsc:auto_generated.data[39]
data[1][8] => mux_rsc:auto_generated.data[40]
data[1][9] => mux_rsc:auto_generated.data[41]
data[1][10] => mux_rsc:auto_generated.data[42]
data[1][11] => mux_rsc:auto_generated.data[43]
data[1][12] => mux_rsc:auto_generated.data[44]
data[1][13] => mux_rsc:auto_generated.data[45]
data[1][14] => mux_rsc:auto_generated.data[46]
data[1][15] => mux_rsc:auto_generated.data[47]
data[1][16] => mux_rsc:auto_generated.data[48]
data[1][17] => mux_rsc:auto_generated.data[49]
data[1][18] => mux_rsc:auto_generated.data[50]
data[1][19] => mux_rsc:auto_generated.data[51]
data[1][20] => mux_rsc:auto_generated.data[52]
data[1][21] => mux_rsc:auto_generated.data[53]
data[1][22] => mux_rsc:auto_generated.data[54]
data[1][23] => mux_rsc:auto_generated.data[55]
data[1][24] => mux_rsc:auto_generated.data[56]
data[1][25] => mux_rsc:auto_generated.data[57]
data[1][26] => mux_rsc:auto_generated.data[58]
data[1][27] => mux_rsc:auto_generated.data[59]
data[1][28] => mux_rsc:auto_generated.data[60]
data[1][29] => mux_rsc:auto_generated.data[61]
data[1][30] => mux_rsc:auto_generated.data[62]
data[1][31] => mux_rsc:auto_generated.data[63]
sel[0] => mux_rsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rsc:auto_generated.result[0]
result[1] <= mux_rsc:auto_generated.result[1]
result[2] <= mux_rsc:auto_generated.result[2]
result[3] <= mux_rsc:auto_generated.result[3]
result[4] <= mux_rsc:auto_generated.result[4]
result[5] <= mux_rsc:auto_generated.result[5]
result[6] <= mux_rsc:auto_generated.result[6]
result[7] <= mux_rsc:auto_generated.result[7]
result[8] <= mux_rsc:auto_generated.result[8]
result[9] <= mux_rsc:auto_generated.result[9]
result[10] <= mux_rsc:auto_generated.result[10]
result[11] <= mux_rsc:auto_generated.result[11]
result[12] <= mux_rsc:auto_generated.result[12]
result[13] <= mux_rsc:auto_generated.result[13]
result[14] <= mux_rsc:auto_generated.result[14]
result[15] <= mux_rsc:auto_generated.result[15]
result[16] <= mux_rsc:auto_generated.result[16]
result[17] <= mux_rsc:auto_generated.result[17]
result[18] <= mux_rsc:auto_generated.result[18]
result[19] <= mux_rsc:auto_generated.result[19]
result[20] <= mux_rsc:auto_generated.result[20]
result[21] <= mux_rsc:auto_generated.result[21]
result[22] <= mux_rsc:auto_generated.result[22]
result[23] <= mux_rsc:auto_generated.result[23]
result[24] <= mux_rsc:auto_generated.result[24]
result[25] <= mux_rsc:auto_generated.result[25]
result[26] <= mux_rsc:auto_generated.result[26]
result[27] <= mux_rsc:auto_generated.result[27]
result[28] <= mux_rsc:auto_generated.result[28]
result[29] <= mux_rsc:auto_generated.result[29]
result[30] <= mux_rsc:auto_generated.result[30]
result[31] <= mux_rsc:auto_generated.result[31]


|ERV24|MemoryPeriphMux:inst10|lpm_mux:LPM_MUX_component|mux_rsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ERV24|peripheral_mux:inst
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data1x[0] => sub_wire1[32].IN1
data1x[1] => sub_wire1[33].IN1
data1x[2] => sub_wire1[34].IN1
data1x[3] => sub_wire1[35].IN1
data1x[4] => sub_wire1[36].IN1
data1x[5] => sub_wire1[37].IN1
data1x[6] => sub_wire1[38].IN1
data1x[7] => sub_wire1[39].IN1
data1x[8] => sub_wire1[40].IN1
data1x[9] => sub_wire1[41].IN1
data1x[10] => sub_wire1[42].IN1
data1x[11] => sub_wire1[43].IN1
data1x[12] => sub_wire1[44].IN1
data1x[13] => sub_wire1[45].IN1
data1x[14] => sub_wire1[46].IN1
data1x[15] => sub_wire1[47].IN1
data1x[16] => sub_wire1[48].IN1
data1x[17] => sub_wire1[49].IN1
data1x[18] => sub_wire1[50].IN1
data1x[19] => sub_wire1[51].IN1
data1x[20] => sub_wire1[52].IN1
data1x[21] => sub_wire1[53].IN1
data1x[22] => sub_wire1[54].IN1
data1x[23] => sub_wire1[55].IN1
data1x[24] => sub_wire1[56].IN1
data1x[25] => sub_wire1[57].IN1
data1x[26] => sub_wire1[58].IN1
data1x[27] => sub_wire1[59].IN1
data1x[28] => sub_wire1[60].IN1
data1x[29] => sub_wire1[61].IN1
data1x[30] => sub_wire1[62].IN1
data1x[31] => sub_wire1[63].IN1
data2x[0] => sub_wire1[64].IN1
data2x[1] => sub_wire1[65].IN1
data2x[2] => sub_wire1[66].IN1
data2x[3] => sub_wire1[67].IN1
data2x[4] => sub_wire1[68].IN1
data2x[5] => sub_wire1[69].IN1
data2x[6] => sub_wire1[70].IN1
data2x[7] => sub_wire1[71].IN1
data2x[8] => sub_wire1[72].IN1
data2x[9] => sub_wire1[73].IN1
data2x[10] => sub_wire1[74].IN1
data2x[11] => sub_wire1[75].IN1
data2x[12] => sub_wire1[76].IN1
data2x[13] => sub_wire1[77].IN1
data2x[14] => sub_wire1[78].IN1
data2x[15] => sub_wire1[79].IN1
data2x[16] => sub_wire1[80].IN1
data2x[17] => sub_wire1[81].IN1
data2x[18] => sub_wire1[82].IN1
data2x[19] => sub_wire1[83].IN1
data2x[20] => sub_wire1[84].IN1
data2x[21] => sub_wire1[85].IN1
data2x[22] => sub_wire1[86].IN1
data2x[23] => sub_wire1[87].IN1
data2x[24] => sub_wire1[88].IN1
data2x[25] => sub_wire1[89].IN1
data2x[26] => sub_wire1[90].IN1
data2x[27] => sub_wire1[91].IN1
data2x[28] => sub_wire1[92].IN1
data2x[29] => sub_wire1[93].IN1
data2x[30] => sub_wire1[94].IN1
data2x[31] => sub_wire1[95].IN1
data3x[0] => sub_wire1[96].IN1
data3x[1] => sub_wire1[97].IN1
data3x[2] => sub_wire1[98].IN1
data3x[3] => sub_wire1[99].IN1
data3x[4] => sub_wire1[100].IN1
data3x[5] => sub_wire1[101].IN1
data3x[6] => sub_wire1[102].IN1
data3x[7] => sub_wire1[103].IN1
data3x[8] => sub_wire1[104].IN1
data3x[9] => sub_wire1[105].IN1
data3x[10] => sub_wire1[106].IN1
data3x[11] => sub_wire1[107].IN1
data3x[12] => sub_wire1[108].IN1
data3x[13] => sub_wire1[109].IN1
data3x[14] => sub_wire1[110].IN1
data3x[15] => sub_wire1[111].IN1
data3x[16] => sub_wire1[112].IN1
data3x[17] => sub_wire1[113].IN1
data3x[18] => sub_wire1[114].IN1
data3x[19] => sub_wire1[115].IN1
data3x[20] => sub_wire1[116].IN1
data3x[21] => sub_wire1[117].IN1
data3x[22] => sub_wire1[118].IN1
data3x[23] => sub_wire1[119].IN1
data3x[24] => sub_wire1[120].IN1
data3x[25] => sub_wire1[121].IN1
data3x[26] => sub_wire1[122].IN1
data3x[27] => sub_wire1[123].IN1
data3x[28] => sub_wire1[124].IN1
data3x[29] => sub_wire1[125].IN1
data3x[30] => sub_wire1[126].IN1
data3x[31] => sub_wire1[127].IN1
data4x[0] => sub_wire1[128].IN1
data4x[1] => sub_wire1[129].IN1
data4x[2] => sub_wire1[130].IN1
data4x[3] => sub_wire1[131].IN1
data4x[4] => sub_wire1[132].IN1
data4x[5] => sub_wire1[133].IN1
data4x[6] => sub_wire1[134].IN1
data4x[7] => sub_wire1[135].IN1
data4x[8] => sub_wire1[136].IN1
data4x[9] => sub_wire1[137].IN1
data4x[10] => sub_wire1[138].IN1
data4x[11] => sub_wire1[139].IN1
data4x[12] => sub_wire1[140].IN1
data4x[13] => sub_wire1[141].IN1
data4x[14] => sub_wire1[142].IN1
data4x[15] => sub_wire1[143].IN1
data4x[16] => sub_wire1[144].IN1
data4x[17] => sub_wire1[145].IN1
data4x[18] => sub_wire1[146].IN1
data4x[19] => sub_wire1[147].IN1
data4x[20] => sub_wire1[148].IN1
data4x[21] => sub_wire1[149].IN1
data4x[22] => sub_wire1[150].IN1
data4x[23] => sub_wire1[151].IN1
data4x[24] => sub_wire1[152].IN1
data4x[25] => sub_wire1[153].IN1
data4x[26] => sub_wire1[154].IN1
data4x[27] => sub_wire1[155].IN1
data4x[28] => sub_wire1[156].IN1
data4x[29] => sub_wire1[157].IN1
data4x[30] => sub_wire1[158].IN1
data4x[31] => sub_wire1[159].IN1
data5x[0] => sub_wire1[160].IN1
data5x[1] => sub_wire1[161].IN1
data5x[2] => sub_wire1[162].IN1
data5x[3] => sub_wire1[163].IN1
data5x[4] => sub_wire1[164].IN1
data5x[5] => sub_wire1[165].IN1
data5x[6] => sub_wire1[166].IN1
data5x[7] => sub_wire1[167].IN1
data5x[8] => sub_wire1[168].IN1
data5x[9] => sub_wire1[169].IN1
data5x[10] => sub_wire1[170].IN1
data5x[11] => sub_wire1[171].IN1
data5x[12] => sub_wire1[172].IN1
data5x[13] => sub_wire1[173].IN1
data5x[14] => sub_wire1[174].IN1
data5x[15] => sub_wire1[175].IN1
data5x[16] => sub_wire1[176].IN1
data5x[17] => sub_wire1[177].IN1
data5x[18] => sub_wire1[178].IN1
data5x[19] => sub_wire1[179].IN1
data5x[20] => sub_wire1[180].IN1
data5x[21] => sub_wire1[181].IN1
data5x[22] => sub_wire1[182].IN1
data5x[23] => sub_wire1[183].IN1
data5x[24] => sub_wire1[184].IN1
data5x[25] => sub_wire1[185].IN1
data5x[26] => sub_wire1[186].IN1
data5x[27] => sub_wire1[187].IN1
data5x[28] => sub_wire1[188].IN1
data5x[29] => sub_wire1[189].IN1
data5x[30] => sub_wire1[190].IN1
data5x[31] => sub_wire1[191].IN1
data6x[0] => sub_wire1[192].IN1
data6x[1] => sub_wire1[193].IN1
data6x[2] => sub_wire1[194].IN1
data6x[3] => sub_wire1[195].IN1
data6x[4] => sub_wire1[196].IN1
data6x[5] => sub_wire1[197].IN1
data6x[6] => sub_wire1[198].IN1
data6x[7] => sub_wire1[199].IN1
data6x[8] => sub_wire1[200].IN1
data6x[9] => sub_wire1[201].IN1
data6x[10] => sub_wire1[202].IN1
data6x[11] => sub_wire1[203].IN1
data6x[12] => sub_wire1[204].IN1
data6x[13] => sub_wire1[205].IN1
data6x[14] => sub_wire1[206].IN1
data6x[15] => sub_wire1[207].IN1
data6x[16] => sub_wire1[208].IN1
data6x[17] => sub_wire1[209].IN1
data6x[18] => sub_wire1[210].IN1
data6x[19] => sub_wire1[211].IN1
data6x[20] => sub_wire1[212].IN1
data6x[21] => sub_wire1[213].IN1
data6x[22] => sub_wire1[214].IN1
data6x[23] => sub_wire1[215].IN1
data6x[24] => sub_wire1[216].IN1
data6x[25] => sub_wire1[217].IN1
data6x[26] => sub_wire1[218].IN1
data6x[27] => sub_wire1[219].IN1
data6x[28] => sub_wire1[220].IN1
data6x[29] => sub_wire1[221].IN1
data6x[30] => sub_wire1[222].IN1
data6x[31] => sub_wire1[223].IN1
data7x[0] => sub_wire1[224].IN1
data7x[1] => sub_wire1[225].IN1
data7x[2] => sub_wire1[226].IN1
data7x[3] => sub_wire1[227].IN1
data7x[4] => sub_wire1[228].IN1
data7x[5] => sub_wire1[229].IN1
data7x[6] => sub_wire1[230].IN1
data7x[7] => sub_wire1[231].IN1
data7x[8] => sub_wire1[232].IN1
data7x[9] => sub_wire1[233].IN1
data7x[10] => sub_wire1[234].IN1
data7x[11] => sub_wire1[235].IN1
data7x[12] => sub_wire1[236].IN1
data7x[13] => sub_wire1[237].IN1
data7x[14] => sub_wire1[238].IN1
data7x[15] => sub_wire1[239].IN1
data7x[16] => sub_wire1[240].IN1
data7x[17] => sub_wire1[241].IN1
data7x[18] => sub_wire1[242].IN1
data7x[19] => sub_wire1[243].IN1
data7x[20] => sub_wire1[244].IN1
data7x[21] => sub_wire1[245].IN1
data7x[22] => sub_wire1[246].IN1
data7x[23] => sub_wire1[247].IN1
data7x[24] => sub_wire1[248].IN1
data7x[25] => sub_wire1[249].IN1
data7x[26] => sub_wire1[250].IN1
data7x[27] => sub_wire1[251].IN1
data7x[28] => sub_wire1[252].IN1
data7x[29] => sub_wire1[253].IN1
data7x[30] => sub_wire1[254].IN1
data7x[31] => sub_wire1[255].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|ERV24|peripheral_mux:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_3tc:auto_generated.data[0]
data[0][1] => mux_3tc:auto_generated.data[1]
data[0][2] => mux_3tc:auto_generated.data[2]
data[0][3] => mux_3tc:auto_generated.data[3]
data[0][4] => mux_3tc:auto_generated.data[4]
data[0][5] => mux_3tc:auto_generated.data[5]
data[0][6] => mux_3tc:auto_generated.data[6]
data[0][7] => mux_3tc:auto_generated.data[7]
data[0][8] => mux_3tc:auto_generated.data[8]
data[0][9] => mux_3tc:auto_generated.data[9]
data[0][10] => mux_3tc:auto_generated.data[10]
data[0][11] => mux_3tc:auto_generated.data[11]
data[0][12] => mux_3tc:auto_generated.data[12]
data[0][13] => mux_3tc:auto_generated.data[13]
data[0][14] => mux_3tc:auto_generated.data[14]
data[0][15] => mux_3tc:auto_generated.data[15]
data[0][16] => mux_3tc:auto_generated.data[16]
data[0][17] => mux_3tc:auto_generated.data[17]
data[0][18] => mux_3tc:auto_generated.data[18]
data[0][19] => mux_3tc:auto_generated.data[19]
data[0][20] => mux_3tc:auto_generated.data[20]
data[0][21] => mux_3tc:auto_generated.data[21]
data[0][22] => mux_3tc:auto_generated.data[22]
data[0][23] => mux_3tc:auto_generated.data[23]
data[0][24] => mux_3tc:auto_generated.data[24]
data[0][25] => mux_3tc:auto_generated.data[25]
data[0][26] => mux_3tc:auto_generated.data[26]
data[0][27] => mux_3tc:auto_generated.data[27]
data[0][28] => mux_3tc:auto_generated.data[28]
data[0][29] => mux_3tc:auto_generated.data[29]
data[0][30] => mux_3tc:auto_generated.data[30]
data[0][31] => mux_3tc:auto_generated.data[31]
data[1][0] => mux_3tc:auto_generated.data[32]
data[1][1] => mux_3tc:auto_generated.data[33]
data[1][2] => mux_3tc:auto_generated.data[34]
data[1][3] => mux_3tc:auto_generated.data[35]
data[1][4] => mux_3tc:auto_generated.data[36]
data[1][5] => mux_3tc:auto_generated.data[37]
data[1][6] => mux_3tc:auto_generated.data[38]
data[1][7] => mux_3tc:auto_generated.data[39]
data[1][8] => mux_3tc:auto_generated.data[40]
data[1][9] => mux_3tc:auto_generated.data[41]
data[1][10] => mux_3tc:auto_generated.data[42]
data[1][11] => mux_3tc:auto_generated.data[43]
data[1][12] => mux_3tc:auto_generated.data[44]
data[1][13] => mux_3tc:auto_generated.data[45]
data[1][14] => mux_3tc:auto_generated.data[46]
data[1][15] => mux_3tc:auto_generated.data[47]
data[1][16] => mux_3tc:auto_generated.data[48]
data[1][17] => mux_3tc:auto_generated.data[49]
data[1][18] => mux_3tc:auto_generated.data[50]
data[1][19] => mux_3tc:auto_generated.data[51]
data[1][20] => mux_3tc:auto_generated.data[52]
data[1][21] => mux_3tc:auto_generated.data[53]
data[1][22] => mux_3tc:auto_generated.data[54]
data[1][23] => mux_3tc:auto_generated.data[55]
data[1][24] => mux_3tc:auto_generated.data[56]
data[1][25] => mux_3tc:auto_generated.data[57]
data[1][26] => mux_3tc:auto_generated.data[58]
data[1][27] => mux_3tc:auto_generated.data[59]
data[1][28] => mux_3tc:auto_generated.data[60]
data[1][29] => mux_3tc:auto_generated.data[61]
data[1][30] => mux_3tc:auto_generated.data[62]
data[1][31] => mux_3tc:auto_generated.data[63]
data[2][0] => mux_3tc:auto_generated.data[64]
data[2][1] => mux_3tc:auto_generated.data[65]
data[2][2] => mux_3tc:auto_generated.data[66]
data[2][3] => mux_3tc:auto_generated.data[67]
data[2][4] => mux_3tc:auto_generated.data[68]
data[2][5] => mux_3tc:auto_generated.data[69]
data[2][6] => mux_3tc:auto_generated.data[70]
data[2][7] => mux_3tc:auto_generated.data[71]
data[2][8] => mux_3tc:auto_generated.data[72]
data[2][9] => mux_3tc:auto_generated.data[73]
data[2][10] => mux_3tc:auto_generated.data[74]
data[2][11] => mux_3tc:auto_generated.data[75]
data[2][12] => mux_3tc:auto_generated.data[76]
data[2][13] => mux_3tc:auto_generated.data[77]
data[2][14] => mux_3tc:auto_generated.data[78]
data[2][15] => mux_3tc:auto_generated.data[79]
data[2][16] => mux_3tc:auto_generated.data[80]
data[2][17] => mux_3tc:auto_generated.data[81]
data[2][18] => mux_3tc:auto_generated.data[82]
data[2][19] => mux_3tc:auto_generated.data[83]
data[2][20] => mux_3tc:auto_generated.data[84]
data[2][21] => mux_3tc:auto_generated.data[85]
data[2][22] => mux_3tc:auto_generated.data[86]
data[2][23] => mux_3tc:auto_generated.data[87]
data[2][24] => mux_3tc:auto_generated.data[88]
data[2][25] => mux_3tc:auto_generated.data[89]
data[2][26] => mux_3tc:auto_generated.data[90]
data[2][27] => mux_3tc:auto_generated.data[91]
data[2][28] => mux_3tc:auto_generated.data[92]
data[2][29] => mux_3tc:auto_generated.data[93]
data[2][30] => mux_3tc:auto_generated.data[94]
data[2][31] => mux_3tc:auto_generated.data[95]
data[3][0] => mux_3tc:auto_generated.data[96]
data[3][1] => mux_3tc:auto_generated.data[97]
data[3][2] => mux_3tc:auto_generated.data[98]
data[3][3] => mux_3tc:auto_generated.data[99]
data[3][4] => mux_3tc:auto_generated.data[100]
data[3][5] => mux_3tc:auto_generated.data[101]
data[3][6] => mux_3tc:auto_generated.data[102]
data[3][7] => mux_3tc:auto_generated.data[103]
data[3][8] => mux_3tc:auto_generated.data[104]
data[3][9] => mux_3tc:auto_generated.data[105]
data[3][10] => mux_3tc:auto_generated.data[106]
data[3][11] => mux_3tc:auto_generated.data[107]
data[3][12] => mux_3tc:auto_generated.data[108]
data[3][13] => mux_3tc:auto_generated.data[109]
data[3][14] => mux_3tc:auto_generated.data[110]
data[3][15] => mux_3tc:auto_generated.data[111]
data[3][16] => mux_3tc:auto_generated.data[112]
data[3][17] => mux_3tc:auto_generated.data[113]
data[3][18] => mux_3tc:auto_generated.data[114]
data[3][19] => mux_3tc:auto_generated.data[115]
data[3][20] => mux_3tc:auto_generated.data[116]
data[3][21] => mux_3tc:auto_generated.data[117]
data[3][22] => mux_3tc:auto_generated.data[118]
data[3][23] => mux_3tc:auto_generated.data[119]
data[3][24] => mux_3tc:auto_generated.data[120]
data[3][25] => mux_3tc:auto_generated.data[121]
data[3][26] => mux_3tc:auto_generated.data[122]
data[3][27] => mux_3tc:auto_generated.data[123]
data[3][28] => mux_3tc:auto_generated.data[124]
data[3][29] => mux_3tc:auto_generated.data[125]
data[3][30] => mux_3tc:auto_generated.data[126]
data[3][31] => mux_3tc:auto_generated.data[127]
data[4][0] => mux_3tc:auto_generated.data[128]
data[4][1] => mux_3tc:auto_generated.data[129]
data[4][2] => mux_3tc:auto_generated.data[130]
data[4][3] => mux_3tc:auto_generated.data[131]
data[4][4] => mux_3tc:auto_generated.data[132]
data[4][5] => mux_3tc:auto_generated.data[133]
data[4][6] => mux_3tc:auto_generated.data[134]
data[4][7] => mux_3tc:auto_generated.data[135]
data[4][8] => mux_3tc:auto_generated.data[136]
data[4][9] => mux_3tc:auto_generated.data[137]
data[4][10] => mux_3tc:auto_generated.data[138]
data[4][11] => mux_3tc:auto_generated.data[139]
data[4][12] => mux_3tc:auto_generated.data[140]
data[4][13] => mux_3tc:auto_generated.data[141]
data[4][14] => mux_3tc:auto_generated.data[142]
data[4][15] => mux_3tc:auto_generated.data[143]
data[4][16] => mux_3tc:auto_generated.data[144]
data[4][17] => mux_3tc:auto_generated.data[145]
data[4][18] => mux_3tc:auto_generated.data[146]
data[4][19] => mux_3tc:auto_generated.data[147]
data[4][20] => mux_3tc:auto_generated.data[148]
data[4][21] => mux_3tc:auto_generated.data[149]
data[4][22] => mux_3tc:auto_generated.data[150]
data[4][23] => mux_3tc:auto_generated.data[151]
data[4][24] => mux_3tc:auto_generated.data[152]
data[4][25] => mux_3tc:auto_generated.data[153]
data[4][26] => mux_3tc:auto_generated.data[154]
data[4][27] => mux_3tc:auto_generated.data[155]
data[4][28] => mux_3tc:auto_generated.data[156]
data[4][29] => mux_3tc:auto_generated.data[157]
data[4][30] => mux_3tc:auto_generated.data[158]
data[4][31] => mux_3tc:auto_generated.data[159]
data[5][0] => mux_3tc:auto_generated.data[160]
data[5][1] => mux_3tc:auto_generated.data[161]
data[5][2] => mux_3tc:auto_generated.data[162]
data[5][3] => mux_3tc:auto_generated.data[163]
data[5][4] => mux_3tc:auto_generated.data[164]
data[5][5] => mux_3tc:auto_generated.data[165]
data[5][6] => mux_3tc:auto_generated.data[166]
data[5][7] => mux_3tc:auto_generated.data[167]
data[5][8] => mux_3tc:auto_generated.data[168]
data[5][9] => mux_3tc:auto_generated.data[169]
data[5][10] => mux_3tc:auto_generated.data[170]
data[5][11] => mux_3tc:auto_generated.data[171]
data[5][12] => mux_3tc:auto_generated.data[172]
data[5][13] => mux_3tc:auto_generated.data[173]
data[5][14] => mux_3tc:auto_generated.data[174]
data[5][15] => mux_3tc:auto_generated.data[175]
data[5][16] => mux_3tc:auto_generated.data[176]
data[5][17] => mux_3tc:auto_generated.data[177]
data[5][18] => mux_3tc:auto_generated.data[178]
data[5][19] => mux_3tc:auto_generated.data[179]
data[5][20] => mux_3tc:auto_generated.data[180]
data[5][21] => mux_3tc:auto_generated.data[181]
data[5][22] => mux_3tc:auto_generated.data[182]
data[5][23] => mux_3tc:auto_generated.data[183]
data[5][24] => mux_3tc:auto_generated.data[184]
data[5][25] => mux_3tc:auto_generated.data[185]
data[5][26] => mux_3tc:auto_generated.data[186]
data[5][27] => mux_3tc:auto_generated.data[187]
data[5][28] => mux_3tc:auto_generated.data[188]
data[5][29] => mux_3tc:auto_generated.data[189]
data[5][30] => mux_3tc:auto_generated.data[190]
data[5][31] => mux_3tc:auto_generated.data[191]
data[6][0] => mux_3tc:auto_generated.data[192]
data[6][1] => mux_3tc:auto_generated.data[193]
data[6][2] => mux_3tc:auto_generated.data[194]
data[6][3] => mux_3tc:auto_generated.data[195]
data[6][4] => mux_3tc:auto_generated.data[196]
data[6][5] => mux_3tc:auto_generated.data[197]
data[6][6] => mux_3tc:auto_generated.data[198]
data[6][7] => mux_3tc:auto_generated.data[199]
data[6][8] => mux_3tc:auto_generated.data[200]
data[6][9] => mux_3tc:auto_generated.data[201]
data[6][10] => mux_3tc:auto_generated.data[202]
data[6][11] => mux_3tc:auto_generated.data[203]
data[6][12] => mux_3tc:auto_generated.data[204]
data[6][13] => mux_3tc:auto_generated.data[205]
data[6][14] => mux_3tc:auto_generated.data[206]
data[6][15] => mux_3tc:auto_generated.data[207]
data[6][16] => mux_3tc:auto_generated.data[208]
data[6][17] => mux_3tc:auto_generated.data[209]
data[6][18] => mux_3tc:auto_generated.data[210]
data[6][19] => mux_3tc:auto_generated.data[211]
data[6][20] => mux_3tc:auto_generated.data[212]
data[6][21] => mux_3tc:auto_generated.data[213]
data[6][22] => mux_3tc:auto_generated.data[214]
data[6][23] => mux_3tc:auto_generated.data[215]
data[6][24] => mux_3tc:auto_generated.data[216]
data[6][25] => mux_3tc:auto_generated.data[217]
data[6][26] => mux_3tc:auto_generated.data[218]
data[6][27] => mux_3tc:auto_generated.data[219]
data[6][28] => mux_3tc:auto_generated.data[220]
data[6][29] => mux_3tc:auto_generated.data[221]
data[6][30] => mux_3tc:auto_generated.data[222]
data[6][31] => mux_3tc:auto_generated.data[223]
data[7][0] => mux_3tc:auto_generated.data[224]
data[7][1] => mux_3tc:auto_generated.data[225]
data[7][2] => mux_3tc:auto_generated.data[226]
data[7][3] => mux_3tc:auto_generated.data[227]
data[7][4] => mux_3tc:auto_generated.data[228]
data[7][5] => mux_3tc:auto_generated.data[229]
data[7][6] => mux_3tc:auto_generated.data[230]
data[7][7] => mux_3tc:auto_generated.data[231]
data[7][8] => mux_3tc:auto_generated.data[232]
data[7][9] => mux_3tc:auto_generated.data[233]
data[7][10] => mux_3tc:auto_generated.data[234]
data[7][11] => mux_3tc:auto_generated.data[235]
data[7][12] => mux_3tc:auto_generated.data[236]
data[7][13] => mux_3tc:auto_generated.data[237]
data[7][14] => mux_3tc:auto_generated.data[238]
data[7][15] => mux_3tc:auto_generated.data[239]
data[7][16] => mux_3tc:auto_generated.data[240]
data[7][17] => mux_3tc:auto_generated.data[241]
data[7][18] => mux_3tc:auto_generated.data[242]
data[7][19] => mux_3tc:auto_generated.data[243]
data[7][20] => mux_3tc:auto_generated.data[244]
data[7][21] => mux_3tc:auto_generated.data[245]
data[7][22] => mux_3tc:auto_generated.data[246]
data[7][23] => mux_3tc:auto_generated.data[247]
data[7][24] => mux_3tc:auto_generated.data[248]
data[7][25] => mux_3tc:auto_generated.data[249]
data[7][26] => mux_3tc:auto_generated.data[250]
data[7][27] => mux_3tc:auto_generated.data[251]
data[7][28] => mux_3tc:auto_generated.data[252]
data[7][29] => mux_3tc:auto_generated.data[253]
data[7][30] => mux_3tc:auto_generated.data[254]
data[7][31] => mux_3tc:auto_generated.data[255]
sel[0] => mux_3tc:auto_generated.sel[0]
sel[1] => mux_3tc:auto_generated.sel[1]
sel[2] => mux_3tc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3tc:auto_generated.result[0]
result[1] <= mux_3tc:auto_generated.result[1]
result[2] <= mux_3tc:auto_generated.result[2]
result[3] <= mux_3tc:auto_generated.result[3]
result[4] <= mux_3tc:auto_generated.result[4]
result[5] <= mux_3tc:auto_generated.result[5]
result[6] <= mux_3tc:auto_generated.result[6]
result[7] <= mux_3tc:auto_generated.result[7]
result[8] <= mux_3tc:auto_generated.result[8]
result[9] <= mux_3tc:auto_generated.result[9]
result[10] <= mux_3tc:auto_generated.result[10]
result[11] <= mux_3tc:auto_generated.result[11]
result[12] <= mux_3tc:auto_generated.result[12]
result[13] <= mux_3tc:auto_generated.result[13]
result[14] <= mux_3tc:auto_generated.result[14]
result[15] <= mux_3tc:auto_generated.result[15]
result[16] <= mux_3tc:auto_generated.result[16]
result[17] <= mux_3tc:auto_generated.result[17]
result[18] <= mux_3tc:auto_generated.result[18]
result[19] <= mux_3tc:auto_generated.result[19]
result[20] <= mux_3tc:auto_generated.result[20]
result[21] <= mux_3tc:auto_generated.result[21]
result[22] <= mux_3tc:auto_generated.result[22]
result[23] <= mux_3tc:auto_generated.result[23]
result[24] <= mux_3tc:auto_generated.result[24]
result[25] <= mux_3tc:auto_generated.result[25]
result[26] <= mux_3tc:auto_generated.result[26]
result[27] <= mux_3tc:auto_generated.result[27]
result[28] <= mux_3tc:auto_generated.result[28]
result[29] <= mux_3tc:auto_generated.result[29]
result[30] <= mux_3tc:auto_generated.result[30]
result[31] <= mux_3tc:auto_generated.result[31]


|ERV24|peripheral_mux:inst|lpm_mux:LPM_MUX_component|mux_3tc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN1
data[192] => _.IN1
data[193] => _.IN1
data[193] => _.IN1
data[194] => _.IN1
data[194] => _.IN1
data[195] => _.IN1
data[195] => _.IN1
data[196] => _.IN1
data[196] => _.IN1
data[197] => _.IN1
data[197] => _.IN1
data[198] => _.IN1
data[198] => _.IN1
data[199] => _.IN1
data[199] => _.IN1
data[200] => _.IN1
data[200] => _.IN1
data[201] => _.IN1
data[201] => _.IN1
data[202] => _.IN1
data[202] => _.IN1
data[203] => _.IN1
data[203] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN1
data[216] => _.IN1
data[217] => _.IN1
data[217] => _.IN1
data[218] => _.IN1
data[218] => _.IN1
data[219] => _.IN1
data[219] => _.IN1
data[220] => _.IN1
data[220] => _.IN1
data[221] => _.IN1
data[221] => _.IN1
data[222] => _.IN1
data[222] => _.IN1
data[223] => _.IN1
data[223] => _.IN1
data[224] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[31].IN0
sel[2] => _.IN0
sel[2] => result_node[30].IN0
sel[2] => _.IN0
sel[2] => result_node[29].IN0
sel[2] => _.IN0
sel[2] => result_node[28].IN0
sel[2] => _.IN0
sel[2] => result_node[27].IN0
sel[2] => _.IN0
sel[2] => result_node[26].IN0
sel[2] => _.IN0
sel[2] => result_node[25].IN0
sel[2] => _.IN0
sel[2] => result_node[24].IN0
sel[2] => _.IN0
sel[2] => result_node[23].IN0
sel[2] => _.IN0
sel[2] => result_node[22].IN0
sel[2] => _.IN0
sel[2] => result_node[21].IN0
sel[2] => _.IN0
sel[2] => result_node[20].IN0
sel[2] => _.IN0
sel[2] => result_node[19].IN0
sel[2] => _.IN0
sel[2] => result_node[18].IN0
sel[2] => _.IN0
sel[2] => result_node[17].IN0
sel[2] => _.IN0
sel[2] => result_node[16].IN0
sel[2] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|ERV24|DataMemory:inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|ERV24|DataMemory:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_7kg1:auto_generated.wren_a
rden_a => altsyncram_7kg1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7kg1:auto_generated.data_a[0]
data_a[1] => altsyncram_7kg1:auto_generated.data_a[1]
data_a[2] => altsyncram_7kg1:auto_generated.data_a[2]
data_a[3] => altsyncram_7kg1:auto_generated.data_a[3]
data_a[4] => altsyncram_7kg1:auto_generated.data_a[4]
data_a[5] => altsyncram_7kg1:auto_generated.data_a[5]
data_a[6] => altsyncram_7kg1:auto_generated.data_a[6]
data_a[7] => altsyncram_7kg1:auto_generated.data_a[7]
data_a[8] => altsyncram_7kg1:auto_generated.data_a[8]
data_a[9] => altsyncram_7kg1:auto_generated.data_a[9]
data_a[10] => altsyncram_7kg1:auto_generated.data_a[10]
data_a[11] => altsyncram_7kg1:auto_generated.data_a[11]
data_a[12] => altsyncram_7kg1:auto_generated.data_a[12]
data_a[13] => altsyncram_7kg1:auto_generated.data_a[13]
data_a[14] => altsyncram_7kg1:auto_generated.data_a[14]
data_a[15] => altsyncram_7kg1:auto_generated.data_a[15]
data_a[16] => altsyncram_7kg1:auto_generated.data_a[16]
data_a[17] => altsyncram_7kg1:auto_generated.data_a[17]
data_a[18] => altsyncram_7kg1:auto_generated.data_a[18]
data_a[19] => altsyncram_7kg1:auto_generated.data_a[19]
data_a[20] => altsyncram_7kg1:auto_generated.data_a[20]
data_a[21] => altsyncram_7kg1:auto_generated.data_a[21]
data_a[22] => altsyncram_7kg1:auto_generated.data_a[22]
data_a[23] => altsyncram_7kg1:auto_generated.data_a[23]
data_a[24] => altsyncram_7kg1:auto_generated.data_a[24]
data_a[25] => altsyncram_7kg1:auto_generated.data_a[25]
data_a[26] => altsyncram_7kg1:auto_generated.data_a[26]
data_a[27] => altsyncram_7kg1:auto_generated.data_a[27]
data_a[28] => altsyncram_7kg1:auto_generated.data_a[28]
data_a[29] => altsyncram_7kg1:auto_generated.data_a[29]
data_a[30] => altsyncram_7kg1:auto_generated.data_a[30]
data_a[31] => altsyncram_7kg1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7kg1:auto_generated.address_a[0]
address_a[1] => altsyncram_7kg1:auto_generated.address_a[1]
address_a[2] => altsyncram_7kg1:auto_generated.address_a[2]
address_a[3] => altsyncram_7kg1:auto_generated.address_a[3]
address_a[4] => altsyncram_7kg1:auto_generated.address_a[4]
address_a[5] => altsyncram_7kg1:auto_generated.address_a[5]
address_a[6] => altsyncram_7kg1:auto_generated.address_a[6]
address_a[7] => altsyncram_7kg1:auto_generated.address_a[7]
address_a[8] => altsyncram_7kg1:auto_generated.address_a[8]
address_a[9] => altsyncram_7kg1:auto_generated.address_a[9]
address_a[10] => altsyncram_7kg1:auto_generated.address_a[10]
address_a[11] => altsyncram_7kg1:auto_generated.address_a[11]
address_a[12] => altsyncram_7kg1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7kg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_7kg1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7kg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7kg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7kg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7kg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7kg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7kg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7kg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7kg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7kg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7kg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7kg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7kg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7kg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7kg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7kg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7kg1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7kg1:auto_generated.q_a[16]
q_a[17] <= altsyncram_7kg1:auto_generated.q_a[17]
q_a[18] <= altsyncram_7kg1:auto_generated.q_a[18]
q_a[19] <= altsyncram_7kg1:auto_generated.q_a[19]
q_a[20] <= altsyncram_7kg1:auto_generated.q_a[20]
q_a[21] <= altsyncram_7kg1:auto_generated.q_a[21]
q_a[22] <= altsyncram_7kg1:auto_generated.q_a[22]
q_a[23] <= altsyncram_7kg1:auto_generated.q_a[23]
q_a[24] <= altsyncram_7kg1:auto_generated.q_a[24]
q_a[25] <= altsyncram_7kg1:auto_generated.q_a[25]
q_a[26] <= altsyncram_7kg1:auto_generated.q_a[26]
q_a[27] <= altsyncram_7kg1:auto_generated.q_a[27]
q_a[28] <= altsyncram_7kg1:auto_generated.q_a[28]
q_a[29] <= altsyncram_7kg1:auto_generated.q_a[29]
q_a[30] <= altsyncram_7kg1:auto_generated.q_a[30]
q_a[31] <= altsyncram_7kg1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ERV24|DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ERV24|IFU:inst2
instr[0] <= ProgramMemory:inst4.q[0]
instr[1] <= ProgramMemory:inst4.q[1]
instr[2] <= ProgramMemory:inst4.q[2]
instr[3] <= ProgramMemory:inst4.q[3]
instr[4] <= ProgramMemory:inst4.q[4]
instr[5] <= ProgramMemory:inst4.q[5]
instr[6] <= ProgramMemory:inst4.q[6]
instr[7] <= ProgramMemory:inst4.q[7]
instr[8] <= ProgramMemory:inst4.q[8]
instr[9] <= ProgramMemory:inst4.q[9]
instr[10] <= ProgramMemory:inst4.q[10]
instr[11] <= ProgramMemory:inst4.q[11]
instr[12] <= ProgramMemory:inst4.q[12]
instr[13] <= ProgramMemory:inst4.q[13]
instr[14] <= ProgramMemory:inst4.q[14]
instr[15] <= ProgramMemory:inst4.q[15]
instr[16] <= ProgramMemory:inst4.q[16]
instr[17] <= ProgramMemory:inst4.q[17]
instr[18] <= ProgramMemory:inst4.q[18]
instr[19] <= ProgramMemory:inst4.q[19]
instr[20] <= ProgramMemory:inst4.q[20]
instr[21] <= ProgramMemory:inst4.q[21]
instr[22] <= ProgramMemory:inst4.q[22]
instr[23] <= ProgramMemory:inst4.q[23]
instr[24] <= ProgramMemory:inst4.q[24]
instr[25] <= ProgramMemory:inst4.q[25]
instr[26] <= ProgramMemory:inst4.q[26]
instr[27] <= ProgramMemory:inst4.q[27]
instr[28] <= ProgramMemory:inst4.q[28]
instr[29] <= ProgramMemory:inst4.q[29]
instr[30] <= ProgramMemory:inst4.q[30]
instr[31] <= ProgramMemory:inst4.q[31]
clk => ProgramMemory:inst4.clock
clk => reg32:PCreg.clk
clk => fetch:inst.clk
PC[0] <= reg32:PCreg.qo[0]
PC[1] <= reg32:PCreg.qo[1]
PC[2] <= reg32:PCreg.qo[2]
PC[3] <= reg32:PCreg.qo[3]
PC[4] <= reg32:PCreg.qo[4]
PC[5] <= reg32:PCreg.qo[5]
PC[6] <= reg32:PCreg.qo[6]
PC[7] <= reg32:PCreg.qo[7]
PC[8] <= reg32:PCreg.qo[8]
PC[9] <= reg32:PCreg.qo[9]
PC[10] <= reg32:PCreg.qo[10]
PC[11] <= reg32:PCreg.qo[11]
PC[12] <= reg32:PCreg.qo[12]
PC[13] <= reg32:PCreg.qo[13]
PC[14] <= reg32:PCreg.qo[14]
PC[15] <= reg32:PCreg.qo[15]
PC[16] <= reg32:PCreg.qo[16]
PC[17] <= reg32:PCreg.qo[17]
PC[18] <= reg32:PCreg.qo[18]
PC[19] <= reg32:PCreg.qo[19]
PC[20] <= reg32:PCreg.qo[20]
PC[21] <= reg32:PCreg.qo[21]
PC[22] <= reg32:PCreg.qo[22]
PC[23] <= reg32:PCreg.qo[23]
PC[24] <= reg32:PCreg.qo[24]
PC[25] <= reg32:PCreg.qo[25]
PC[26] <= reg32:PCreg.qo[26]
PC[27] <= reg32:PCreg.qo[27]
PC[28] <= reg32:PCreg.qo[28]
PC[29] <= reg32:PCreg.qo[29]
PC[30] <= reg32:PCreg.qo[30]
PC[31] <= reg32:PCreg.qo[31]
nrst => reg32:PCreg.nreset
nrst => fetch:inst.nreset
nPC[0] <= fetch:inst.nextPC[0]
nPC[1] <= fetch:inst.nextPC[1]
nPC[2] <= fetch:inst.nextPC[2]
nPC[3] <= fetch:inst.nextPC[3]
nPC[4] <= fetch:inst.nextPC[4]
nPC[5] <= fetch:inst.nextPC[5]
nPC[6] <= fetch:inst.nextPC[6]
nPC[7] <= fetch:inst.nextPC[7]
nPC[8] <= fetch:inst.nextPC[8]
nPC[9] <= fetch:inst.nextPC[9]
nPC[10] <= fetch:inst.nextPC[10]
nPC[11] <= fetch:inst.nextPC[11]
nPC[12] <= fetch:inst.nextPC[12]
nPC[13] <= fetch:inst.nextPC[13]
nPC[14] <= fetch:inst.nextPC[14]
nPC[15] <= fetch:inst.nextPC[15]
nPC[16] <= fetch:inst.nextPC[16]
nPC[17] <= fetch:inst.nextPC[17]
nPC[18] <= fetch:inst.nextPC[18]
nPC[19] <= fetch:inst.nextPC[19]
nPC[20] <= fetch:inst.nextPC[20]
nPC[21] <= fetch:inst.nextPC[21]
nPC[22] <= fetch:inst.nextPC[22]
nPC[23] <= fetch:inst.nextPC[23]
nPC[24] <= fetch:inst.nextPC[24]
nPC[25] <= fetch:inst.nextPC[25]
nPC[26] <= fetch:inst.nextPC[26]
nPC[27] <= fetch:inst.nextPC[27]
nPC[28] <= fetch:inst.nextPC[28]
nPC[29] <= fetch:inst.nextPC[29]
nPC[30] <= fetch:inst.nextPC[30]
nPC[31] <= fetch:inst.nextPC[31]


|ERV24|IFU:inst2|ProgramMemory:inst4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|ERV24|IFU:inst2|ProgramMemory:inst4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_40b1:auto_generated.address_a[0]
address_a[1] => altsyncram_40b1:auto_generated.address_a[1]
address_a[2] => altsyncram_40b1:auto_generated.address_a[2]
address_a[3] => altsyncram_40b1:auto_generated.address_a[3]
address_a[4] => altsyncram_40b1:auto_generated.address_a[4]
address_a[5] => altsyncram_40b1:auto_generated.address_a[5]
address_a[6] => altsyncram_40b1:auto_generated.address_a[6]
address_a[7] => altsyncram_40b1:auto_generated.address_a[7]
address_a[8] => altsyncram_40b1:auto_generated.address_a[8]
address_a[9] => altsyncram_40b1:auto_generated.address_a[9]
address_a[10] => altsyncram_40b1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_40b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_40b1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_40b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_40b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_40b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_40b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_40b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_40b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_40b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_40b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_40b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_40b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_40b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_40b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_40b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_40b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_40b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_40b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_40b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_40b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_40b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_40b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_40b1:auto_generated.q_a[20]
q_a[21] <= altsyncram_40b1:auto_generated.q_a[21]
q_a[22] <= altsyncram_40b1:auto_generated.q_a[22]
q_a[23] <= altsyncram_40b1:auto_generated.q_a[23]
q_a[24] <= altsyncram_40b1:auto_generated.q_a[24]
q_a[25] <= altsyncram_40b1:auto_generated.q_a[25]
q_a[26] <= altsyncram_40b1:auto_generated.q_a[26]
q_a[27] <= altsyncram_40b1:auto_generated.q_a[27]
q_a[28] <= altsyncram_40b1:auto_generated.q_a[28]
q_a[29] <= altsyncram_40b1:auto_generated.q_a[29]
q_a[30] <= altsyncram_40b1:auto_generated.q_a[30]
q_a[31] <= altsyncram_40b1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ERV24|IFU:inst2|ProgramMemory:inst4|altsyncram:altsyncram_component|altsyncram_40b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|ERV24|IFU:inst2|reg32:PCreg
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => q[11].CLK
clk => q[12].CLK
clk => q[13].CLK
clk => q[14].CLK
clk => q[15].CLK
clk => q[16].CLK
clk => q[17].CLK
clk => q[18].CLK
clk => q[19].CLK
clk => q[20].CLK
clk => q[21].CLK
clk => q[22].CLK
clk => q[23].CLK
clk => q[24].CLK
clk => q[25].CLK
clk => q[26].CLK
clk => q[27].CLK
clk => q[28].CLK
clk => q[29].CLK
clk => q[30].CLK
clk => q[31].CLK
nreset => q[0].ACLR
nreset => q[1].ACLR
nreset => q[2].ACLR
nreset => q[3].ACLR
nreset => q[4].ACLR
nreset => q[5].ACLR
nreset => q[6].ACLR
nreset => q[7].ACLR
nreset => q[8].ACLR
nreset => q[9].ACLR
nreset => q[10].ACLR
nreset => q[11].ACLR
nreset => q[12].ACLR
nreset => q[13].ACLR
nreset => q[14].ACLR
nreset => q[15].ACLR
nreset => q[16].ACLR
nreset => q[17].ACLR
nreset => q[18].ACLR
nreset => q[19].ACLR
nreset => q[20].ACLR
nreset => q[21].ACLR
nreset => q[22].ACLR
nreset => q[23].ACLR
nreset => q[24].ACLR
nreset => q[25].ACLR
nreset => q[26].ACLR
nreset => q[27].ACLR
nreset => q[28].ACLR
nreset => q[29].ACLR
nreset => q[30].ACLR
nreset => q[31].ACLR
ena => q[0].ENA
ena => q[31].ENA
ena => q[30].ENA
ena => q[29].ENA
ena => q[28].ENA
ena => q[27].ENA
ena => q[26].ENA
ena => q[25].ENA
ena => q[24].ENA
ena => q[23].ENA
ena => q[22].ENA
ena => q[21].ENA
ena => q[20].ENA
ena => q[19].ENA
ena => q[18].ENA
ena => q[17].ENA
ena => q[16].ENA
ena => q[15].ENA
ena => q[14].ENA
ena => q[13].ENA
ena => q[12].ENA
ena => q[11].ENA
ena => q[10].ENA
ena => q[9].ENA
ena => q[8].ENA
ena => q[7].ENA
ena => q[6].ENA
ena => q[5].ENA
ena => q[4].ENA
ena => q[3].ENA
ena => q[2].ENA
ena => q[1].ENA
qo[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
qo[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
qo[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
qo[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
qo[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
qo[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
qo[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
qo[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
qo[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
qo[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
qo[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
qo[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
qo[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
qo[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
qo[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
qo[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
qo[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
qo[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
qo[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
qo[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
qo[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
qo[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
qo[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
qo[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
qo[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
qo[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
qo[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
qo[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
qo[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
qo[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
qo[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
qo[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE


|ERV24|IFU:inst2|fetch:inst
currPC[0] => Add0.IN64
currPC[1] => Add0.IN63
currPC[2] => Add0.IN62
currPC[3] => Add0.IN61
currPC[4] => Add0.IN60
currPC[5] => Add0.IN59
currPC[6] => Add0.IN58
currPC[7] => Add0.IN57
currPC[8] => Add0.IN56
currPC[9] => Add0.IN55
currPC[10] => Add0.IN54
currPC[11] => Add0.IN53
currPC[12] => Add0.IN52
currPC[13] => Add0.IN51
currPC[14] => Add0.IN50
currPC[15] => Add0.IN49
currPC[16] => Add0.IN48
currPC[17] => Add0.IN47
currPC[18] => Add0.IN46
currPC[19] => Add0.IN45
currPC[20] => Add0.IN44
currPC[21] => Add0.IN43
currPC[22] => Add0.IN42
currPC[23] => Add0.IN41
currPC[24] => Add0.IN40
currPC[25] => Add0.IN39
currPC[26] => Add0.IN38
currPC[27] => Add0.IN37
currPC[28] => Add0.IN36
currPC[29] => Add0.IN35
currPC[30] => Add0.IN34
currPC[31] => Add0.IN33
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => q[11].CLK
clk => q[12].CLK
clk => q[13].CLK
clk => q[14].CLK
clk => q[15].CLK
clk => q[16].CLK
clk => q[17].CLK
clk => q[18].CLK
clk => q[19].CLK
clk => q[20].CLK
clk => q[21].CLK
clk => q[22].CLK
clk => q[23].CLK
clk => q[24].CLK
clk => q[25].CLK
clk => q[26].CLK
clk => q[27].CLK
clk => q[28].CLK
clk => q[29].CLK
clk => q[30].CLK
clk => q[31].CLK
nreset => q[0].ACLR
nreset => q[1].ACLR
nreset => q[2].ACLR
nreset => q[3].ACLR
nreset => q[4].ACLR
nreset => q[5].ACLR
nreset => q[6].ACLR
nreset => q[7].ACLR
nreset => q[8].ACLR
nreset => q[9].ACLR
nreset => q[10].ACLR
nreset => q[11].ACLR
nreset => q[12].ACLR
nreset => q[13].ACLR
nreset => q[14].ACLR
nreset => q[15].ACLR
nreset => q[16].ACLR
nreset => q[17].ACLR
nreset => q[18].ACLR
nreset => q[19].ACLR
nreset => q[20].ACLR
nreset => q[21].ACLR
nreset => q[22].ACLR
nreset => q[23].ACLR
nreset => q[24].ACLR
nreset => q[25].ACLR
nreset => q[26].ACLR
nreset => q[27].ACLR
nreset => q[28].ACLR
nreset => q[29].ACLR
nreset => q[30].ACLR
nreset => q[31].ACLR
nextPC[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
nextPC[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
nextPC[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
nextPC[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
nextPC[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
nextPC[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
nextPC[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
nextPC[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
nextPC[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
nextPC[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
nextPC[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
nextPC[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
nextPC[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
nextPC[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
nextPC[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
nextPC[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
nextPC[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
nextPC[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
nextPC[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
nextPC[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
nextPC[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
nextPC[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
nextPC[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
nextPC[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
nextPC[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
nextPC[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
nextPC[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
nextPC[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
nextPC[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
nextPC[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
nextPC[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
nextPC[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE


|ERV24|imm_builder:inst6
inst[0] => ~NO_FANOUT~
inst[1] => ~NO_FANOUT~
inst[2] => Decoder0.IN4
inst[3] => Decoder0.IN3
inst[4] => Decoder0.IN2
inst[5] => Decoder0.IN1
inst[6] => Decoder0.IN0
inst[7] => Selector19.IN7
inst[7] => Selector24.IN5
inst[8] => Selector23.IN5
inst[9] => Selector22.IN5
inst[10] => Selector21.IN5
inst[11] => Selector20.IN5
inst[12] => Selector18.IN5
inst[13] => Selector17.IN5
inst[14] => Selector16.IN5
inst[15] => Selector15.IN5
inst[16] => Selector14.IN5
inst[17] => Selector13.IN5
inst[18] => Selector12.IN5
inst[19] => Selector11.IN5
inst[20] => Selector10.IN5
inst[20] => Selector19.IN6
inst[20] => Selector24.IN4
inst[21] => Selector9.IN5
inst[21] => Selector23.IN4
inst[22] => Selector8.IN5
inst[22] => Selector22.IN4
inst[23] => Selector7.IN5
inst[23] => Selector21.IN4
inst[24] => Selector6.IN5
inst[24] => Selector20.IN4
inst[25] => Selector5.IN5
inst[25] => imm.DATAB
inst[26] => Selector4.IN5
inst[26] => imm.DATAB
inst[27] => Selector3.IN5
inst[27] => imm.DATAB
inst[28] => Selector2.IN5
inst[28] => imm.DATAB
inst[29] => Selector1.IN5
inst[29] => imm.DATAB
inst[30] => Selector0.IN5
inst[30] => imm.DATAB
inst[31] => imm.DATAB
inst[31] => Selector0.IN4
inst[31] => Selector1.IN4
inst[31] => Selector2.IN4
inst[31] => Selector3.IN4
inst[31] => Selector4.IN4
inst[31] => Selector5.IN4
inst[31] => Selector6.IN4
inst[31] => Selector7.IN4
inst[31] => Selector8.IN4
inst[31] => Selector9.IN4
inst[31] => Selector10.IN4
inst[31] => Selector11.IN4
inst[31] => Selector12.IN4
inst[31] => Selector13.IN4
inst[31] => Selector14.IN4
inst[31] => Selector15.IN4
inst[31] => Selector16.IN4
inst[31] => Selector17.IN4
inst[31] => Selector18.IN4
inst[31] => Selector19.IN5
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
reset => imm.OUTPUTSELECT
imm[0] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm.DB_MAX_OUTPUT_PORT_TYPE


|ERV24|decoder:inst7
inst[0] => ~NO_FANOUT~
inst[1] => ~NO_FANOUT~
inst[2] => Decoder0.IN4
inst[2] => is_fence.DATAB
inst[2] => Selector2.IN1
inst[2] => Selector5.IN2
inst[3] => Decoder0.IN3
inst[3] => Selector1.IN2
inst[4] => Decoder0.IN2
inst[5] => Decoder0.IN1
inst[5] => Selector1.IN7
inst[5] => Selector2.IN5
inst[5] => rw.DATAIN
inst[5] => Selector0.IN2
inst[5] => Selector3.IN2
inst[5] => Selector4.IN2
inst[6] => Decoder0.IN0
inst[6] => is_system.DATAB
inst[7] => rd[0].DATAIN
inst[8] => rd[1].DATAIN
inst[9] => rd[2].DATAIN
inst[10] => rd[3].DATAIN
inst[11] => rd[4].DATAIN
inst[12] => funct3[0].DATAIN
inst[13] => funct3[1].DATAIN
inst[14] => funct3[2].DATAIN
inst[15] => rs1[0].DATAIN
inst[16] => rs1[1].DATAIN
inst[17] => rs1[2].DATAIN
inst[18] => rs1[3].DATAIN
inst[19] => rs1[4].DATAIN
inst[20] => rs2[0].DATAIN
inst[21] => rs2[1].DATAIN
inst[22] => rs2[2].DATAIN
inst[23] => rs2[3].DATAIN
inst[24] => rs2[4].DATAIN
inst[25] => ~NO_FANOUT~
inst[26] => ~NO_FANOUT~
inst[27] => ~NO_FANOUT~
inst[28] => ~NO_FANOUT~
inst[29] => ~NO_FANOUT~
inst[30] => ALU_flag.DATAIN
inst[31] => ~NO_FANOUT~
reset => ~NO_FANOUT~
rd[0] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
rs1[0] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
rs1[4] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
rs2[4] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
funct3[0] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
funct3[1] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
funct3[2] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
rd_enc <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
rs1_ena <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
rs2_enb <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
imm_en <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
imm_enb <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
ALU_en <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
ALU_flag <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
mem_en <= rd_enc.DB_MAX_OUTPUT_PORT_TYPE
rw <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
is_jmp <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
is_fence <= is_fence.DB_MAX_OUTPUT_PORT_TYPE
is_system <= is_system.DB_MAX_OUTPUT_PORT_TYPE
is_invalid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


