xpm_cdc.sv,systemverilog,xpm,D:/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../DDR3.gen/sources_1/ip/vio_0_1/hdl/verilog"incdir="../../../../DDR3.gen/sources_1/ip/vio_0_1/hdl"
xpm_memory.sv,systemverilog,xpm,D:/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../DDR3.gen/sources_1/ip/vio_0_1/hdl/verilog"incdir="../../../../DDR3.gen/sources_1/ip/vio_0_1/hdl"
xpm_VCOMP.vhd,vhdl,xpm,D:/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../DDR3.gen/sources_1/ip/vio_0_1/hdl/verilog"incdir="../../../../DDR3.gen/sources_1/ip/vio_0_1/hdl"
vio_0.v,verilog,xil_defaultlib,../../../../DDR3.gen/sources_1/ip/vio_0_1/sim/vio_0.v,incdir="../../../../DDR3.gen/sources_1/ip/vio_0_1/hdl/verilog"incdir="../../../../DDR3.gen/sources_1/ip/vio_0_1/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
