git clone --depth 1 --no-tags https://github.com/AfvanMoopen/tiny-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341854952
git clone --depth 1 --no-tags https://github.com/Arenngor/ECE-2700-ClockDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343656097
git clone --depth 1 --no-tags https://github.com/RuslanSinyavsky/Coen413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343854037
git clone --depth 1 --no-tags https://github.com/hzonuz/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341623237
git clone --depth 1 --no-tags https://github.com/harshreddyP/Electronic_city-Smart-TLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343471643
git clone --depth 1 --no-tags https://github.com/carelmen/vt_pattern_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344090321
git clone --depth 1 --no-tags https://github.com/ahmadsalimi/DigitalSystemsDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345399375
git clone --depth 1 --no-tags https://github.com/dilaramustecep/A-Simple-Automated-Teller-Machine-ATM-on-BASYS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344452800
git clone --depth 1 --no-tags https://github.com/tunakang/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342078791
git clone --depth 1 --no-tags https://github.com/sergiutoader/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342478407
git clone --depth 1 --no-tags https://github.com/mccubbrj/JMUCSPowerResearch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342302743
git clone --depth 1 --no-tags https://github.com/AayushSo/hdlbits.01xz.net.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342912305
git clone --depth 1 --no-tags https://github.com/void-spark/updosoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351915063
git clone --depth 1 --no-tags https://github.com/ajaynair123/booth-multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351994819
git clone --depth 1 --no-tags https://github.com/pin-chen/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352037231
git clone --depth 1 --no-tags https://github.com/dineshkumar51/MIPS_Proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351850713
git clone --depth 1 --no-tags https://github.com/diana-cristea/Decryption-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347313058
git clone --depth 1 --no-tags https://github.com/RutwikPandit/AES_SBox_GF-2-4-2_composite_field.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347561443
git clone --depth 1 --no-tags https://github.com/omariosman/SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347500905
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/FIFO-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347585118
git clone --depth 1 --no-tags https://github.com/bibou42/jt_gng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349596314
git clone --depth 1 --no-tags https://github.com/yifan-maker/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348277292
git clone --depth 1 --no-tags https://github.com/adarsh2000ec/multicombinationalcircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348687559
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/sample_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345908677
git clone --depth 1 --no-tags https://github.com/IshanArya/cs3220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350847991
git clone --depth 1 --no-tags https://github.com/simon-staal/World_of_DE10s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344887902
git clone --depth 1 --no-tags https://github.com/LeiWang1999/ZYNQ-NVDLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360813256
git clone --depth 1 --no-tags https://github.com/efabless/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354876752
git clone --depth 1 --no-tags https://github.com/AugustinJose1221/FPGA-Build.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358794892
git clone --depth 1 --no-tags https://github.com/jbilander/SF500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361744289
git clone --depth 1 --no-tags https://github.com/VeriGOOD-ML/public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354584424
git clone --depth 1 --no-tags https://github.com/efabless/caravel_user_project_analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361717437
git clone --depth 1 --no-tags https://github.com/olofk/subservient.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353376933
git clone --depth 1 --no-tags https://github.com/tharunchitipolu/Dadda-Multiplier-using-CSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359409118
git clone --depth 1 --no-tags https://github.com/antmicro/nvme-verilog-pcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353625306
git clone --depth 1 --no-tags https://github.com/xlxlqqq/DigSysDes_EGo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359838861
git clone --depth 1 --no-tags https://github.com/redlightASl/Notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354461530
git clone --depth 1 --no-tags https://github.com/LSTM-Kirigaya/ComputerDesignExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357229115
git clone --depth 1 --no-tags https://github.com/fpgadeveloper/ethernet-fmc-processorless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358581018
git clone --depth 1 --no-tags https://github.com/FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362416697
git clone --depth 1 --no-tags https://github.com/sumukhathrey/Verilog_ASIC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362879751
git clone --depth 1 --no-tags https://github.com/jeremysee2/Lichee-Tang-Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355421680
git clone --depth 1 --no-tags https://github.com/efabless/caravel-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359620251
git clone --depth 1 --no-tags https://github.com/tomverbeure/jtag_uart_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363762542
git clone --depth 1 --no-tags https://github.com/vsdip/rvmyth_avsddac_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363457337
git clone --depth 1 --no-tags https://github.com/sadrasabouri/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361747559
git clone --depth 1 --no-tags https://github.com/tomverbeure/fpga_quick_ram_update.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361605932
git clone --depth 1 --no-tags https://github.com/Xilinx/pcie_qdma_ats_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358416345
git clone --depth 1 --no-tags https://github.com/v9938/ESE_RC755.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361221575
git clone --depth 1 --no-tags https://github.com/vincent08tw/ai_on_chip_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363614575
git clone --depth 1 --no-tags https://github.com/mattvenn/xor_vga_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359494134
git clone --depth 1 --no-tags https://github.com/KoroB14/DVP_to_FT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354515800
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/AGEMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362878368
git clone --depth 1 --no-tags https://github.com/klasnordmark/openlane-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362405463
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/Fractional-N-DIV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358234588
git clone --depth 1 --no-tags https://github.com/AIC2021/AIC2021_TPU_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355575905
git clone --depth 1 --no-tags https://github.com/Komorebi660/RV32I-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363417379
git clone --depth 1 --no-tags https://github.com/xhwhht/FPGA_Digital-modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360517879
git clone --depth 1 --no-tags https://github.com/ept221/pet-on-a-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358063003
git clone --depth 1 --no-tags https://github.com/ljl0222/cpu89.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360761563
git clone --depth 1 --no-tags https://github.com/thesrsakabuvttchi/VLIW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362118070
git clone --depth 1 --no-tags https://github.com/Kyp069/zx48.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353665228
git clone --depth 1 --no-tags https://github.com/Hariharan-2711/UART-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359506750
git clone --depth 1 --no-tags https://github.com/chipsalliance/fpga-interchange-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358176463
git clone --depth 1 --no-tags https://github.com/gyd111/NAND-Flash-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357181378
git clone --depth 1 --no-tags https://github.com/splinedrive/i2c_sdd1306_framebuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363212230
git clone --depth 1 --no-tags https://github.com/saikat27/riscvofdm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364012036
git clone --depth 1 --no-tags https://github.com/Syntonie/videomagazines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360421133
git clone --depth 1 --no-tags https://github.com/korneliuszo/nhci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359589087
git clone --depth 1 --no-tags https://github.com/samarth1612/VLIW-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355483272
git clone --depth 1 --no-tags https://github.com/jimmysitu/verilog-axi-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362138556
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_project_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362771654
git clone --depth 1 --no-tags https://github.com/NCKUMaxSnake/ICContest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357226983
git clone --depth 1 --no-tags https://github.com/jingkaih/FPGA-digit-recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354626180
git clone --depth 1 --no-tags https://github.com/sushi-aa/hw2vec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353526458
git clone --depth 1 --no-tags https://github.com/ucb-ee290c/OsciBear.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360675996
git clone --depth 1 --no-tags https://github.com/strong-Ting/VerilogBoyDE2-115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354001699
git clone --depth 1 --no-tags https://github.com/neeraj1397/Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357613672
git clone --depth 1 --no-tags https://github.com/verimake-team/verilogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359852714
git clone --depth 1 --no-tags https://github.com/Kyp069/zx48-MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354607361
git clone --depth 1 --no-tags https://github.com/ylm/gluten-free.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359826264
git clone --depth 1 --no-tags https://github.com/mohammedBadawi/pcie5_RX_LTSSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359014805
git clone --depth 1 --no-tags https://github.com/masoudem/logic_lab_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359038392
git clone --depth 1 --no-tags https://github.com/dpgao/FMCAD2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363685811
git clone --depth 1 --no-tags https://github.com/Otter-IO/GPS-Synchronized-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354388156
git clone --depth 1 --no-tags https://github.com/mcjtag/v8b10b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355316632
git clone --depth 1 --no-tags https://github.com/surangamh/trafficgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356209734
git clone --depth 1 --no-tags https://github.com/cjhonlyone/axi-lite-master-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361198100
git clone --depth 1 --no-tags https://github.com/msaligane/opentitan_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361801095
git clone --depth 1 --no-tags https://github.com/pr-mittal/AES128_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363377182
git clone --depth 1 --no-tags https://github.com/pbing/J1_BSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358857915
git clone --depth 1 --no-tags https://github.com/rvboards/X-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356183390
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/Verilog_comm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363556951
git clone --depth 1 --no-tags https://github.com/Elrori/YUV422-10bit-to-RGB888.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362446876
git clone --depth 1 --no-tags https://github.com/vlsicad/clock-divide-by-n.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362889134
git clone --depth 1 --no-tags https://github.com/skandaprasad/UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362099281
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/RX-78_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362496955
git clone --depth 1 --no-tags https://github.com/BobAnkh/THUEE_DLP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355238752
