0.6
2019.1
May 24 2019
15:06:07
X:/Documents/ec311/lab4/lab4.sim/sim_1/synth/timing/xsim/moore_FSM_tb_time_synth.v,1701278839,verilog,,X:/Documents/ec311/lab4/lab4.srcs/sources_1/new/moore_FSM.v,,RCA_Nbit;glbl,,,,,,,,
X:/Documents/ec311/lab4/lab4.srcs/sim_1/new/moore_FSM_tb.v,1701278355,verilog,,,,moore_FSM_tb,,,,,,,,
X:/Documents/ec311/lab4/lab4.srcs/sources_1/new/moore_FSM.v,1701278355,verilog,,X:/Documents/ec311/lab4/lab4.srcs/sim_1/new/moore_FSM_tb.v,,moore_FSM,,,,,,,,
