

================================================================
== Vitis HLS Report for 'DPEUnit'
================================================================
* Date:           Wed Nov  2 23:06:02 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 40, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%k_idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %k_idx"   --->   Operation 41 'read' 'k_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%iact_idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %iact_idx"   --->   Operation 42 'read' 'iact_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%iact_value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iact_value"   --->   Operation 43 'read' 'iact_value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %processing_buffer, i64 666, i64 30, i64 1"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.72ns)   --->   "%icmp_ln256 = icmp_eq  i5 %k_idx_read, i5 0" [FC_Layer.cpp:256]   --->   Operation 45 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %.split.0, void %.loopexit" [FC_Layer.cpp:256]   --->   Operation 46 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.82ns)   --->   "%sub = add i5 %k_idx_read, i5 31"   --->   Operation 47 'add' 'sub' <Predicate = (!icmp_ln256)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %sub, i4 0" [FC_Layer.cpp:260]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i9 %tmp" [FC_Layer.cpp:260]   --->   Operation 49 'zext' 'zext_ln260' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %sub, i2 0" [FC_Layer.cpp:260]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i7 %tmp_s" [FC_Layer.cpp:260]   --->   Operation 51 'zext' 'zext_ln260_1' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.90ns)   --->   "%add_ln260 = add i10 %zext_ln260, i10 %zext_ln260_1" [FC_Layer.cpp:260]   --->   Operation 52 'add' 'add_ln260' <Predicate = (!icmp_ln256)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i10 %add_ln260" [FC_Layer.cpp:260]   --->   Operation 53 'zext' 'zext_ln260_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_buf_addr = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_2" [FC_Layer.cpp:260]   --->   Operation 54 'getelementptr' 'output_buf_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln260 = or i10 %add_ln260, i10 1" [FC_Layer.cpp:260]   --->   Operation 55 'or' 'or_ln260' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln260_3 = zext i10 %or_ln260" [FC_Layer.cpp:260]   --->   Operation 56 'zext' 'zext_ln260_3' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output_buf_addr_5 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_3" [FC_Layer.cpp:260]   --->   Operation 57 'getelementptr' 'output_buf_addr_5' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.29ns)   --->   "%output_buf_load = load i10 %output_buf_addr" [FC_Layer.cpp:260]   --->   Operation 58 'load' 'output_buf_load' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 59 [2/2] (1.29ns)   --->   "%output_buf_load_4 = load i10 %output_buf_addr_5" [FC_Layer.cpp:260]   --->   Operation 59 'load' 'output_buf_load_4' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 60 [1/1] (0.71ns)   --->   "%icmp_ln263 = icmp_eq  i6 %iact_idx_read, i6 63" [FC_Layer.cpp:263]   --->   Operation 60 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void, void %.loopexit._crit_edge" [FC_Layer.cpp:263]   --->   Operation 61 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i6 %iact_idx_read" [FC_Layer.cpp:264]   --->   Operation 62 'zext' 'zext_ln264' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%bit_buffer_weights_addr = getelementptr i20 %bit_buffer_weights, i64 0, i64 %zext_ln264" [FC_Layer.cpp:264]   --->   Operation 63 'getelementptr' 'bit_buffer_weights_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.73ns)   --->   "%bitmask_V = load i5 %bit_buffer_weights_addr" [FC_Layer.cpp:264]   --->   Operation 64 'load' 'bitmask_V' <Predicate = (!icmp_ln263)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%processing_buffer_addr = getelementptr i640 %processing_buffer, i64 0, i64 %zext_ln264" [FC_Layer.cpp:265]   --->   Operation 65 'getelementptr' 'processing_buffer_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.29ns)   --->   "%weight_row_V = load i5 %processing_buffer_addr" [FC_Layer.cpp:265]   --->   Operation 66 'load' 'weight_row_V' <Predicate = (!icmp_ln263)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 640> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln260_1 = or i10 %add_ln260, i10 2" [FC_Layer.cpp:260]   --->   Operation 67 'or' 'or_ln260_1' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln260_4 = zext i10 %or_ln260_1" [FC_Layer.cpp:260]   --->   Operation 68 'zext' 'zext_ln260_4' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%output_buf_addr_7 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_4" [FC_Layer.cpp:260]   --->   Operation 69 'getelementptr' 'output_buf_addr_7' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln260_2 = or i10 %add_ln260, i10 3" [FC_Layer.cpp:260]   --->   Operation 70 'or' 'or_ln260_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln260_5 = zext i10 %or_ln260_2" [FC_Layer.cpp:260]   --->   Operation 71 'zext' 'zext_ln260_5' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%output_buf_addr_9 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_5" [FC_Layer.cpp:260]   --->   Operation 72 'getelementptr' 'output_buf_addr_9' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (1.29ns)   --->   "%output_buf_load = load i10 %output_buf_addr" [FC_Layer.cpp:260]   --->   Operation 73 'load' 'output_buf_load' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 74 [1/2] (1.29ns)   --->   "%output_buf_load_4 = load i10 %output_buf_addr_5" [FC_Layer.cpp:260]   --->   Operation 74 'load' 'output_buf_load_4' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 75 [2/2] (1.29ns)   --->   "%output_buf_load_5 = load i10 %output_buf_addr_7" [FC_Layer.cpp:260]   --->   Operation 75 'load' 'output_buf_load_5' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 76 [2/2] (1.29ns)   --->   "%output_buf_load_6 = load i10 %output_buf_addr_9" [FC_Layer.cpp:260]   --->   Operation 76 'load' 'output_buf_load_6' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %iact_idx_read, i4 0"   --->   Operation 77 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %iact_idx_read, i2 0"   --->   Operation 78 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i8 %tmp_10"   --->   Operation 79 'zext' 'zext_ln736' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.93ns)   --->   "%add_ln736 = add i10 %tmp_9, i10 %zext_ln736"   --->   Operation 80 'add' 'add_ln736' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln736_1 = zext i10 %add_ln736"   --->   Operation 81 'zext' 'zext_ln736_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%output_buf_addr_43 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_1"   --->   Operation 82 'getelementptr' 'output_buf_addr_43' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln736 = or i10 %add_ln736, i10 1"   --->   Operation 83 'or' 'or_ln736' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln736_2 = zext i10 %or_ln736"   --->   Operation 84 'zext' 'zext_ln736_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%output_buf_addr_44 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_2"   --->   Operation 85 'getelementptr' 'output_buf_addr_44' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln736_1 = or i10 %add_ln736, i10 2"   --->   Operation 86 'or' 'or_ln736_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln736_3 = zext i10 %or_ln736_1"   --->   Operation 87 'zext' 'zext_ln736_3' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%output_buf_addr_45 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_3"   --->   Operation 88 'getelementptr' 'output_buf_addr_45' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln736_2 = or i10 %add_ln736, i10 3"   --->   Operation 89 'or' 'or_ln736_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln736_4 = zext i10 %or_ln736_2"   --->   Operation 90 'zext' 'zext_ln736_4' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%output_buf_addr_46 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_4"   --->   Operation 91 'getelementptr' 'output_buf_addr_46' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.93ns)   --->   "%add_ln736_1 = add i10 %add_ln736, i10 4"   --->   Operation 92 'add' 'add_ln736_1' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln736_5 = zext i10 %add_ln736_1"   --->   Operation 93 'zext' 'zext_ln736_5' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%output_buf_addr_47 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_5"   --->   Operation 94 'getelementptr' 'output_buf_addr_47' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.93ns)   --->   "%add_ln736_2 = add i10 %add_ln736, i10 5"   --->   Operation 95 'add' 'add_ln736_2' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln736_6 = zext i10 %add_ln736_2"   --->   Operation 96 'zext' 'zext_ln736_6' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%output_buf_addr_48 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_6"   --->   Operation 97 'getelementptr' 'output_buf_addr_48' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.93ns)   --->   "%add_ln736_3 = add i10 %add_ln736, i10 6"   --->   Operation 98 'add' 'add_ln736_3' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln736_7 = zext i10 %add_ln736_3"   --->   Operation 99 'zext' 'zext_ln736_7' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%output_buf_addr_49 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_7"   --->   Operation 100 'getelementptr' 'output_buf_addr_49' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.93ns)   --->   "%add_ln736_4 = add i10 %add_ln736, i10 7"   --->   Operation 101 'add' 'add_ln736_4' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln736_8 = zext i10 %add_ln736_4"   --->   Operation 102 'zext' 'zext_ln736_8' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%output_buf_addr_50 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_8"   --->   Operation 103 'getelementptr' 'output_buf_addr_50' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.93ns)   --->   "%add_ln736_5 = add i10 %add_ln736, i10 8"   --->   Operation 104 'add' 'add_ln736_5' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln736_9 = zext i10 %add_ln736_5"   --->   Operation 105 'zext' 'zext_ln736_9' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%output_buf_addr_51 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_9"   --->   Operation 106 'getelementptr' 'output_buf_addr_51' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.93ns)   --->   "%add_ln736_6 = add i10 %add_ln736, i10 9"   --->   Operation 107 'add' 'add_ln736_6' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln736_10 = zext i10 %add_ln736_6"   --->   Operation 108 'zext' 'zext_ln736_10' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%output_buf_addr_52 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_10"   --->   Operation 109 'getelementptr' 'output_buf_addr_52' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.93ns)   --->   "%add_ln736_7 = add i10 %add_ln736, i10 10"   --->   Operation 110 'add' 'add_ln736_7' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln736_11 = zext i10 %add_ln736_7"   --->   Operation 111 'zext' 'zext_ln736_11' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%output_buf_addr_53 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_11"   --->   Operation 112 'getelementptr' 'output_buf_addr_53' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.93ns)   --->   "%add_ln736_8 = add i10 %add_ln736, i10 11"   --->   Operation 113 'add' 'add_ln736_8' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln736_12 = zext i10 %add_ln736_8"   --->   Operation 114 'zext' 'zext_ln736_12' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%output_buf_addr_54 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_12"   --->   Operation 115 'getelementptr' 'output_buf_addr_54' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.93ns)   --->   "%add_ln736_9 = add i10 %add_ln736, i10 12"   --->   Operation 116 'add' 'add_ln736_9' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln736_13 = zext i10 %add_ln736_9"   --->   Operation 117 'zext' 'zext_ln736_13' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%output_buf_addr_55 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_13"   --->   Operation 118 'getelementptr' 'output_buf_addr_55' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.93ns)   --->   "%add_ln736_10 = add i10 %add_ln736, i10 13"   --->   Operation 119 'add' 'add_ln736_10' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln736_14 = zext i10 %add_ln736_10"   --->   Operation 120 'zext' 'zext_ln736_14' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%output_buf_addr_56 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_14"   --->   Operation 121 'getelementptr' 'output_buf_addr_56' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.93ns)   --->   "%add_ln736_11 = add i10 %add_ln736, i10 14"   --->   Operation 122 'add' 'add_ln736_11' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln736_15 = zext i10 %add_ln736_11"   --->   Operation 123 'zext' 'zext_ln736_15' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%output_buf_addr_57 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_15"   --->   Operation 124 'getelementptr' 'output_buf_addr_57' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.93ns)   --->   "%add_ln736_12 = add i10 %add_ln736, i10 15"   --->   Operation 125 'add' 'add_ln736_12' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln736_16 = zext i10 %add_ln736_12"   --->   Operation 126 'zext' 'zext_ln736_16' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%output_buf_addr_58 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_16"   --->   Operation 127 'getelementptr' 'output_buf_addr_58' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.93ns)   --->   "%add_ln736_13 = add i10 %add_ln736, i10 16"   --->   Operation 128 'add' 'add_ln736_13' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln736_17 = zext i10 %add_ln736_13"   --->   Operation 129 'zext' 'zext_ln736_17' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%output_buf_addr_59 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_17"   --->   Operation 130 'getelementptr' 'output_buf_addr_59' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.93ns)   --->   "%add_ln736_14 = add i10 %add_ln736, i10 17"   --->   Operation 131 'add' 'add_ln736_14' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln736_18 = zext i10 %add_ln736_14"   --->   Operation 132 'zext' 'zext_ln736_18' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%output_buf_addr_60 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_18"   --->   Operation 133 'getelementptr' 'output_buf_addr_60' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.93ns)   --->   "%add_ln736_15 = add i10 %add_ln736, i10 18"   --->   Operation 134 'add' 'add_ln736_15' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln736_19 = zext i10 %add_ln736_15"   --->   Operation 135 'zext' 'zext_ln736_19' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%output_buf_addr_61 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_19"   --->   Operation 136 'getelementptr' 'output_buf_addr_61' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.93ns)   --->   "%add_ln736_16 = add i10 %add_ln736, i10 19"   --->   Operation 137 'add' 'add_ln736_16' <Predicate = (!icmp_ln263)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln736_20 = zext i10 %add_ln736_16"   --->   Operation 138 'zext' 'zext_ln736_20' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%output_buf_addr_62 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln736_20"   --->   Operation 139 'getelementptr' 'output_buf_addr_62' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 140 [1/2] (0.73ns)   --->   "%bitmask_V = load i5 %bit_buffer_weights_addr" [FC_Layer.cpp:264]   --->   Operation 140 'load' 'bitmask_V' <Predicate = (!icmp_ln263)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_2 : Operation 141 [1/2] (1.29ns)   --->   "%weight_row_V = load i5 %processing_buffer_addr" [FC_Layer.cpp:265]   --->   Operation 141 'load' 'weight_row_V' <Predicate = (!icmp_ln263)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 640> <Depth = 32> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln674 = sext i32 %iact_value_read"   --->   Operation 142 'sext' 'sext_ln674' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%bit = trunc i20 %bitmask_V"   --->   Operation 143 'trunc' 'bit' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit, void %._crit_edge, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [FC_Layer.cpp:269]   --->   Operation 144 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i640 %weight_row_V"   --->   Operation 145 'trunc' 'p_Result_s' <Predicate = (!icmp_ln263 & bit)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i32 %p_Result_s"   --->   Operation 146 'sext' 'sext_ln1168' <Predicate = (!icmp_ln263 & bit)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (3.90ns)   --->   "%r_V_1 = mul i56 %sext_ln1168, i56 %sext_ln674"   --->   Operation 147 'mul' 'r_V_1' <Predicate = (!icmp_ln263 & bit)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%bit_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 1"   --->   Operation 148 'bitselect' 'bit_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_1, void %._crit_edge22, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1" [FC_Layer.cpp:269]   --->   Operation 149 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_20 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 32, i32 63"   --->   Operation 150 'partselect' 'p_Result_20' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%bit_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 2"   --->   Operation 151 'bitselect' 'bit_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_2, void %._crit_edge23, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.2" [FC_Layer.cpp:269]   --->   Operation 152 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_21 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 64, i32 95"   --->   Operation 153 'partselect' 'p_Result_21' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%bit_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 3"   --->   Operation 154 'bitselect' 'bit_3' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_3, void %._crit_edge24, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.3" [FC_Layer.cpp:269]   --->   Operation 155 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_22 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 96, i32 127"   --->   Operation 156 'partselect' 'p_Result_22' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%bit_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 4"   --->   Operation 157 'bitselect' 'bit_4' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_4, void %._crit_edge25, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.4" [FC_Layer.cpp:269]   --->   Operation 158 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 128, i32 159"   --->   Operation 159 'partselect' 'p_Result_23' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%bit_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 5"   --->   Operation 160 'bitselect' 'bit_5' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_5, void %._crit_edge26, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.5" [FC_Layer.cpp:269]   --->   Operation 161 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_24 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 160, i32 191"   --->   Operation 162 'partselect' 'p_Result_24' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%bit_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 6"   --->   Operation 163 'bitselect' 'bit_6' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_6, void %._crit_edge27, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.6" [FC_Layer.cpp:269]   --->   Operation 164 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 192, i32 223"   --->   Operation 165 'partselect' 'p_Result_25' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%bit_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 7"   --->   Operation 166 'bitselect' 'bit_7' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_7, void %._crit_edge28, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.7" [FC_Layer.cpp:269]   --->   Operation 167 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_26 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 224, i32 255"   --->   Operation 168 'partselect' 'p_Result_26' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%bit_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 8"   --->   Operation 169 'bitselect' 'bit_8' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_8, void %._crit_edge29, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.8" [FC_Layer.cpp:269]   --->   Operation 170 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_27 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 256, i32 287"   --->   Operation 171 'partselect' 'p_Result_27' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%bit_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 9"   --->   Operation 172 'bitselect' 'bit_9' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_9, void %._crit_edge30, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.9" [FC_Layer.cpp:269]   --->   Operation 173 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%p_Result_28 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 288, i32 319"   --->   Operation 174 'partselect' 'p_Result_28' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%bit_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 10"   --->   Operation 175 'bitselect' 'bit_10' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_10, void %._crit_edge31, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.10" [FC_Layer.cpp:269]   --->   Operation 176 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_29 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 320, i32 351"   --->   Operation 177 'partselect' 'p_Result_29' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%bit_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 11"   --->   Operation 178 'bitselect' 'bit_11' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_11, void %._crit_edge32, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.11" [FC_Layer.cpp:269]   --->   Operation 179 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_30 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 352, i32 383"   --->   Operation 180 'partselect' 'p_Result_30' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%bit_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 12"   --->   Operation 181 'bitselect' 'bit_12' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_12, void %._crit_edge33, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.12" [FC_Layer.cpp:269]   --->   Operation 182 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_31 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 384, i32 415"   --->   Operation 183 'partselect' 'p_Result_31' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%bit_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 13"   --->   Operation 184 'bitselect' 'bit_13' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_13, void %._crit_edge34, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.13" [FC_Layer.cpp:269]   --->   Operation 185 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_32 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 416, i32 447"   --->   Operation 186 'partselect' 'p_Result_32' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%bit_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 14"   --->   Operation 187 'bitselect' 'bit_14' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_14, void %._crit_edge35, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.14" [FC_Layer.cpp:269]   --->   Operation 188 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_33 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 448, i32 479"   --->   Operation 189 'partselect' 'p_Result_33' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%bit_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 15"   --->   Operation 190 'bitselect' 'bit_15' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_15, void %._crit_edge36, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.15" [FC_Layer.cpp:269]   --->   Operation 191 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_34 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 480, i32 511"   --->   Operation 192 'partselect' 'p_Result_34' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%bit_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 16"   --->   Operation 193 'bitselect' 'bit_16' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_16, void %._crit_edge37, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.16" [FC_Layer.cpp:269]   --->   Operation 194 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_35 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 512, i32 543"   --->   Operation 195 'partselect' 'p_Result_35' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%bit_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 17"   --->   Operation 196 'bitselect' 'bit_17' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_17, void %._crit_edge38, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.17" [FC_Layer.cpp:269]   --->   Operation 197 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_36 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 544, i32 575"   --->   Operation 198 'partselect' 'p_Result_36' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%bit_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 18"   --->   Operation 199 'bitselect' 'bit_18' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_18, void %._crit_edge39, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.18" [FC_Layer.cpp:269]   --->   Operation 200 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_37 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 576, i32 607"   --->   Operation 201 'partselect' 'p_Result_37' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%bit_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %bitmask_V, i32 19"   --->   Operation 202 'bitselect' 'bit_19' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %bit_19, void %.loopexit4, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.19" [FC_Layer.cpp:269]   --->   Operation 203 'br' 'br_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_38 = partselect i32 @_ssdm_op_PartSelect.i32.i640.i32.i32, i640 %weight_row_V, i32 608, i32 639"   --->   Operation 204 'partselect' 'p_Result_38' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 205 [1/1] (0.93ns)   --->   "%add_ln260_1 = add i10 %add_ln260, i10 4" [FC_Layer.cpp:260]   --->   Operation 205 'add' 'add_ln260_1' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln260_6 = zext i10 %add_ln260_1" [FC_Layer.cpp:260]   --->   Operation 206 'zext' 'zext_ln260_6' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%output_buf_addr_11 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_6" [FC_Layer.cpp:260]   --->   Operation 207 'getelementptr' 'output_buf_addr_11' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.93ns)   --->   "%add_ln260_2 = add i10 %add_ln260, i10 5" [FC_Layer.cpp:260]   --->   Operation 208 'add' 'add_ln260_2' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln260_7 = zext i10 %add_ln260_2" [FC_Layer.cpp:260]   --->   Operation 209 'zext' 'zext_ln260_7' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%output_buf_addr_13 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_7" [FC_Layer.cpp:260]   --->   Operation 210 'getelementptr' 'output_buf_addr_13' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_3 : Operation 211 [1/2] (1.29ns)   --->   "%output_buf_load_5 = load i10 %output_buf_addr_7" [FC_Layer.cpp:260]   --->   Operation 211 'load' 'output_buf_load_5' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 212 [1/2] (1.29ns)   --->   "%output_buf_load_6 = load i10 %output_buf_addr_9" [FC_Layer.cpp:260]   --->   Operation 212 'load' 'output_buf_load_6' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 213 [2/2] (1.29ns)   --->   "%output_buf_load_7 = load i10 %output_buf_addr_11" [FC_Layer.cpp:260]   --->   Operation 213 'load' 'output_buf_load_7' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 214 [2/2] (1.29ns)   --->   "%output_buf_load_8 = load i10 %output_buf_addr_13" [FC_Layer.cpp:260]   --->   Operation 214 'load' 'output_buf_load_8' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1168_1 = sext i32 %p_Result_20"   --->   Operation 215 'sext' 'sext_ln1168_1' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (3.90ns)   --->   "%r_V_3 = mul i56 %sext_ln1168_1, i56 %sext_ln674"   --->   Operation 216 'mul' 'r_V_3' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 217 [1/1] (0.93ns)   --->   "%add_ln260_3 = add i10 %add_ln260, i10 6" [FC_Layer.cpp:260]   --->   Operation 217 'add' 'add_ln260_3' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln260_8 = zext i10 %add_ln260_3" [FC_Layer.cpp:260]   --->   Operation 218 'zext' 'zext_ln260_8' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%output_buf_addr_15 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_8" [FC_Layer.cpp:260]   --->   Operation 219 'getelementptr' 'output_buf_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.93ns)   --->   "%add_ln260_4 = add i10 %add_ln260, i10 7" [FC_Layer.cpp:260]   --->   Operation 220 'add' 'add_ln260_4' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln260_9 = zext i10 %add_ln260_4" [FC_Layer.cpp:260]   --->   Operation 221 'zext' 'zext_ln260_9' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%output_buf_addr_17 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_9" [FC_Layer.cpp:260]   --->   Operation 222 'getelementptr' 'output_buf_addr_17' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 223 [1/2] (1.29ns)   --->   "%output_buf_load_7 = load i10 %output_buf_addr_11" [FC_Layer.cpp:260]   --->   Operation 223 'load' 'output_buf_load_7' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 224 [1/2] (1.29ns)   --->   "%output_buf_load_8 = load i10 %output_buf_addr_13" [FC_Layer.cpp:260]   --->   Operation 224 'load' 'output_buf_load_8' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 225 [2/2] (1.29ns)   --->   "%output_buf_load_9 = load i10 %output_buf_addr_15" [FC_Layer.cpp:260]   --->   Operation 225 'load' 'output_buf_load_9' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 226 [2/2] (1.29ns)   --->   "%output_buf_load_10 = load i10 %output_buf_addr_17" [FC_Layer.cpp:260]   --->   Operation 226 'load' 'output_buf_load_10' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1168_2 = sext i32 %p_Result_21"   --->   Operation 227 'sext' 'sext_ln1168_2' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (3.90ns)   --->   "%r_V_5 = mul i56 %sext_ln1168_2, i56 %sext_ln674"   --->   Operation 228 'mul' 'r_V_5' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 229 [1/1] (0.93ns)   --->   "%add_ln260_5 = add i10 %add_ln260, i10 8" [FC_Layer.cpp:260]   --->   Operation 229 'add' 'add_ln260_5' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln260_10 = zext i10 %add_ln260_5" [FC_Layer.cpp:260]   --->   Operation 230 'zext' 'zext_ln260_10' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%output_buf_addr_19 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_10" [FC_Layer.cpp:260]   --->   Operation 231 'getelementptr' 'output_buf_addr_19' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.93ns)   --->   "%add_ln260_6 = add i10 %add_ln260, i10 9" [FC_Layer.cpp:260]   --->   Operation 232 'add' 'add_ln260_6' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln260_11 = zext i10 %add_ln260_6" [FC_Layer.cpp:260]   --->   Operation 233 'zext' 'zext_ln260_11' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%output_buf_addr_21 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_11" [FC_Layer.cpp:260]   --->   Operation 234 'getelementptr' 'output_buf_addr_21' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_5 : Operation 235 [1/2] (1.29ns)   --->   "%output_buf_load_9 = load i10 %output_buf_addr_15" [FC_Layer.cpp:260]   --->   Operation 235 'load' 'output_buf_load_9' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_5 : Operation 236 [1/2] (1.29ns)   --->   "%output_buf_load_10 = load i10 %output_buf_addr_17" [FC_Layer.cpp:260]   --->   Operation 236 'load' 'output_buf_load_10' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_5 : Operation 237 [2/2] (1.29ns)   --->   "%output_buf_load_11 = load i10 %output_buf_addr_19" [FC_Layer.cpp:260]   --->   Operation 237 'load' 'output_buf_load_11' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_5 : Operation 238 [2/2] (1.29ns)   --->   "%output_buf_load_12 = load i10 %output_buf_addr_21" [FC_Layer.cpp:260]   --->   Operation 238 'load' 'output_buf_load_12' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1168_3 = sext i32 %p_Result_22"   --->   Operation 239 'sext' 'sext_ln1168_3' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (3.90ns)   --->   "%r_V_7 = mul i56 %sext_ln1168_3, i56 %sext_ln674"   --->   Operation 240 'mul' 'r_V_7' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 241 [1/1] (0.93ns)   --->   "%add_ln260_7 = add i10 %add_ln260, i10 10" [FC_Layer.cpp:260]   --->   Operation 241 'add' 'add_ln260_7' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln260_12 = zext i10 %add_ln260_7" [FC_Layer.cpp:260]   --->   Operation 242 'zext' 'zext_ln260_12' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%output_buf_addr_23 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_12" [FC_Layer.cpp:260]   --->   Operation 243 'getelementptr' 'output_buf_addr_23' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.93ns)   --->   "%add_ln260_8 = add i10 %add_ln260, i10 11" [FC_Layer.cpp:260]   --->   Operation 244 'add' 'add_ln260_8' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln260_13 = zext i10 %add_ln260_8" [FC_Layer.cpp:260]   --->   Operation 245 'zext' 'zext_ln260_13' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%output_buf_addr_25 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_13" [FC_Layer.cpp:260]   --->   Operation 246 'getelementptr' 'output_buf_addr_25' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_6 : Operation 247 [1/2] (1.29ns)   --->   "%output_buf_load_11 = load i10 %output_buf_addr_19" [FC_Layer.cpp:260]   --->   Operation 247 'load' 'output_buf_load_11' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_6 : Operation 248 [1/2] (1.29ns)   --->   "%output_buf_load_12 = load i10 %output_buf_addr_21" [FC_Layer.cpp:260]   --->   Operation 248 'load' 'output_buf_load_12' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_6 : Operation 249 [2/2] (1.29ns)   --->   "%output_buf_load_13 = load i10 %output_buf_addr_23" [FC_Layer.cpp:260]   --->   Operation 249 'load' 'output_buf_load_13' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_6 : Operation 250 [2/2] (1.29ns)   --->   "%output_buf_load_14 = load i10 %output_buf_addr_25" [FC_Layer.cpp:260]   --->   Operation 250 'load' 'output_buf_load_14' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1168_4 = sext i32 %p_Result_23"   --->   Operation 251 'sext' 'sext_ln1168_4' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (3.90ns)   --->   "%r_V_9 = mul i56 %sext_ln1168_4, i56 %sext_ln674"   --->   Operation 252 'mul' 'r_V_9' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.90>
ST_7 : Operation 253 [1/1] (0.93ns)   --->   "%add_ln260_9 = add i10 %add_ln260, i10 12" [FC_Layer.cpp:260]   --->   Operation 253 'add' 'add_ln260_9' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln260_14 = zext i10 %add_ln260_9" [FC_Layer.cpp:260]   --->   Operation 254 'zext' 'zext_ln260_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%output_buf_addr_27 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_14" [FC_Layer.cpp:260]   --->   Operation 255 'getelementptr' 'output_buf_addr_27' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.93ns)   --->   "%add_ln260_10 = add i10 %add_ln260, i10 13" [FC_Layer.cpp:260]   --->   Operation 256 'add' 'add_ln260_10' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln260_15 = zext i10 %add_ln260_10" [FC_Layer.cpp:260]   --->   Operation 257 'zext' 'zext_ln260_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%output_buf_addr_29 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_15" [FC_Layer.cpp:260]   --->   Operation 258 'getelementptr' 'output_buf_addr_29' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 259 [1/2] (1.29ns)   --->   "%output_buf_load_13 = load i10 %output_buf_addr_23" [FC_Layer.cpp:260]   --->   Operation 259 'load' 'output_buf_load_13' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 260 [1/2] (1.29ns)   --->   "%output_buf_load_14 = load i10 %output_buf_addr_25" [FC_Layer.cpp:260]   --->   Operation 260 'load' 'output_buf_load_14' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 261 [2/2] (1.29ns)   --->   "%output_buf_load_15 = load i10 %output_buf_addr_27" [FC_Layer.cpp:260]   --->   Operation 261 'load' 'output_buf_load_15' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 262 [2/2] (1.29ns)   --->   "%output_buf_load_16 = load i10 %output_buf_addr_29" [FC_Layer.cpp:260]   --->   Operation 262 'load' 'output_buf_load_16' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1168_5 = sext i32 %p_Result_24"   --->   Operation 263 'sext' 'sext_ln1168_5' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (3.90ns)   --->   "%r_V_11 = mul i56 %sext_ln1168_5, i56 %sext_ln674"   --->   Operation 264 'mul' 'r_V_11' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 265 [1/1] (0.93ns)   --->   "%add_ln260_11 = add i10 %add_ln260, i10 14" [FC_Layer.cpp:260]   --->   Operation 265 'add' 'add_ln260_11' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln260_16 = zext i10 %add_ln260_11" [FC_Layer.cpp:260]   --->   Operation 266 'zext' 'zext_ln260_16' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%output_buf_addr_31 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_16" [FC_Layer.cpp:260]   --->   Operation 267 'getelementptr' 'output_buf_addr_31' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.93ns)   --->   "%add_ln260_12 = add i10 %add_ln260, i10 15" [FC_Layer.cpp:260]   --->   Operation 268 'add' 'add_ln260_12' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln260_17 = zext i10 %add_ln260_12" [FC_Layer.cpp:260]   --->   Operation 269 'zext' 'zext_ln260_17' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%output_buf_addr_33 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_17" [FC_Layer.cpp:260]   --->   Operation 270 'getelementptr' 'output_buf_addr_33' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_8 : Operation 271 [1/2] (1.29ns)   --->   "%output_buf_load_15 = load i10 %output_buf_addr_27" [FC_Layer.cpp:260]   --->   Operation 271 'load' 'output_buf_load_15' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 272 [1/2] (1.29ns)   --->   "%output_buf_load_16 = load i10 %output_buf_addr_29" [FC_Layer.cpp:260]   --->   Operation 272 'load' 'output_buf_load_16' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 273 [2/2] (1.29ns)   --->   "%output_buf_load_17 = load i10 %output_buf_addr_31" [FC_Layer.cpp:260]   --->   Operation 273 'load' 'output_buf_load_17' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 274 [2/2] (1.29ns)   --->   "%output_buf_load_18 = load i10 %output_buf_addr_33" [FC_Layer.cpp:260]   --->   Operation 274 'load' 'output_buf_load_18' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1168_6 = sext i32 %p_Result_25"   --->   Operation 275 'sext' 'sext_ln1168_6' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (3.90ns)   --->   "%r_V_13 = mul i56 %sext_ln1168_6, i56 %sext_ln674"   --->   Operation 276 'mul' 'r_V_13' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 277 [1/1] (0.93ns)   --->   "%add_ln260_13 = add i10 %add_ln260, i10 16" [FC_Layer.cpp:260]   --->   Operation 277 'add' 'add_ln260_13' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln260_18 = zext i10 %add_ln260_13" [FC_Layer.cpp:260]   --->   Operation 278 'zext' 'zext_ln260_18' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%output_buf_addr_35 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_18" [FC_Layer.cpp:260]   --->   Operation 279 'getelementptr' 'output_buf_addr_35' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.93ns)   --->   "%add_ln260_14 = add i10 %add_ln260, i10 17" [FC_Layer.cpp:260]   --->   Operation 280 'add' 'add_ln260_14' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln260_19 = zext i10 %add_ln260_14" [FC_Layer.cpp:260]   --->   Operation 281 'zext' 'zext_ln260_19' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%output_buf_addr_37 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_19" [FC_Layer.cpp:260]   --->   Operation 282 'getelementptr' 'output_buf_addr_37' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 283 [1/2] (1.29ns)   --->   "%output_buf_load_17 = load i10 %output_buf_addr_31" [FC_Layer.cpp:260]   --->   Operation 283 'load' 'output_buf_load_17' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_9 : Operation 284 [1/2] (1.29ns)   --->   "%output_buf_load_18 = load i10 %output_buf_addr_33" [FC_Layer.cpp:260]   --->   Operation 284 'load' 'output_buf_load_18' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_9 : Operation 285 [2/2] (1.29ns)   --->   "%output_buf_load_19 = load i10 %output_buf_addr_35" [FC_Layer.cpp:260]   --->   Operation 285 'load' 'output_buf_load_19' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_9 : Operation 286 [2/2] (1.29ns)   --->   "%output_buf_load_20 = load i10 %output_buf_addr_37" [FC_Layer.cpp:260]   --->   Operation 286 'load' 'output_buf_load_20' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1168_7 = sext i32 %p_Result_26"   --->   Operation 287 'sext' 'sext_ln1168_7' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (3.90ns)   --->   "%r_V_15 = mul i56 %sext_ln1168_7, i56 %sext_ln674"   --->   Operation 288 'mul' 'r_V_15' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.90>
ST_10 : Operation 289 [1/1] (0.93ns)   --->   "%add_ln260_15 = add i10 %add_ln260, i10 18" [FC_Layer.cpp:260]   --->   Operation 289 'add' 'add_ln260_15' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln260_20 = zext i10 %add_ln260_15" [FC_Layer.cpp:260]   --->   Operation 290 'zext' 'zext_ln260_20' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%output_buf_addr_39 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_20" [FC_Layer.cpp:260]   --->   Operation 291 'getelementptr' 'output_buf_addr_39' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.93ns)   --->   "%add_ln260_16 = add i10 %add_ln260, i10 19" [FC_Layer.cpp:260]   --->   Operation 292 'add' 'add_ln260_16' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln260_21 = zext i10 %add_ln260_16" [FC_Layer.cpp:260]   --->   Operation 293 'zext' 'zext_ln260_21' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%output_buf_addr_41 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_21" [FC_Layer.cpp:260]   --->   Operation 294 'getelementptr' 'output_buf_addr_41' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_10 : Operation 295 [1/2] (1.29ns)   --->   "%output_buf_load_19 = load i10 %output_buf_addr_35" [FC_Layer.cpp:260]   --->   Operation 295 'load' 'output_buf_load_19' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_10 : Operation 296 [1/2] (1.29ns)   --->   "%output_buf_load_20 = load i10 %output_buf_addr_37" [FC_Layer.cpp:260]   --->   Operation 296 'load' 'output_buf_load_20' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_10 : Operation 297 [2/2] (1.29ns)   --->   "%output_buf_load_21 = load i10 %output_buf_addr_39" [FC_Layer.cpp:260]   --->   Operation 297 'load' 'output_buf_load_21' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_10 : Operation 298 [2/2] (1.29ns)   --->   "%output_buf_load_22 = load i10 %output_buf_addr_41" [FC_Layer.cpp:260]   --->   Operation 298 'load' 'output_buf_load_22' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1168_8 = sext i32 %p_Result_27"   --->   Operation 299 'sext' 'sext_ln1168_8' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (3.90ns)   --->   "%r_V_17 = mul i56 %sext_ln1168_8, i56 %sext_ln674"   --->   Operation 300 'mul' 'r_V_17' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.90>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %k_idx_read, i4 0" [FC_Layer.cpp:260]   --->   Operation 301 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln260_22 = zext i9 %tmp_7" [FC_Layer.cpp:260]   --->   Operation 302 'zext' 'zext_ln260_22' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %k_idx_read, i2 0" [FC_Layer.cpp:260]   --->   Operation 303 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln260_23 = zext i7 %tmp_8" [FC_Layer.cpp:260]   --->   Operation 304 'zext' 'zext_ln260_23' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.90ns)   --->   "%add_ln260_17 = add i10 %zext_ln260_22, i10 %zext_ln260_23" [FC_Layer.cpp:260]   --->   Operation 305 'add' 'add_ln260_17' <Predicate = (!icmp_ln256)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln260_24 = zext i10 %add_ln260_17" [FC_Layer.cpp:260]   --->   Operation 306 'zext' 'zext_ln260_24' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%output_buf_addr_4 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_24" [FC_Layer.cpp:260]   --->   Operation 307 'getelementptr' 'output_buf_addr_4' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln260_3 = or i10 %add_ln260_17, i10 1" [FC_Layer.cpp:260]   --->   Operation 308 'or' 'or_ln260_3' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln260_25 = zext i10 %or_ln260_3" [FC_Layer.cpp:260]   --->   Operation 309 'zext' 'zext_ln260_25' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%output_buf_addr_6 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_25" [FC_Layer.cpp:260]   --->   Operation 310 'getelementptr' 'output_buf_addr_6' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load, i10 %output_buf_addr_4" [FC_Layer.cpp:260]   --->   Operation 311 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_11 : Operation 312 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_4, i10 %output_buf_addr_6" [FC_Layer.cpp:260]   --->   Operation 312 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_11 : Operation 313 [1/2] (1.29ns)   --->   "%output_buf_load_21 = load i10 %output_buf_addr_39" [FC_Layer.cpp:260]   --->   Operation 313 'load' 'output_buf_load_21' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_11 : Operation 314 [1/2] (1.29ns)   --->   "%output_buf_load_22 = load i10 %output_buf_addr_41" [FC_Layer.cpp:260]   --->   Operation 314 'load' 'output_buf_load_22' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1168_9 = sext i32 %p_Result_28"   --->   Operation 315 'sext' 'sext_ln1168_9' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (3.90ns)   --->   "%r_V_19 = mul i56 %sext_ln1168_9, i56 %sext_ln674"   --->   Operation 316 'mul' 'r_V_19' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.90>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln260_4 = or i10 %add_ln260_17, i10 2" [FC_Layer.cpp:260]   --->   Operation 317 'or' 'or_ln260_4' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln260_26 = zext i10 %or_ln260_4" [FC_Layer.cpp:260]   --->   Operation 318 'zext' 'zext_ln260_26' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%output_buf_addr_8 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_26" [FC_Layer.cpp:260]   --->   Operation 319 'getelementptr' 'output_buf_addr_8' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%or_ln260_5 = or i10 %add_ln260_17, i10 3" [FC_Layer.cpp:260]   --->   Operation 320 'or' 'or_ln260_5' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln260_27 = zext i10 %or_ln260_5" [FC_Layer.cpp:260]   --->   Operation 321 'zext' 'zext_ln260_27' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%output_buf_addr_10 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_27" [FC_Layer.cpp:260]   --->   Operation 322 'getelementptr' 'output_buf_addr_10' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_5, i10 %output_buf_addr_8" [FC_Layer.cpp:260]   --->   Operation 323 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_12 : Operation 324 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_6, i10 %output_buf_addr_10" [FC_Layer.cpp:260]   --->   Operation 324 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1168_10 = sext i32 %p_Result_29"   --->   Operation 325 'sext' 'sext_ln1168_10' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (3.90ns)   --->   "%r_V_21 = mul i56 %sext_ln1168_10, i56 %sext_ln674"   --->   Operation 326 'mul' 'r_V_21' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.90>
ST_13 : Operation 327 [1/1] (0.93ns)   --->   "%add_ln260_18 = add i10 %add_ln260_17, i10 4" [FC_Layer.cpp:260]   --->   Operation 327 'add' 'add_ln260_18' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln260_28 = zext i10 %add_ln260_18" [FC_Layer.cpp:260]   --->   Operation 328 'zext' 'zext_ln260_28' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%output_buf_addr_12 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_28" [FC_Layer.cpp:260]   --->   Operation 329 'getelementptr' 'output_buf_addr_12' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.93ns)   --->   "%add_ln260_19 = add i10 %add_ln260_17, i10 5" [FC_Layer.cpp:260]   --->   Operation 330 'add' 'add_ln260_19' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln260_29 = zext i10 %add_ln260_19" [FC_Layer.cpp:260]   --->   Operation 331 'zext' 'zext_ln260_29' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%output_buf_addr_14 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_29" [FC_Layer.cpp:260]   --->   Operation 332 'getelementptr' 'output_buf_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_7, i10 %output_buf_addr_12" [FC_Layer.cpp:260]   --->   Operation 333 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_13 : Operation 334 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_8, i10 %output_buf_addr_14" [FC_Layer.cpp:260]   --->   Operation 334 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1168_11 = sext i32 %p_Result_30"   --->   Operation 335 'sext' 'sext_ln1168_11' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (3.90ns)   --->   "%r_V_23 = mul i56 %sext_ln1168_11, i56 %sext_ln674"   --->   Operation 336 'mul' 'r_V_23' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.90>
ST_14 : Operation 337 [1/1] (0.93ns)   --->   "%add_ln260_20 = add i10 %add_ln260_17, i10 6" [FC_Layer.cpp:260]   --->   Operation 337 'add' 'add_ln260_20' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln260_30 = zext i10 %add_ln260_20" [FC_Layer.cpp:260]   --->   Operation 338 'zext' 'zext_ln260_30' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%output_buf_addr_16 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_30" [FC_Layer.cpp:260]   --->   Operation 339 'getelementptr' 'output_buf_addr_16' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.93ns)   --->   "%add_ln260_21 = add i10 %add_ln260_17, i10 7" [FC_Layer.cpp:260]   --->   Operation 340 'add' 'add_ln260_21' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln260_31 = zext i10 %add_ln260_21" [FC_Layer.cpp:260]   --->   Operation 341 'zext' 'zext_ln260_31' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%output_buf_addr_18 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_31" [FC_Layer.cpp:260]   --->   Operation 342 'getelementptr' 'output_buf_addr_18' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_9, i10 %output_buf_addr_16" [FC_Layer.cpp:260]   --->   Operation 343 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_14 : Operation 344 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_10, i10 %output_buf_addr_18" [FC_Layer.cpp:260]   --->   Operation 344 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1168_12 = sext i32 %p_Result_31"   --->   Operation 345 'sext' 'sext_ln1168_12' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (3.90ns)   --->   "%r_V_25 = mul i56 %sext_ln1168_12, i56 %sext_ln674"   --->   Operation 346 'mul' 'r_V_25' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 347 [1/1] (0.93ns)   --->   "%add_ln260_22 = add i10 %add_ln260_17, i10 8" [FC_Layer.cpp:260]   --->   Operation 347 'add' 'add_ln260_22' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln260_32 = zext i10 %add_ln260_22" [FC_Layer.cpp:260]   --->   Operation 348 'zext' 'zext_ln260_32' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (0.00ns)   --->   "%output_buf_addr_20 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_32" [FC_Layer.cpp:260]   --->   Operation 349 'getelementptr' 'output_buf_addr_20' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_15 : Operation 350 [1/1] (0.93ns)   --->   "%add_ln260_23 = add i10 %add_ln260_17, i10 9" [FC_Layer.cpp:260]   --->   Operation 350 'add' 'add_ln260_23' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln260_33 = zext i10 %add_ln260_23" [FC_Layer.cpp:260]   --->   Operation 351 'zext' 'zext_ln260_33' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%output_buf_addr_22 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_33" [FC_Layer.cpp:260]   --->   Operation 352 'getelementptr' 'output_buf_addr_22' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_11, i10 %output_buf_addr_20" [FC_Layer.cpp:260]   --->   Operation 353 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_15 : Operation 354 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_12, i10 %output_buf_addr_22" [FC_Layer.cpp:260]   --->   Operation 354 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1168_13 = sext i32 %p_Result_32"   --->   Operation 355 'sext' 'sext_ln1168_13' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (3.90ns)   --->   "%r_V_27 = mul i56 %sext_ln1168_13, i56 %sext_ln674"   --->   Operation 356 'mul' 'r_V_27' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 357 [1/1] (0.93ns)   --->   "%add_ln260_24 = add i10 %add_ln260_17, i10 10" [FC_Layer.cpp:260]   --->   Operation 357 'add' 'add_ln260_24' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln260_34 = zext i10 %add_ln260_24" [FC_Layer.cpp:260]   --->   Operation 358 'zext' 'zext_ln260_34' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%output_buf_addr_24 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_34" [FC_Layer.cpp:260]   --->   Operation 359 'getelementptr' 'output_buf_addr_24' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (0.93ns)   --->   "%add_ln260_25 = add i10 %add_ln260_17, i10 11" [FC_Layer.cpp:260]   --->   Operation 360 'add' 'add_ln260_25' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln260_35 = zext i10 %add_ln260_25" [FC_Layer.cpp:260]   --->   Operation 361 'zext' 'zext_ln260_35' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%output_buf_addr_26 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_35" [FC_Layer.cpp:260]   --->   Operation 362 'getelementptr' 'output_buf_addr_26' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_13, i10 %output_buf_addr_24" [FC_Layer.cpp:260]   --->   Operation 363 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_16 : Operation 364 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_14, i10 %output_buf_addr_26" [FC_Layer.cpp:260]   --->   Operation 364 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1168_14 = sext i32 %p_Result_33"   --->   Operation 365 'sext' 'sext_ln1168_14' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (3.90ns)   --->   "%r_V_29 = mul i56 %sext_ln1168_14, i56 %sext_ln674"   --->   Operation 366 'mul' 'r_V_29' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 367 [1/1] (0.93ns)   --->   "%add_ln260_26 = add i10 %add_ln260_17, i10 12" [FC_Layer.cpp:260]   --->   Operation 367 'add' 'add_ln260_26' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln260_36 = zext i10 %add_ln260_26" [FC_Layer.cpp:260]   --->   Operation 368 'zext' 'zext_ln260_36' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%output_buf_addr_28 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_36" [FC_Layer.cpp:260]   --->   Operation 369 'getelementptr' 'output_buf_addr_28' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.93ns)   --->   "%add_ln260_27 = add i10 %add_ln260_17, i10 13" [FC_Layer.cpp:260]   --->   Operation 370 'add' 'add_ln260_27' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln260_37 = zext i10 %add_ln260_27" [FC_Layer.cpp:260]   --->   Operation 371 'zext' 'zext_ln260_37' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%output_buf_addr_30 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_37" [FC_Layer.cpp:260]   --->   Operation 372 'getelementptr' 'output_buf_addr_30' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_17 : Operation 373 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_15, i10 %output_buf_addr_28" [FC_Layer.cpp:260]   --->   Operation 373 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_17 : Operation 374 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_16, i10 %output_buf_addr_30" [FC_Layer.cpp:260]   --->   Operation 374 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1168_15 = sext i32 %p_Result_34"   --->   Operation 375 'sext' 'sext_ln1168_15' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 0.00>
ST_17 : Operation 376 [1/1] (3.90ns)   --->   "%r_V_31 = mul i56 %sext_ln1168_15, i56 %sext_ln674"   --->   Operation 376 'mul' 'r_V_31' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 377 [1/1] (0.93ns)   --->   "%add_ln260_28 = add i10 %add_ln260_17, i10 14" [FC_Layer.cpp:260]   --->   Operation 377 'add' 'add_ln260_28' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln260_38 = zext i10 %add_ln260_28" [FC_Layer.cpp:260]   --->   Operation 378 'zext' 'zext_ln260_38' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_18 : Operation 379 [1/1] (0.00ns)   --->   "%output_buf_addr_32 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_38" [FC_Layer.cpp:260]   --->   Operation 379 'getelementptr' 'output_buf_addr_32' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_18 : Operation 380 [1/1] (0.93ns)   --->   "%add_ln260_29 = add i10 %add_ln260_17, i10 15" [FC_Layer.cpp:260]   --->   Operation 380 'add' 'add_ln260_29' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln260_39 = zext i10 %add_ln260_29" [FC_Layer.cpp:260]   --->   Operation 381 'zext' 'zext_ln260_39' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_18 : Operation 382 [1/1] (0.00ns)   --->   "%output_buf_addr_34 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_39" [FC_Layer.cpp:260]   --->   Operation 382 'getelementptr' 'output_buf_addr_34' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_18 : Operation 383 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_17, i10 %output_buf_addr_32" [FC_Layer.cpp:260]   --->   Operation 383 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_18 : Operation 384 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_18, i10 %output_buf_addr_34" [FC_Layer.cpp:260]   --->   Operation 384 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1168_16 = sext i32 %p_Result_35"   --->   Operation 385 'sext' 'sext_ln1168_16' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 0.00>
ST_18 : Operation 386 [1/1] (3.90ns)   --->   "%r_V_33 = mul i56 %sext_ln1168_16, i56 %sext_ln674"   --->   Operation 386 'mul' 'r_V_33' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.90>
ST_19 : Operation 387 [1/1] (0.93ns)   --->   "%add_ln260_30 = add i10 %add_ln260_17, i10 16" [FC_Layer.cpp:260]   --->   Operation 387 'add' 'add_ln260_30' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln260_40 = zext i10 %add_ln260_30" [FC_Layer.cpp:260]   --->   Operation 388 'zext' 'zext_ln260_40' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%output_buf_addr_36 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_40" [FC_Layer.cpp:260]   --->   Operation 389 'getelementptr' 'output_buf_addr_36' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.93ns)   --->   "%add_ln260_31 = add i10 %add_ln260_17, i10 17" [FC_Layer.cpp:260]   --->   Operation 390 'add' 'add_ln260_31' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln260_41 = zext i10 %add_ln260_31" [FC_Layer.cpp:260]   --->   Operation 391 'zext' 'zext_ln260_41' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%output_buf_addr_38 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_41" [FC_Layer.cpp:260]   --->   Operation 392 'getelementptr' 'output_buf_addr_38' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_19 : Operation 393 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_19, i10 %output_buf_addr_36" [FC_Layer.cpp:260]   --->   Operation 393 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_19 : Operation 394 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_20, i10 %output_buf_addr_38" [FC_Layer.cpp:260]   --->   Operation 394 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_19 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1168_17 = sext i32 %p_Result_36"   --->   Operation 395 'sext' 'sext_ln1168_17' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 0.00>
ST_19 : Operation 396 [1/1] (3.90ns)   --->   "%r_V_35 = mul i56 %sext_ln1168_17, i56 %sext_ln674"   --->   Operation 396 'mul' 'r_V_35' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 397 [1/1] (0.93ns)   --->   "%add_ln260_32 = add i10 %add_ln260_17, i10 18" [FC_Layer.cpp:260]   --->   Operation 397 'add' 'add_ln260_32' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln260_42 = zext i10 %add_ln260_32" [FC_Layer.cpp:260]   --->   Operation 398 'zext' 'zext_ln260_42' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%output_buf_addr_40 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_42" [FC_Layer.cpp:260]   --->   Operation 399 'getelementptr' 'output_buf_addr_40' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.93ns)   --->   "%add_ln260_33 = add i10 %add_ln260_17, i10 19" [FC_Layer.cpp:260]   --->   Operation 400 'add' 'add_ln260_33' <Predicate = (!icmp_ln256)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln260_43 = zext i10 %add_ln260_33" [FC_Layer.cpp:260]   --->   Operation 401 'zext' 'zext_ln260_43' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%output_buf_addr_42 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln260_43" [FC_Layer.cpp:260]   --->   Operation 402 'getelementptr' 'output_buf_addr_42' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_20 : Operation 403 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_21, i10 %output_buf_addr_40" [FC_Layer.cpp:260]   --->   Operation 403 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_20 : Operation 404 [1/1] (1.29ns)   --->   "%store_ln260 = store i32 %output_buf_load_22, i10 %output_buf_addr_42" [FC_Layer.cpp:260]   --->   Operation 404 'store' 'store_ln260' <Predicate = (!icmp_ln256)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 405 'br' 'br_ln0' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1168_18 = sext i32 %p_Result_37"   --->   Operation 406 'sext' 'sext_ln1168_18' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 0.00>
ST_20 : Operation 407 [1/1] (3.90ns)   --->   "%r_V_37 = mul i56 %sext_ln1168_18, i56 %sext_ln674"   --->   Operation 407 'mul' 'r_V_37' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.90>
ST_21 : Operation 408 [2/2] (1.29ns)   --->   "%lhs = load i10 %output_buf_addr_43"   --->   Operation 408 'load' 'lhs' <Predicate = (!icmp_ln263 & bit)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 409 [2/2] (1.29ns)   --->   "%lhs_2 = load i10 %output_buf_addr_44"   --->   Operation 409 'load' 'lhs_2' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1168_19 = sext i32 %p_Result_38"   --->   Operation 410 'sext' 'sext_ln1168_19' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (3.90ns)   --->   "%r_V_39 = mul i56 %sext_ln1168_19, i56 %sext_ln674"   --->   Operation 411 'mul' 'r_V_39' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.62>
ST_22 : Operation 412 [1/2] (1.29ns)   --->   "%lhs = load i10 %output_buf_addr_43"   --->   Operation 412 'load' 'lhs' <Predicate = (!icmp_ln263 & bit)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs, i24 0"   --->   Operation 413 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln263 & bit)> <Delay = 0.00>
ST_22 : Operation 414 [1/1] (1.33ns)   --->   "%ret_V = add i56 %lhs_1, i56 %r_V_1"   --->   Operation 414 'add' 'ret_V' <Predicate = (!icmp_ln263 & bit)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V, i32 24, i32 55"   --->   Operation 415 'partselect' 'trunc_ln' <Predicate = (!icmp_ln263 & bit)> <Delay = 0.00>
ST_22 : Operation 416 [1/2] (1.29ns)   --->   "%lhs_2 = load i10 %output_buf_addr_44"   --->   Operation 416 'load' 'lhs_2' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 417 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_2, i24 0"   --->   Operation 417 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 0.00>
ST_22 : Operation 418 [1/1] (1.33ns)   --->   "%ret_V_1 = add i56 %lhs_3, i56 %r_V_3"   --->   Operation 418 'add' 'ret_V_1' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_1, i32 24, i32 55"   --->   Operation 419 'partselect' 'trunc_ln717_1' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 0.00>
ST_22 : Operation 420 [2/2] (1.29ns)   --->   "%lhs_4 = load i10 %output_buf_addr_45"   --->   Operation 420 'load' 'lhs_4' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 421 [2/2] (1.29ns)   --->   "%lhs_6 = load i10 %output_buf_addr_46"   --->   Operation 421 'load' 'lhs_6' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 23 <SV = 22> <Delay = 2.62>
ST_23 : Operation 422 [1/2] (1.29ns)   --->   "%lhs_4 = load i10 %output_buf_addr_45"   --->   Operation 422 'load' 'lhs_4' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_4, i24 0"   --->   Operation 423 'bitconcatenate' 'lhs_5' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (1.33ns)   --->   "%ret_V_2 = add i56 %lhs_5, i56 %r_V_5"   --->   Operation 424 'add' 'ret_V_2' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_2, i32 24, i32 55"   --->   Operation 425 'partselect' 'trunc_ln717_2' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 0.00>
ST_23 : Operation 426 [1/2] (1.29ns)   --->   "%lhs_6 = load i10 %output_buf_addr_46"   --->   Operation 426 'load' 'lhs_6' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_6, i24 0"   --->   Operation 427 'bitconcatenate' 'lhs_7' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (1.33ns)   --->   "%ret_V_3 = add i56 %lhs_7, i56 %r_V_7"   --->   Operation 428 'add' 'ret_V_3' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_3, i32 24, i32 55"   --->   Operation 429 'partselect' 'trunc_ln717_3' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 0.00>
ST_23 : Operation 430 [2/2] (1.29ns)   --->   "%lhs_8 = load i10 %output_buf_addr_47"   --->   Operation 430 'load' 'lhs_8' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 431 [2/2] (1.29ns)   --->   "%lhs_10 = load i10 %output_buf_addr_48"   --->   Operation 431 'load' 'lhs_10' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 24 <SV = 23> <Delay = 2.62>
ST_24 : Operation 432 [1/2] (1.29ns)   --->   "%lhs_8 = load i10 %output_buf_addr_47"   --->   Operation 432 'load' 'lhs_8' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_8, i24 0"   --->   Operation 433 'bitconcatenate' 'lhs_9' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 0.00>
ST_24 : Operation 434 [1/1] (1.33ns)   --->   "%ret_V_4 = add i56 %lhs_9, i56 %r_V_9"   --->   Operation 434 'add' 'ret_V_4' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_4, i32 24, i32 55"   --->   Operation 435 'partselect' 'trunc_ln717_4' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 0.00>
ST_24 : Operation 436 [1/2] (1.29ns)   --->   "%lhs_10 = load i10 %output_buf_addr_48"   --->   Operation 436 'load' 'lhs_10' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_24 : Operation 437 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_10, i24 0"   --->   Operation 437 'bitconcatenate' 'lhs_11' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 0.00>
ST_24 : Operation 438 [1/1] (1.33ns)   --->   "%ret_V_5 = add i56 %lhs_11, i56 %r_V_11"   --->   Operation 438 'add' 'ret_V_5' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_5, i32 24, i32 55"   --->   Operation 439 'partselect' 'trunc_ln717_5' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 0.00>
ST_24 : Operation 440 [2/2] (1.29ns)   --->   "%lhs_12 = load i10 %output_buf_addr_49"   --->   Operation 440 'load' 'lhs_12' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_24 : Operation 441 [2/2] (1.29ns)   --->   "%lhs_14 = load i10 %output_buf_addr_50"   --->   Operation 441 'load' 'lhs_14' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 25 <SV = 24> <Delay = 2.62>
ST_25 : Operation 442 [1/2] (1.29ns)   --->   "%lhs_12 = load i10 %output_buf_addr_49"   --->   Operation 442 'load' 'lhs_12' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_12, i24 0"   --->   Operation 443 'bitconcatenate' 'lhs_13' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (1.33ns)   --->   "%ret_V_6 = add i56 %lhs_13, i56 %r_V_13"   --->   Operation 444 'add' 'ret_V_6' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_6, i32 24, i32 55"   --->   Operation 445 'partselect' 'trunc_ln717_6' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 0.00>
ST_25 : Operation 446 [1/2] (1.29ns)   --->   "%lhs_14 = load i10 %output_buf_addr_50"   --->   Operation 446 'load' 'lhs_14' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%lhs_15 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_14, i24 0"   --->   Operation 447 'bitconcatenate' 'lhs_15' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (1.33ns)   --->   "%ret_V_7 = add i56 %lhs_15, i56 %r_V_15"   --->   Operation 448 'add' 'ret_V_7' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_7, i32 24, i32 55"   --->   Operation 449 'partselect' 'trunc_ln717_7' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 0.00>
ST_25 : Operation 450 [2/2] (1.29ns)   --->   "%lhs_16 = load i10 %output_buf_addr_51"   --->   Operation 450 'load' 'lhs_16' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_25 : Operation 451 [2/2] (1.29ns)   --->   "%lhs_18 = load i10 %output_buf_addr_52"   --->   Operation 451 'load' 'lhs_18' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 26 <SV = 25> <Delay = 2.62>
ST_26 : Operation 452 [1/2] (1.29ns)   --->   "%lhs_16 = load i10 %output_buf_addr_51"   --->   Operation 452 'load' 'lhs_16' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_26 : Operation 453 [1/1] (0.00ns)   --->   "%lhs_17 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_16, i24 0"   --->   Operation 453 'bitconcatenate' 'lhs_17' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 0.00>
ST_26 : Operation 454 [1/1] (1.33ns)   --->   "%ret_V_8 = add i56 %lhs_17, i56 %r_V_17"   --->   Operation 454 'add' 'ret_V_8' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_8, i32 24, i32 55"   --->   Operation 455 'partselect' 'trunc_ln717_8' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 0.00>
ST_26 : Operation 456 [1/2] (1.29ns)   --->   "%lhs_18 = load i10 %output_buf_addr_52"   --->   Operation 456 'load' 'lhs_18' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_26 : Operation 457 [1/1] (0.00ns)   --->   "%lhs_19 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_18, i24 0"   --->   Operation 457 'bitconcatenate' 'lhs_19' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 0.00>
ST_26 : Operation 458 [1/1] (1.33ns)   --->   "%ret_V_9 = add i56 %lhs_19, i56 %r_V_19"   --->   Operation 458 'add' 'ret_V_9' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_9, i32 24, i32 55"   --->   Operation 459 'partselect' 'trunc_ln717_9' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 0.00>
ST_26 : Operation 460 [2/2] (1.29ns)   --->   "%lhs_20 = load i10 %output_buf_addr_53"   --->   Operation 460 'load' 'lhs_20' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_26 : Operation 461 [2/2] (1.29ns)   --->   "%lhs_22 = load i10 %output_buf_addr_54"   --->   Operation 461 'load' 'lhs_22' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 27 <SV = 26> <Delay = 2.62>
ST_27 : Operation 462 [1/2] (1.29ns)   --->   "%lhs_20 = load i10 %output_buf_addr_53"   --->   Operation 462 'load' 'lhs_20' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_27 : Operation 463 [1/1] (0.00ns)   --->   "%lhs_21 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_20, i24 0"   --->   Operation 463 'bitconcatenate' 'lhs_21' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 0.00>
ST_27 : Operation 464 [1/1] (1.33ns)   --->   "%ret_V_10 = add i56 %lhs_21, i56 %r_V_21"   --->   Operation 464 'add' 'ret_V_10' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_10, i32 24, i32 55"   --->   Operation 465 'partselect' 'trunc_ln717_s' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 0.00>
ST_27 : Operation 466 [1/2] (1.29ns)   --->   "%lhs_22 = load i10 %output_buf_addr_54"   --->   Operation 466 'load' 'lhs_22' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_27 : Operation 467 [1/1] (0.00ns)   --->   "%lhs_23 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_22, i24 0"   --->   Operation 467 'bitconcatenate' 'lhs_23' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 0.00>
ST_27 : Operation 468 [1/1] (1.33ns)   --->   "%ret_V_11 = add i56 %lhs_23, i56 %r_V_23"   --->   Operation 468 'add' 'ret_V_11' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln717_10 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_11, i32 24, i32 55"   --->   Operation 469 'partselect' 'trunc_ln717_10' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 0.00>
ST_27 : Operation 470 [2/2] (1.29ns)   --->   "%lhs_24 = load i10 %output_buf_addr_55"   --->   Operation 470 'load' 'lhs_24' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_27 : Operation 471 [2/2] (1.29ns)   --->   "%lhs_26 = load i10 %output_buf_addr_56"   --->   Operation 471 'load' 'lhs_26' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 28 <SV = 27> <Delay = 2.62>
ST_28 : Operation 472 [1/2] (1.29ns)   --->   "%lhs_24 = load i10 %output_buf_addr_55"   --->   Operation 472 'load' 'lhs_24' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%lhs_25 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_24, i24 0"   --->   Operation 473 'bitconcatenate' 'lhs_25' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (1.33ns)   --->   "%ret_V_12 = add i56 %lhs_25, i56 %r_V_25"   --->   Operation 474 'add' 'ret_V_12' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln717_11 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_12, i32 24, i32 55"   --->   Operation 475 'partselect' 'trunc_ln717_11' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 0.00>
ST_28 : Operation 476 [1/2] (1.29ns)   --->   "%lhs_26 = load i10 %output_buf_addr_56"   --->   Operation 476 'load' 'lhs_26' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "%lhs_27 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_26, i24 0"   --->   Operation 477 'bitconcatenate' 'lhs_27' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (1.33ns)   --->   "%ret_V_13 = add i56 %lhs_27, i56 %r_V_27"   --->   Operation 478 'add' 'ret_V_13' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln717_12 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_13, i32 24, i32 55"   --->   Operation 479 'partselect' 'trunc_ln717_12' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 0.00>
ST_28 : Operation 480 [2/2] (1.29ns)   --->   "%lhs_28 = load i10 %output_buf_addr_57"   --->   Operation 480 'load' 'lhs_28' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_28 : Operation 481 [2/2] (1.29ns)   --->   "%lhs_30 = load i10 %output_buf_addr_58"   --->   Operation 481 'load' 'lhs_30' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 29 <SV = 28> <Delay = 2.62>
ST_29 : Operation 482 [1/2] (1.29ns)   --->   "%lhs_28 = load i10 %output_buf_addr_57"   --->   Operation 482 'load' 'lhs_28' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%lhs_29 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_28, i24 0"   --->   Operation 483 'bitconcatenate' 'lhs_29' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (1.33ns)   --->   "%ret_V_14 = add i56 %lhs_29, i56 %r_V_29"   --->   Operation 484 'add' 'ret_V_14' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln717_13 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_14, i32 24, i32 55"   --->   Operation 485 'partselect' 'trunc_ln717_13' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 0.00>
ST_29 : Operation 486 [1/2] (1.29ns)   --->   "%lhs_30 = load i10 %output_buf_addr_58"   --->   Operation 486 'load' 'lhs_30' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "%lhs_31 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_30, i24 0"   --->   Operation 487 'bitconcatenate' 'lhs_31' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (1.33ns)   --->   "%ret_V_15 = add i56 %lhs_31, i56 %r_V_31"   --->   Operation 488 'add' 'ret_V_15' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln717_14 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_15, i32 24, i32 55"   --->   Operation 489 'partselect' 'trunc_ln717_14' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 0.00>
ST_29 : Operation 490 [2/2] (1.29ns)   --->   "%lhs_32 = load i10 %output_buf_addr_59"   --->   Operation 490 'load' 'lhs_32' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_29 : Operation 491 [2/2] (1.29ns)   --->   "%lhs_34 = load i10 %output_buf_addr_60"   --->   Operation 491 'load' 'lhs_34' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 30 <SV = 29> <Delay = 2.62>
ST_30 : Operation 492 [1/2] (1.29ns)   --->   "%lhs_32 = load i10 %output_buf_addr_59"   --->   Operation 492 'load' 'lhs_32' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_30 : Operation 493 [1/1] (0.00ns)   --->   "%lhs_33 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_32, i24 0"   --->   Operation 493 'bitconcatenate' 'lhs_33' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (1.33ns)   --->   "%ret_V_16 = add i56 %lhs_33, i56 %r_V_33"   --->   Operation 494 'add' 'ret_V_16' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln717_15 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_16, i32 24, i32 55"   --->   Operation 495 'partselect' 'trunc_ln717_15' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 0.00>
ST_30 : Operation 496 [1/2] (1.29ns)   --->   "%lhs_34 = load i10 %output_buf_addr_60"   --->   Operation 496 'load' 'lhs_34' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%lhs_35 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_34, i24 0"   --->   Operation 497 'bitconcatenate' 'lhs_35' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 0.00>
ST_30 : Operation 498 [1/1] (1.33ns)   --->   "%ret_V_17 = add i56 %lhs_35, i56 %r_V_35"   --->   Operation 498 'add' 'ret_V_17' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln717_16 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_17, i32 24, i32 55"   --->   Operation 499 'partselect' 'trunc_ln717_16' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 0.00>
ST_30 : Operation 500 [2/2] (1.29ns)   --->   "%lhs_36 = load i10 %output_buf_addr_61"   --->   Operation 500 'load' 'lhs_36' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_30 : Operation 501 [2/2] (1.29ns)   --->   "%lhs_38 = load i10 %output_buf_addr_62"   --->   Operation 501 'load' 'lhs_38' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 31 <SV = 30> <Delay = 2.62>
ST_31 : Operation 502 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln, i10 %output_buf_addr_43"   --->   Operation 502 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_31 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge" [FC_Layer.cpp:274]   --->   Operation 503 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit)> <Delay = 0.00>
ST_31 : Operation 504 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_1, i10 %output_buf_addr_44"   --->   Operation 504 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge22" [FC_Layer.cpp:274]   --->   Operation 505 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_1)> <Delay = 0.00>
ST_31 : Operation 506 [1/2] (1.29ns)   --->   "%lhs_36 = load i10 %output_buf_addr_61"   --->   Operation 506 'load' 'lhs_36' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_31 : Operation 507 [1/1] (0.00ns)   --->   "%lhs_37 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_36, i24 0"   --->   Operation 507 'bitconcatenate' 'lhs_37' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 0.00>
ST_31 : Operation 508 [1/1] (1.33ns)   --->   "%ret_V_18 = add i56 %lhs_37, i56 %r_V_37"   --->   Operation 508 'add' 'ret_V_18' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln717_17 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_18, i32 24, i32 55"   --->   Operation 509 'partselect' 'trunc_ln717_17' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 0.00>
ST_31 : Operation 510 [1/2] (1.29ns)   --->   "%lhs_38 = load i10 %output_buf_addr_62"   --->   Operation 510 'load' 'lhs_38' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_31 : Operation 511 [1/1] (0.00ns)   --->   "%lhs_39 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_38, i24 0"   --->   Operation 511 'bitconcatenate' 'lhs_39' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 0.00>
ST_31 : Operation 512 [1/1] (1.33ns)   --->   "%ret_V_19 = add i56 %lhs_39, i56 %r_V_39"   --->   Operation 512 'add' 'ret_V_19' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln717_18 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_19, i32 24, i32 55"   --->   Operation 513 'partselect' 'trunc_ln717_18' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 514 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_2, i10 %output_buf_addr_45"   --->   Operation 514 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_32 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge23" [FC_Layer.cpp:274]   --->   Operation 515 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_2)> <Delay = 0.00>
ST_32 : Operation 516 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_3, i10 %output_buf_addr_46"   --->   Operation 516 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge24" [FC_Layer.cpp:274]   --->   Operation 517 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_3)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 518 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_4, i10 %output_buf_addr_47"   --->   Operation 518 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_33 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge25" [FC_Layer.cpp:274]   --->   Operation 519 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_4)> <Delay = 0.00>
ST_33 : Operation 520 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_5, i10 %output_buf_addr_48"   --->   Operation 520 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_33 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge26" [FC_Layer.cpp:274]   --->   Operation 521 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_5)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 522 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_6, i10 %output_buf_addr_49"   --->   Operation 522 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge27" [FC_Layer.cpp:274]   --->   Operation 523 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_6)> <Delay = 0.00>
ST_34 : Operation 524 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_7, i10 %output_buf_addr_50"   --->   Operation 524 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_34 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge28" [FC_Layer.cpp:274]   --->   Operation 525 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_7)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 526 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_8, i10 %output_buf_addr_51"   --->   Operation 526 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_35 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge29" [FC_Layer.cpp:274]   --->   Operation 527 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_8)> <Delay = 0.00>
ST_35 : Operation 528 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_9, i10 %output_buf_addr_52"   --->   Operation 528 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_35 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge30" [FC_Layer.cpp:274]   --->   Operation 529 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_9)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 530 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_s, i10 %output_buf_addr_53"   --->   Operation 530 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_36 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge31" [FC_Layer.cpp:274]   --->   Operation 531 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_10)> <Delay = 0.00>
ST_36 : Operation 532 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_10, i10 %output_buf_addr_54"   --->   Operation 532 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_36 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge32" [FC_Layer.cpp:274]   --->   Operation 533 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_11)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 534 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_11, i10 %output_buf_addr_55"   --->   Operation 534 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_37 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge33" [FC_Layer.cpp:274]   --->   Operation 535 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_12)> <Delay = 0.00>
ST_37 : Operation 536 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_12, i10 %output_buf_addr_56"   --->   Operation 536 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_37 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge34" [FC_Layer.cpp:274]   --->   Operation 537 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_13)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 538 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_13, i10 %output_buf_addr_57"   --->   Operation 538 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_38 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge35" [FC_Layer.cpp:274]   --->   Operation 539 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_14)> <Delay = 0.00>
ST_38 : Operation 540 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_14, i10 %output_buf_addr_58"   --->   Operation 540 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_38 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge36" [FC_Layer.cpp:274]   --->   Operation 541 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_15)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 542 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_15, i10 %output_buf_addr_59"   --->   Operation 542 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_39 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge37" [FC_Layer.cpp:274]   --->   Operation 543 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_16)> <Delay = 0.00>
ST_39 : Operation 544 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_16, i10 %output_buf_addr_60"   --->   Operation 544 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_39 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge38" [FC_Layer.cpp:274]   --->   Operation 545 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_17)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 1.29>
ST_40 : Operation 546 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_17, i10 %output_buf_addr_61"   --->   Operation 546 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_40 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln274 = br void %._crit_edge39" [FC_Layer.cpp:274]   --->   Operation 547 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_18)> <Delay = 0.00>
ST_40 : Operation 548 [1/1] (1.29ns)   --->   "%store_ln717 = store i32 %trunc_ln717_18, i10 %output_buf_addr_62"   --->   Operation 548 'store' 'store_ln717' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_40 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.loopexit4" [FC_Layer.cpp:274]   --->   Operation 549 'br' 'br_ln274' <Predicate = (!icmp_ln263 & bit_19)> <Delay = 0.00>
ST_40 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln276 = br void %.loopexit._crit_edge" [FC_Layer.cpp:276]   --->   Operation 550 'br' 'br_ln276' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_40 : Operation 551 [1/1] (0.00ns)   --->   "%ret_ln276 = ret" [FC_Layer.cpp:276]   --->   Operation 551 'ret' 'ret_ln276' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.02ns
The critical path consists of the following:
	wire read operation ('k_idx_read') on port 'k_idx' [7]  (0 ns)
	'add' operation ('sub') [14]  (0.825 ns)
	'add' operation ('add_ln260', FC_Layer.cpp:260) [19]  (0.902 ns)
	'getelementptr' operation ('output_buf_addr', FC_Layer.cpp:260) [21]  (0 ns)
	'load' operation ('output_buf_load', FC_Layer.cpp:260) on array 'output_buf' [143]  (1.3 ns)

 <State 2>: 5.2ns
The critical path consists of the following:
	'load' operation ('weight_row.V', FC_Layer.cpp:265) on array 'processing_buffer' [255]  (1.3 ns)
	'mul' operation ('r.V') [262]  (3.9 ns)

 <State 3>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [275]  (3.9 ns)

 <State 4>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [288]  (3.9 ns)

 <State 5>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [301]  (3.9 ns)

 <State 6>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [314]  (3.9 ns)

 <State 7>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [327]  (3.9 ns)

 <State 8>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [340]  (3.9 ns)

 <State 9>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [353]  (3.9 ns)

 <State 10>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [366]  (3.9 ns)

 <State 11>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [379]  (3.9 ns)

 <State 12>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [392]  (3.9 ns)

 <State 13>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [405]  (3.9 ns)

 <State 14>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [418]  (3.9 ns)

 <State 15>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [431]  (3.9 ns)

 <State 16>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [444]  (3.9 ns)

 <State 17>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [457]  (3.9 ns)

 <State 18>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [470]  (3.9 ns)

 <State 19>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [483]  (3.9 ns)

 <State 20>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [496]  (3.9 ns)

 <State 21>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r.V') [509]  (3.9 ns)

 <State 22>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [263]  (1.3 ns)
	'add' operation ('ret.V') [265]  (1.33 ns)

 <State 23>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [289]  (1.3 ns)
	'add' operation ('ret.V') [291]  (1.33 ns)

 <State 24>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [315]  (1.3 ns)
	'add' operation ('ret.V') [317]  (1.33 ns)

 <State 25>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [341]  (1.3 ns)
	'add' operation ('ret.V') [343]  (1.33 ns)

 <State 26>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [367]  (1.3 ns)
	'add' operation ('ret.V') [369]  (1.33 ns)

 <State 27>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [393]  (1.3 ns)
	'add' operation ('ret.V') [395]  (1.33 ns)

 <State 28>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [419]  (1.3 ns)
	'add' operation ('ret.V') [421]  (1.33 ns)

 <State 29>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [445]  (1.3 ns)
	'add' operation ('ret.V') [447]  (1.33 ns)

 <State 30>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [471]  (1.3 ns)
	'add' operation ('ret.V') [473]  (1.33 ns)

 <State 31>: 2.63ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_buf' [497]  (1.3 ns)
	'add' operation ('ret.V') [499]  (1.33 ns)

 <State 32>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_2' on array 'output_buf' [293]  (1.3 ns)

 <State 33>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_4' on array 'output_buf' [319]  (1.3 ns)

 <State 34>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_6' on array 'output_buf' [345]  (1.3 ns)

 <State 35>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_8' on array 'output_buf' [371]  (1.3 ns)

 <State 36>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_s' on array 'output_buf' [397]  (1.3 ns)

 <State 37>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_11' on array 'output_buf' [423]  (1.3 ns)

 <State 38>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_13' on array 'output_buf' [449]  (1.3 ns)

 <State 39>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_15' on array 'output_buf' [475]  (1.3 ns)

 <State 40>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln717') of variable 'trunc_ln717_17' on array 'output_buf' [501]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
