# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# Error: COMP96_0031: SFHS.vhd : (122, 59): Simple expression expected.
# Error: COMP96_0015: SFHS.vhd : (122, 61): ')' expected.
# Error: COMP96_0019: SFHS.vhd : (123, 4): Keyword 'then' expected.
# Error: COMP96_0019: SFHS.vhd : (124, 7): Keyword 'process' expected.
# Error: COMP96_0015: SFHS.vhd : (125, 6): ';' expected.
# Error: COMP96_0016: SFHS.vhd : (125, 13): Design unit declaration expected.
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# Warning: COMP96_0119: PCNTW.vhd : (75, 10): The range is 'null range'.
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 6 Errors 1 Warnings  Analysis time :  0.6 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# Warning: COMP96_0119: PCNTW.vhd : (75, 10): The range is 'null range'.
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7322 kB (elbread=1280 elab2=5887 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:05 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# add wave -noreg {/ALU/Op}
# add wave -noreg {/ALU/A}
# add wave -noreg {/ALU/B}
# add wave -noreg {/ALU/C}
# add wave -noreg {/ALU/Rd}
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7322 kB (elbread=1280 elab2=5887 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:07 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7322 kB (elbread=1280 elab2=5887 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:08 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/LI.vhd" at line 35 in process of instance "/ALU/LI_0/line__33".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7322 kB (elbread=1280 elab2=5887 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:10 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6198 kB (elbread=1280 elab2=4780 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:15 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/LI.vhd" at line 35 in process of instance "/ALU/LI_0/line__33".
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6198 kB (elbread=1280 elab2=4780 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:22 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/ALU/Op}
# add wave -noreg {/ALU/A}
# add wave -noreg {/ALU/B}
# add wave -noreg {/ALU/C}
# add wave -noreg {/ALU/Rd}
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/Op' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/A' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/B' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/C' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/Rd' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1280 elab2=5808 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:25 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0110: SIMALS.vhd : (54, 4): Signal cannot be the target of a variable assignment.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7227 kB (elbread=1280 elab2=5808 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:32 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5808 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:36 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5808 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:36 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5808 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:37 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5808 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:38 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5808 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:38 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5808 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:41 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7223 kB (elbread=1280 elab2=5804 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:41 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0329: ALU.vhd : (293, 2): Generate statement must have a label.
# Error: COMP96_0019: ALU.vhd : (293, 20): Keyword 'generate' expected.
# Error: COMP96_0019: ALU.vhd : (295, 2): Keyword 'end' expected.
# Error: COMP96_0016: ALU.vhd : (296, 3): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5809 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:44 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5809 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:45 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7228 kB (elbread=1280 elab2=5809 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:45 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0015: ALU.vhd : (296, 36): '=>' expected.
# Error: COMP96_0015: ALU.vhd : (297, 36): '=>' expected.
# Error: COMP96_0019: ALU.vhd : (298, 6): Keyword 'case' expected.
# Error: COMP96_0019: ALU.vhd : (299, 5): Keyword 'process' expected.
# Error: COMP96_0019: ALU.vhd : (300, 0): Keyword 'end' expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0015: ALU.vhd : (296, 37): '=>' expected.
# Error: COMP96_0015: ALU.vhd : (297, 37): '=>' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0301: ALU.vhd : (295, 3): The choice 'others' must be present when all alternatives are not covered.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7324 kB (elbread=1280 elab2=5889 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:49 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7324 kB (elbread=1280 elab2=5889 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:49 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0083: ALU.vhd : (296, 9): The type of a choice expression does not match the case expression.
# Error: COMP96_0083: ALU.vhd : (297, 9): The type of a choice expression does not match the case expression.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7324 kB (elbread=1280 elab2=5889 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:50 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7324 kB (elbread=1280 elab2=5889 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:50 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7229 kB (elbread=1280 elab2=5809 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:51 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7229 kB (elbread=1280 elab2=5809 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:51 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7229 kB (elbread=1280 elab2=5809 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:51 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7229 kB (elbread=1280 elab2=5809 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:52 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0581: ALU.vhd : (299, 11): The question mark delimiter (?) expected. (IEEE 1076-2008, 10.9)
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7229 kB (elbread=1280 elab2=5809 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  9:55 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7336 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:06 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7336 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:06 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd" at line 54 in process of instance "/ALU/SIMALS_0/line__51".
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7336 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:08 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7336 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:08 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:12 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:13 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd" at line 56 in process of instance "/ALU/SIMALS_0/line__54".
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:14 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd" at line 56 in process of instance "/ALU/SIMALS_0/line__54".
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:14 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:16 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:16 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd" at line 57 in process of instance "/ALU/SIMALS_0/line__54".
step
# CODE2GRAPHICS: Checking success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# CODE2GRAPHICS: Diagram file(s) generation completed in 1.0 seconds.
# CODE2GRAPHICS: One unit converted to a Block Diagram.
# CODE2GRAPHICS: Double click on this line to view the generated log file.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 3 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 4 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:18 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
# CODE2GRAPHICS: Checking success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# CODE2GRAPHICS: Diagram file(s) generation completed in 0.5 seconds.
# CODE2GRAPHICS: 8 units converted to Block Diagrams.
# CODE2GRAPHICS: Double click on this line to view the generated log file.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd $dsn/../blocks/ALU.bde $dsn/../blocks/SIMAHS.bde $dsn/../blocks/SIMALS.bde $dsn/../blocks/SIMSHS.bde $dsn/../blocks/SIMSLS.bde $dsn/../blocks/SLIMAHS.bde $dsn/../blocks/SLIMALS.bde $dsn/../blocks/SLIMSHS.bde $dsn/../blocks/SLIMSLS.bde
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/ALU.bde'.
# DRC: Warning: ALU.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\ALU.vhd from C:\My_Designs\SIMD\ALU\..\blocks\ALU.bde ...
# Generation successful
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/SIMAHS.bde'.
# DRC: Warning: SIMAHS.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\SIMAHS.vhd from C:\My_Designs\SIMD\ALU\..\blocks\SIMAHS.bde ...
# Generation successful
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/SIMALS.bde'.
# DRC: SIMALS.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\SIMALS.vhd from C:\My_Designs\SIMD\ALU\..\blocks\SIMALS.bde ...
# Generation successful
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/SIMSHS.bde'.
# DRC: Warning: SIMSHS.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\SIMSHS.vhd from C:\My_Designs\SIMD\ALU\..\blocks\SIMSHS.bde ...
# Generation successful
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/SIMSLS.bde'.
# DRC: Warning: SIMSLS.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\SIMSLS.vhd from C:\My_Designs\SIMD\ALU\..\blocks\SIMSLS.bde ...
# Generation successful
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/SLIMAHS.bde'.
# DRC: Warning: SLIMAHS.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\SLIMAHS.vhd from C:\My_Designs\SIMD\ALU\..\blocks\SLIMAHS.bde ...
# Generation successful
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/SLIMALS.bde'.
# DRC: Warning: SLIMALS.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\SLIMALS.vhd from C:\My_Designs\SIMD\ALU\..\blocks\SLIMALS.bde ...
# Generation successful
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/SLIMSHS.bde'.
# DRC: Warning: SLIMSHS.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\SLIMSHS.vhd from C:\My_Designs\SIMD\ALU\..\blocks\SLIMSHS.bde ...
# Generation successful
# DRC: Checking file 'C:/My_Designs/SIMD/ALU/../blocks/SLIMSLS.bde'.
# DRC: Warning: SLIMSLS.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\My_Designs\SIMD\ALU\compile\SLIMSLS.vhd from C:\My_Designs\SIMD\ALU\..\blocks\SLIMSLS.bde ...
# Generation successful
restart
# ELBREAD: Elaboration process.
# ELBREAD: Error: Architecture 'structural' of entity 'ALU' not found in library 'alu'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# 
# VSIM: Error: Cannot initialize simulation - no top level  entity/architecture or configuration is selected
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# File: ./../compile/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Warning: COMP96_0994: ../compile/ALU.vhd : (35, 1): Multiple architecture "structural" of entity "ALU" found in "./../compile/ALU.vhd", "C:/My_Designs/SIMD/ALU/src/ALU.vhd".
# File: ./../compile/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# Warning: COMP96_0994: ../compile/SIMAHS.vhd : (35, 1): Multiple architecture "behavioral" of entity "SIMAHS" found in "./../compile/SIMAHS.vhd", "C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd".
# File: ./../compile/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Warning: COMP96_0994: ../compile/SIMALS.vhd : (35, 1): Multiple architecture "behavioral" of entity "SIMALS" found in "./../compile/SIMALS.vhd", "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd".
# File: ./../compile/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# Warning: COMP96_0994: ../compile/SIMSHS.vhd : (35, 1): Multiple architecture "behavioral" of entity "SIMSHS" found in "./../compile/SIMSHS.vhd", "C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd".
# File: ./../compile/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# Warning: COMP96_0994: ../compile/SIMSLS.vhd : (35, 1): Multiple architecture "behavioral" of entity "SIMSLS" found in "./../compile/SIMSLS.vhd", "C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd".
# File: ./../compile/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# Warning: COMP96_0994: ../compile/SLIMAHS.vhd : (35, 1): Multiple architecture "behavioral" of entity "SLIMAHS" found in "./../compile/SLIMAHS.vhd", "C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd".
# File: ./../compile/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# Warning: COMP96_0994: ../compile/SLIMALS.vhd : (35, 1): Multiple architecture "behavioral" of entity "SLIMALS" found in "./../compile/SLIMALS.vhd", "C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd".
# File: ./../compile/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# Warning: COMP96_0994: ../compile/SLIMSHS.vhd : (34, 1): Multiple architecture "behavioral" of entity "SLIMSHS" found in "./../compile/SLIMSHS.vhd", "C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd".
# File: ./../compile/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# Warning: COMP96_0994: ../compile/SLIMSLS.vhd : (35, 1): Multiple architecture "behavioral" of entity "SLIMSLS" found in "./../compile/SLIMSLS.vhd", "C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd".
# Compile success 0 Errors 9 Warnings  Analysis time :  1.0 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:26 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/Op' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/A' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/B' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/C' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/ALU/Rd' has already been traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:28 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 3 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 4 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 5 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:29 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/ALU.vhd" at line 319 in process of instance "/ALU/line__317".
step
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:30 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd" at line 57 in process of instance "/ALU/SIMALS_0/line__54".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:30 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd" at line 57 in process of instance "/ALU/SIMALS_0/line__54".
step
step
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0015: SIMALS.vhd : (57, 14): ';' expected.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:32 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0015: SIMALS.vhd : (57, 14): ';' expected.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0015: SIMALS.vhd : (57, 21): '=>' expected.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0015: SIMALS.vhd : (58, 3): ';' expected.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0367: SIMALS.vhd : (51, 109): Improper array length (16). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (52, 112): Improper array length (48). Expected length is 32.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7338 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:35 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd" at line 57 in process of instance "/ALU/SIMALS_0/line__54".
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0077: SIMALS.vhd : (57, 9): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:37 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/SIMALS.vhd" at line 57 in process of instance "/ALU/SIMALS_0/line__54".
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:37 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:38 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: Cannot set breakpoint. No executable statement found or debugging data is unavailable. Compile source files with the -dbg argument of the acom/alog command or check the Enable Debug option in the Compilation | VHDL/Verilog category of the Design Settings dialog box.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 3 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 4 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:40 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 48 in process of instance "/ALU/SIMALS_0/SIMALS_0/sat".
step
step
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:41 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 48 in process of instance "/ALU/SIMALS_0/SIMALS_0/sat".
step
step
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:42 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 48 in process of instance "/ALU/SIMALS_0/SIMALS_0/sat".
step
step
step
step
step
step
step
step
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 48 in process of instance "/ALU/SIMALS_0/SIMALS_1/sat".
step
step
step
step
step
step
step
step
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 48 in process of instance "/ALU/SIMALS_0/SIMALS_2/sat".
step
step
step
step
step
step
step
step
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 48 in process of instance "/ALU/SIMALS_0/SIMALS_3/sat".
step
step
step
step
step
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:43 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/ALU.vhd" at line 319 in process of instance "/ALU/line__317".
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 48 in process of instance "/ALU/SIMALS_0/SIMALS_0/sat".
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:44 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/ALU.vhd" at line 319 in process of instance "/ALU/line__317".
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:44 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 48 in process of instance "/ALU/SIMALS_0/SIMALS_0/sat".
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:44 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0664: SIMALS.vhd : (50, 114): Value 63 out of range 31 downto 0.
# Error: COMP96_0664: SIMALS.vhd : (51, 114): Value 95 out of range 31 downto 0.
# Error: COMP96_0664: SIMALS.vhd : (52, 117): Value 127 out of range 31 downto 0.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:47 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:52 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:53 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:54 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:55 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+MULT_ADD_I MULT_ADD_I behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7219 kB (elbread=1280 elab2=5801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  10:56 PM, Sunday, March 28, 2021
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+SIMALS SIMALS structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Fatal Error: ELAB2_0030 Error while reading binary code for unit "simals".
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
asim -O5 +access +r +m+SIMALS SIMALS structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Fatal Error: ELAB2_0030 Error while reading binary code for unit "simals".
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# CODE2GRAPHICS: Checking success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# CODE2GRAPHICS: Diagram file(s) generation completed in 0.1 seconds.
# CODE2GRAPHICS: One unit converted to a Block Diagram.
# CODE2GRAPHICS: Double click on this line to view the generated log file.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ALU ALU structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:00 PM, Sunday, March 28, 2021
#  Simulation has been initialized
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/MAXWS_0,  Process: max0.
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/MAXWS_0,  Process: max1.
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/MAXWS_0,  Process: max2.
# KERNEL: WARNING: NUMERIC_STD.">": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/MAXWS_0,  Process: max3.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/MINWS_0,  Process: min0.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/MINWS_0,  Process: min1.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/MINWS_0,  Process: min2.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/MINWS_0,  Process: min3.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/ROTW_0,  Process: line__37.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/ROTW_0,  Process: line__38.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/ROTW_0,  Process: line__39.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /ALU/ROTW_0,  Process: line__40.
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/ALU/Op}
# add wave -noreg {/ALU/A}
# add wave -noreg {/ALU/B}
# add wave -noreg {/ALU/C}
# add wave -noreg {/ALU/Rd}
# add wave -noreg {/ALU/r0}
# add wave -noreg {/ALU/r1}
# add wave -noreg {/ALU/r2}
# add wave -noreg {/ALU/r3}
# add wave -noreg {/ALU/r4}
# add wave -noreg {/ALU/r5}
# add wave -noreg {/ALU/r6}
# add wave -noreg {/ALU/r7}
# add wave -noreg {/ALU/r8}
# add wave -noreg {/ALU/r9}
# add wave -noreg {/ALU/r10}
# add wave -noreg {/ALU/r11}
# add wave -noreg {/ALU/r12}
# add wave -noreg {/ALU/r13}
# add wave -noreg {/ALU/r14}
# add wave -noreg {/ALU/r15}
# add wave -noreg {/ALU/r16}
# add wave -noreg {/ALU/r17}
# add wave -noreg {/ALU/r18}
# add wave -noreg {/ALU/r19}
# add wave -noreg {/ALU/r20}
# add wave -noreg {/ALU/r21}
# add wave -noreg {/ALU/r22}
# add wave -noreg {/ALU/r23}
# add wave -noreg {/ALU/r24}
# 30 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:00 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:02 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:02 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:03 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0015: ALU.vhd : (36, 44): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Error: COMP96_0015: ALU.vhd : (36, 44): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:04 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:04 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5900 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:05 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0367: SIMALS.vhd : (37, 48): Improper array length (16). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (38, 48): Improper array length (16). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (39, 48): Improper array length (16). Expected length is 32.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:11 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0367: SIMALS.vhd : (61, 70): Improper array length (128). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (62, 70): Improper array length (128). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (63, 70): Improper array length (128). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (64, 70): Improper array length (128). Expected length is 32.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7337 kB (elbread=1280 elab2=5901 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:13 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7339 kB (elbread=1280 elab2=5902 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:15 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7339 kB (elbread=1280 elab2=5902 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:15 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7339 kB (elbread=1280 elab2=5902 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:16 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd" at line 53 in process of instance "/ALU/SIMALS_0/SIMALS_0/sat".
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7339 kB (elbread=1280 elab2=5902 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:16 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:19 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:20 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:22 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:23 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:24 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:25 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:26 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:27 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:29 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Fatal Error: Don't care ('-') value in the matching select/case statement expression.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
# KERNEL: Warning: KERNEL_0096 Specified value cannot fit in signal. Most significant bit(s) will be lost.
#  11:30 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:31 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:32 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:34 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/AU.vhd" at line 44 in process of instance "/ALU/AU_0/line__42".
step
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:34 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/AU.vhd" at line 44 in process of instance "/ALU/AU_0/line__42".
step
step
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:36 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:36 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: Stopped at time 0 ps + 0.
# Stopped in "C:/My_Designs/SIMD/ALU/src/AU.vhd" at line 44 in process of instance "/ALU/AU_0/line__42".
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:37 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:40 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:40 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:41 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 1000 ns
# KERNEL: stopped at time: 2 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:42 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0367: SIMALS.vhd : (36, 49): Improper array length (160). Expected length is 128.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:43 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:43 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0367: SIMALS.vhd : (69, 9): Improper array length (32). Expected length is 128.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.6 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:44 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0664: SIMALS.vhd : (62, 75): Value 63 out of range 31 downto 0.
# Error: COMP96_0664: SIMALS.vhd : (63, 75): Value 95 out of range 31 downto 0.
# Error: COMP96_0664: SIMALS.vhd : (64, 75): Value 127 out of range 31 downto 0.
# Error: COMP96_0367: SIMALS.vhd : (69, 9): Improper array length (32). Expected length is 128.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:44 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:45 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7341 kB (elbread=1280 elab2=5904 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:45 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0367: SIMALS.vhd : (61, 70): Improper array length (128). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (62, 70): Improper array length (128). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (63, 70): Improper array length (128). Expected length is 32.
# Error: COMP96_0367: SIMALS.vhd : (64, 70): Improper array length (128). Expected length is 32.
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7342 kB (elbread=1280 elab2=5905 kernel=156 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\SIMD\ALU\src\wave.asdb
#  11:47 PM, Sunday, March 28, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/SIMD/ALU/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# Error: COMP96_0078: SIMALS.vhd : (46, 38): Unknown identifier "i0".
# Error: COMP96_0078: SIMALS.vhd : (46, 47): Unknown identifier "j0".
# Error: COMP96_0078: SIMALS.vhd : (46, 56): Unknown identifier "k0".
# Error: COMP96_0078: SIMALS.vhd : (47, 38): Unknown identifier "i1".
# Error: COMP96_0078: SIMALS.vhd : (47, 47): Unknown identifier "j1".
# Error: COMP96_0078: SIMALS.vhd : (47, 56): Unknown identifier "k1".
# Error: COMP96_0078: SIMALS.vhd : (48, 38): Unknown identifier "i2".
# Error: COMP96_0078: SIMALS.vhd : (48, 47): Unknown identifier "j2".
# Error: COMP96_0078: SIMALS.vhd : (48, 56): Unknown identifier "k2".
# Error: COMP96_0078: SIMALS.vhd : (49, 38): Unknown identifier "i3".
# Error: COMP96_0078: SIMALS.vhd : (49, 47): Unknown identifier "j3".
# Error: COMP96_0078: SIMALS.vhd : (49, 56): Unknown identifier "k3".
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 12 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# Error: COMP96_0078: SIMAHS.vhd : (53, 9): Unknown identifier "res0".
# Error: COMP96_0078: SIMAHS.vhd : (53, 16): Unknown identifier "res1".
# Error: COMP96_0078: SIMAHS.vhd : (53, 23): Unknown identifier "res2".
# Error: COMP96_0078: SIMAHS.vhd : (53, 30): Unknown identifier "res3".
# Error: COMP96_0133: SIMAHS.vhd : (53, 30): Cannot find object declaration.
# Error: COMP96_0133: SIMAHS.vhd : (53, 9): Cannot find object declaration.
# Error: COMP96_0077: SIMAHS.vhd : (53, 9): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work ALU -2008  $dsn/src/MULT_SUB_I.vhd $dsn/src/OR_128.vhd $dsn/src/SFHS.vhd $dsn/src/SFW.vhd $dsn/src/ROTW.vhd $dsn/src/PCNTW.vhd $dsn/src/NOP.vhd $dsn/src/MULT_SUB_L.vhd $dsn/src/BCW.vhd $dsn/src/MLHU.vhd $dsn/src/MULT_ADD_I.vhd $dsn/src/MULT_ADD_L.vhd $dsn/src/MINWS.vhd $dsn/src/MLHCU.vhd $dsn/src/MAXWS.vhd $dsn/src/LI.vhd $dsn/src/AU.vhd $dsn/src/AND_128.vhd $dsn/src/AHS.vhd $dsn/src/AHU.vhd $dsn/src/ABSDB.vhd $dsn/src/SIMALS.vhd $dsn/src/SIMAHS.vhd $dsn/src/SIMSLS.vhd $dsn/src/SLIMALS.vhd $dsn/src/SLIMSLS.vhd $dsn/src/SLIMSHS.vhd $dsn/src/SLIMAHS.vhd $dsn/src/SIMSHS.vhd $dsn/src/ALU.vhd
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_I.vhd
# Compile Entity "MULT_SUB_I"
# Compile Architecture "behavioral" of Entity "MULT_SUB_I"
# File: C:/My_Designs/SIMD/ALU/src/OR_128.vhd
# Compile Entity "OR_128"
# Compile Architecture "behavioral" of Entity "OR_128"
# File: C:/My_Designs/SIMD/ALU/src/SFHS.vhd
# Compile Entity "SFHS"
# Compile Architecture "behavioral" of Entity "SFHS"
# File: C:/My_Designs/SIMD/ALU/src/SFW.vhd
# Compile Entity "SFW"
# Compile Architecture "behavioral" of Entity "SFW"
# File: C:/My_Designs/SIMD/ALU/src/ROTW.vhd
# Compile Entity "ROTW"
# Compile Architecture "behavioral" of Entity "ROTW"
# File: C:/My_Designs/SIMD/ALU/src/PCNTW.vhd
# Compile Entity "PCNTW"
# Compile Architecture "behavioral" of Entity "PCNTW"
# File: C:/My_Designs/SIMD/ALU/src/NOP.vhd
# Compile Entity "NOP"
# Compile Architecture "behavioral" of Entity "NOP"
# File: C:/My_Designs/SIMD/ALU/src/MULT_SUB_L.vhd
# Compile Entity "MULT_SUB_L"
# Compile Architecture "behavioral" of Entity "MULT_SUB_L"
# File: C:/My_Designs/SIMD/ALU/src/BCW.vhd
# Compile Entity "BCW"
# Compile Architecture "behavioral" of Entity "BCW"
# File: C:/My_Designs/SIMD/ALU/src/MLHU.vhd
# Compile Entity "MLHU"
# Compile Architecture "behavioral" of Entity "MLHU"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_I.vhd
# Compile Entity "MULT_ADD_I"
# Compile Architecture "behavioral" of Entity "MULT_ADD_I"
# File: C:/My_Designs/SIMD/ALU/src/MULT_ADD_L.vhd
# Compile Entity "MULT_ADD_L"
# Compile Architecture "behavioral" of Entity "MULT_ADD_L"
# File: C:/My_Designs/SIMD/ALU/src/MINWS.vhd
# Compile Entity "MINWS"
# Compile Architecture "behavioral" of Entity "MINWS"
# File: C:/My_Designs/SIMD/ALU/src/MLHCU.vhd
# Compile Entity "MLHCU"
# Compile Architecture "behavioral" of Entity "MLHCU"
# File: C:/My_Designs/SIMD/ALU/src/MAXWS.vhd
# Compile Entity "MAXWS"
# Compile Architecture "behavioral" of Entity "MAXWS"
# File: C:/My_Designs/SIMD/ALU/src/LI.vhd
# Compile Entity "LI"
# Compile Architecture "behavioral" of Entity "LI"
# File: C:/My_Designs/SIMD/ALU/src/AU.vhd
# Compile Entity "AU"
# Compile Architecture "behavioral" of Entity "AU"
# File: C:/My_Designs/SIMD/ALU/src/AND_128.vhd
# Compile Entity "AND_128"
# Compile Architecture "behavioral" of Entity "AND_128"
# File: C:/My_Designs/SIMD/ALU/src/AHS.vhd
# Compile Entity "AHS"
# Compile Architecture "behavioral" of Entity "AHS"
# File: C:/My_Designs/SIMD/ALU/src/AHU.vhd
# Compile Entity "AHU"
# Compile Architecture "behavioral" of Entity "AHU"
# File: C:/My_Designs/SIMD/ALU/src/ABSDB.vhd
# Compile Entity "ABSDB"
# Compile Architecture "behavioral" of Entity "ABSDB"
# File: C:/My_Designs/SIMD/ALU/src/SIMALS.vhd
# Compile Entity "SIMALS"
# Compile Architecture "behavioral" of Entity "SIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SIMAHS.vhd
# Compile Entity "SIMAHS"
# Compile Architecture "behavioral" of Entity "SIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSLS.vhd
# Compile Entity "SIMSLS"
# Compile Architecture "behavioral" of Entity "SIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMALS.vhd
# Compile Entity "SLIMALS"
# Compile Architecture "behavioral" of Entity "SLIMALS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSLS.vhd
# Compile Entity "SLIMSLS"
# Compile Architecture "behavioral" of Entity "SLIMSLS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMSHS.vhd
# Compile Entity "SLIMSHS"
# Compile Architecture "behavioral" of Entity "SLIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/SLIMAHS.vhd
# Compile Entity "SLIMAHS"
# Compile Architecture "behavioral" of Entity "SLIMAHS"
# File: C:/My_Designs/SIMD/ALU/src/SIMSHS.vhd
# Compile Entity "SIMSHS"
# Compile Architecture "behavioral" of Entity "SIMSHS"
# File: C:/My_Designs/SIMD/ALU/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "structural" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
