
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035596                       # Number of seconds simulated
sim_ticks                                 35596258827                       # Number of ticks simulated
final_tick                               565160638764                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 288338                       # Simulator instruction rate (inst/s)
host_op_rate                                   364143                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2326449                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918192                       # Number of bytes of host memory used
host_seconds                                 15300.68                       # Real time elapsed on the host
sim_insts                                  4411766117                       # Number of instructions simulated
sim_ops                                    5571635609                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2044416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2188928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       908928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1305472                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6454272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2473216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2473216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15972                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17101                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7101                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10199                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 50424                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19322                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19322                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57433451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61493204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25534369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36674416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               181318830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             183390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          69479661                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               69479661                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          69479661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57433451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61493204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25534369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36674416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              250798491                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85362732                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30999858                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25427457                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017186                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13057892                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087382                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157634                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87070                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32025380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170281100                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30999858                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245016                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36589246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10804441                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6711506                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15667910                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84080813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.488743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47491567     56.48%     56.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655668      4.35%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194778      3.80%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441663      4.09%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3002012      3.57%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571614      1.87%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026521      1.22%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715847      3.23%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17981143     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84080813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363154                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994794                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33683336                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6295761                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34809851                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543623                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8748233                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079372                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6479                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201964838                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51026                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8748233                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35358400                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2746686                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       861157                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33650145                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2716184                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195099364                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11298                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1697219                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747829                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          122                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271028590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909742461                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909742461                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102769326                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34268                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18246                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7229450                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19223648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10021627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242489                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3185746                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183910950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34250                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147790484                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280313                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61015595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186389516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2206                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84080813                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.757719                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909714                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29885295     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17840339     21.22%     56.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11957479     14.22%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7628622      9.07%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7548678      8.98%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4423507      5.26%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3396545      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744980      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655368      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84080813                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083524     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204062     13.19%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259816     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121579951     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016909      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15741118     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8436484      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147790484                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547441                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010471                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381489531                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244961840                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143643057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149337925                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262430                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7011519                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          437                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1064                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2279954                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8748233                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2000700                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166102                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183945200                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316220                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19223648                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10021627                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18228                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121482                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8140                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1064                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128471                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362409                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145210559                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14791674                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579921                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22987705                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586368                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8196031                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701100                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143789388                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143643057                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93698518                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261754858                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682737                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357963                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61526260                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042570                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75332580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30026503     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449161     27.15%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374237     11.12%     78.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291863      5.70%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3688113      4.90%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810341      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992690      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008977      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3690695      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75332580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3690695                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255590065                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376652899                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1281919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853627                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853627                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171471                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171471                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655615747                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197039957                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189400551                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85362732                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30790854                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25025015                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2103230                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13038144                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12017160                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3253202                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89308                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30920553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170794604                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30790854                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15270362                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37570344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11288555                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6246443                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15145819                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       906218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83876015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46305671     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3305189      3.94%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2663097      3.18%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6485770      7.73%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1748502      2.08%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2267572      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1637125      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          913784      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18549305     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83876015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360706                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000810                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32348208                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6060208                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36126943                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243881                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9096766                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5258897                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204213506                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83298                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9096766                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34717564                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1364391                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1205565                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33945381                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3546340                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196989687                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31389                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1470206                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1102926                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          940                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275818195                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919657332                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919657332                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169051617                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106766560                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40047                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22385                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9727025                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18372602                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9343372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       147995                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3285216                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186289734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147972679                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285451                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64370906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196665269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83876015                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764183                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885378                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29009636     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18038595     21.51%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11964828     14.26%     70.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8765110     10.45%     80.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7510194      8.95%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3911179      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3335269      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628819      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       712385      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83876015                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         867031     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176187     14.47%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174544     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123300324     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2105853      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16375      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14697986      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7852141      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147972679                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733458                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217768                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381324592                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250699800                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144208788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149190447                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       555148                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7246872                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2893                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          667                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2385287                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9096766                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         553773                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80955                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186328229                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       407451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18372602                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9343372                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22117                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          667                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1260573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2439686                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145623807                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13784655                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2348872                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21436371                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20539443                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7651716                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705941                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144304903                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144208788                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93978714                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265359472                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689365                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354156                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99036385                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121626138                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64702849                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2107598                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74779249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626469                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28991976     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20754105     27.75%     66.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8443465     11.29%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4742619      6.34%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3888659      5.20%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1584013      2.12%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1885277      2.52%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       942197      1.26%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3546938      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74779249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99036385                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121626138                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18083815                       # Number of memory references committed
system.switch_cpus1.commit.loads             11125730                       # Number of loads committed
system.switch_cpus1.commit.membars              16376                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17475298                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109589589                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2476100                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3546938                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257561298                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381760501                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1486717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99036385                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121626138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99036385                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861933                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861933                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.160183                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.160183                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655130664                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199343499                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188411382                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32752                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85362732                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31484791                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25666616                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101310                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13336988                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12313220                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3395257                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93347                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31499523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172934248                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31484791                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15708477                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38421402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11166211                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5335756                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15549722                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1018308                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84295683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.293711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45874281     54.42%     54.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2542648      3.02%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4753514      5.64%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4735058      5.62%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2938826      3.49%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2338544      2.77%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1462102      1.73%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1374506      1.63%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18276204     21.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84295683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368835                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.025875                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32843940                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5277355                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36908983                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226654                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9038744                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5328490                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207486138                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9038744                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35229671                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1012614                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       999247                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34704607                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3310794                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200069120                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1376707                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1012828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280918194                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    933392384                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    933392384                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173827100                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107091094                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35658                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17116                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9215292                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18509874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9452573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118909                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3337847                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188634936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150304278                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       294347                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63745854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194935302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84295683                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783060                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896913                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28804066     34.17%     34.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18321545     21.73%     55.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12171827     14.44%     70.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7933291      9.41%     79.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8360066      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4042860      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3191925      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       727732      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       742371      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84295683                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         937326     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177726     13.76%     86.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176346     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125722164     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2019579      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17116      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14545098      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8000321      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150304278                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.760772                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1291398                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386489984                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252415358                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146864568                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151595676                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       469644                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7178039                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2050                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2273910                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9038744                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         529874                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91000                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188669171                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18509874                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9452573                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17116                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1315075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1165885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2480960                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148313142                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13876547                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1991136                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21689374                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21031239                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7812827                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737446                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146910620                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146864568                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93614955                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268652107                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720476                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348462                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101236484                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124651749                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64017854                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2126747                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75256939                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656349                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149526                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28474878     37.84%     37.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21117563     28.06%     65.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8773877     11.66%     77.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4374490      5.81%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4367844      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1767689      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1771825      2.35%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       947993      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3660780      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75256939                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101236484                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124651749                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18510498                       # Number of memory references committed
system.switch_cpus2.commit.loads             11331835                       # Number of loads committed
system.switch_cpus2.commit.membars              17116                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17992140                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112301664                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2570934                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3660780                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260265762                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386383816                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1067049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101236484                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124651749                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101236484                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843201                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843201                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185956                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185956                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666253518                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204011482                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190606835                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34232                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85362732                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31146511                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25350735                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081359                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13277522                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12278284                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3205712                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91785                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34427060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170099203                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31146511                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15483996                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35744717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10677823                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5365404                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16829374                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       837309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84098490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.491228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48353773     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1928213      2.29%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2516588      2.99%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3786271      4.50%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3680745      4.38%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2795507      3.32%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1661862      1.98%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2487596      2.96%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16887935     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84098490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364872                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.992664                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35564333                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5247403                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34456834                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268883                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8561036                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5272538                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203507275                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8561036                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37450665                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1053803                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1449515                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32795446                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2788019                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197574832                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          839                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1206354                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       874627                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           53                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275308138                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920157762                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920157762                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171181408                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104126717                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41842                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23578                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7878456                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18311004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9706006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188230                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3020163                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183621254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147937525                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275793                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59696987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181478916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6338                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84098490                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759098                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898435                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29194882     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18491296     21.99%     56.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11895066     14.14%     70.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8165606      9.71%     80.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7640275      9.08%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4065102      4.83%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2999568      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       898299      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       748396      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84098490                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727665     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149504     14.20%     83.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175983     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123090526     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2089968      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16710      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14605009      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8135312      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147937525                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.733046                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1053156                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007119                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381302489                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243358808                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143780655                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148990681                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       501275                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7014973                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2180                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          851                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2465692                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          116                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8561036                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         623671                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99478                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183661017                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1259577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18311004                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9706006                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23048                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75290                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          851                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1274562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2446553                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145101743                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13748445                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2835782                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21699900                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20322560                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7951455                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.699825                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143818715                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143780655                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92373508                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259406454                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.684349                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356096                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100252077                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123214096                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60447128                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2115584                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75537454                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631166                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154244                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29079296     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21717751     28.75%     67.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8011870     10.61%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4585354      6.07%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3820750      5.06%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1859056      2.46%     91.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1883811      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       801131      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3778435      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75537454                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100252077                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123214096                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18536345                       # Number of memory references committed
system.switch_cpus3.commit.loads             11296031                       # Number of loads committed
system.switch_cpus3.commit.membars              16710                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17671801                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111060773                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2514090                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3778435                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255420243                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375887935                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1264242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100252077                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123214096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100252077                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851481                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851481                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.174424                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.174424                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652978305                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198580593                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187963610                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33420                       # number of misc regfile writes
system.l2.replacements                          50427                       # number of replacements
system.l2.tagsinuse                      32767.979417                       # Cycle average of tags in use
system.l2.total_refs                          2256022                       # Total number of references to valid blocks.
system.l2.sampled_refs                          83195                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.117279                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           451.600806                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.284761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6029.567193                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.567257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4928.920127                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.883584                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2644.217224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.955653                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3772.884085                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4687.791096                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3838.206051                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2791.771995                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3595.329583                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013782                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.184008                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.150419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.080695                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.115139                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.143060                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.117133                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.085198                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.109721                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        79496                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        54754                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32285                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42148                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  208683                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            72897                       # number of Writeback hits
system.l2.Writeback_hits::total                 72897                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        79496                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        54754                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42148                       # number of demand (read+write) hits
system.l2.demand_hits::total                   208683                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        79496                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        54754                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32285                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42148                       # number of overall hits
system.l2.overall_hits::total                  208683                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15972                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        17101                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7101                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10195                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 50420                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        17101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10199                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50424                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15972                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        17101                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7101                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10199                       # number of overall misses
system.l2.overall_misses::total                 50424                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       414548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    877803010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       611943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    891962293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    403870331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       555559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    542665885                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2718479316                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       217667                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        217667                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       414548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    877803010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       611943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    891962293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    403870331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       555559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    542883552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2718696983                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       414548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    877803010                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       611943                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    891962293                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    403870331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       555559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    542883552                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2718696983                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95468                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              259103                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        72897                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             72897                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95468                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71855                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39386                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52347                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               259107                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95468                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71855                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39386                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52347                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              259107                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.167302                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.237993                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.180292                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.194773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.194594                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.167302                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.237993                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.180292                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.194834                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.194607                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.167302                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.237993                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.180292                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.194834                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.194607                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 37686.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54958.866141                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47072.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52158.487398                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56875.134629                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42735.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53228.630211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53916.686156                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 54416.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54416.750000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 37686.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54958.866141                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47072.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52158.487398                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56875.134629                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42735.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53229.096186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53916.725825                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 37686.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54958.866141                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47072.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52158.487398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56875.134629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42735.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53229.096186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53916.725825                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19322                       # number of writebacks
system.l2.writebacks::total                     19322                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15972                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        17101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            50420                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        17101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50424                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        17101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50424                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       352352                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    786027723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    792941106                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       515854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    362868645                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       480852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    483384296                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2427108396                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       193912                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       193912                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       352352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    786027723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    792941106                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       515854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    362868645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       480852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    483578208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2427302308                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       352352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    786027723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    792941106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       515854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    362868645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       480852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    483578208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2427302308                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167302                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.237993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.180292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.194773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.194594                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.167302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.237993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.180292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.194834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194607                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.167302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.237993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.180292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.194834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194607                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        32032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49212.855184                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41351.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46368.113327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36846.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51101.062526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36988.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47413.859343                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48137.810313                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        48478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        48478                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        32032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49212.855184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41351.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46368.113327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36846.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51101.062526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36988.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47414.276694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48137.837300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        32032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49212.855184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41351.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46368.113327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36846.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51101.062526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36988.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47414.276694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48137.837300                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996607                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675559                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843331.323049                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996607                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15667898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15667898                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15667898                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15667898                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15667898                       # number of overall hits
system.cpu0.icache.overall_hits::total       15667898                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       504977                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       504977                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       504977                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       504977                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       504977                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       504977                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15667910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15667910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15667910                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15667910                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15667910                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15667910                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 42081.416667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42081.416667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 42081.416667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42081.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 42081.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42081.416667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       426218                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       426218                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       426218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       426218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       426218                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       426218                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38747.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38747.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 38747.090909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38747.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 38747.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38747.090909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95468                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191891770                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95724                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.635932                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495517                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504483                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915998                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084002                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11627172                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11627172                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17274                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17274                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19336652                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19336652                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19336652                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19336652                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357554                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357554                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357599                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357599                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357599                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357599                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10639223617                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10639223617                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1555524                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1555524                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10640779141                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10640779141                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10640779141                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10640779141                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11984726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11984726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19694251                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19694251                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19694251                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19694251                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029834                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029834                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018158                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018158                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018158                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018158                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29755.571514                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29755.571514                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34567.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34567.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29756.177006                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29756.177006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29756.177006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29756.177006                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19367                       # number of writebacks
system.cpu0.dcache.writebacks::total            19367                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262086                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262086                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262131                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262131                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95468                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95468                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95468                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95468                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95468                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95468                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1676569732                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1676569732                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1676569732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1676569732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1676569732                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1676569732                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004848                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004848                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004848                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004848                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17561.588511                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17561.588511                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17561.588511                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17561.588511                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17561.588511                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17561.588511                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997117                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020226558                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056908.383065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997117                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15145803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15145803                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15145803                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15145803                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15145803                       # number of overall hits
system.cpu1.icache.overall_hits::total       15145803                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       783550                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       783550                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       783550                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       783550                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       783550                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       783550                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15145819                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15145819                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15145819                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15145819                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15145819                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15145819                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48971.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48971.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48971.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48971.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48971.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48971.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       626838                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       626838                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       626838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       626838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       626838                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       626838                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48218.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48218.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48218.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48218.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48218.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48218.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71855                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181168573                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72111                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2512.356964                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.717286                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.282714                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10471585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10471585                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6925334                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6925334                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21718                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21718                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16376                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16376                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17396919                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17396919                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17396919                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17396919                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154140                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154140                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154140                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154140                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154140                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154140                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5008989891                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5008989891                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5008989891                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5008989891                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5008989891                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5008989891                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10625725                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10625725                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6925334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6925334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17551059                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17551059                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17551059                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17551059                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014506                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008782                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008782                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008782                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008782                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32496.366232                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32496.366232                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32496.366232                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32496.366232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32496.366232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32496.366232                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19439                       # number of writebacks
system.cpu1.dcache.writebacks::total            19439                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82285                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82285                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82285                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71855                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71855                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71855                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71855                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71855                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71855                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1429599056                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1429599056                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1429599056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1429599056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1429599056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1429599056                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004094                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004094                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19895.609992                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19895.609992                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19895.609992                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19895.609992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19895.609992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19895.609992                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997727                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018509579                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199804.706263                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997727                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15549705                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15549705                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15549705                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15549705                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15549705                       # number of overall hits
system.cpu2.icache.overall_hits::total       15549705                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15549722                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15549722                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15549722                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15549722                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15549722                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15549722                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39386                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169865793                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39642                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4284.995535                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.836218                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.163782                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905610                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094390                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10586805                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10586805                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7144992                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7144992                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17116                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17116                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17116                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17116                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17731797                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17731797                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17731797                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17731797                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103685                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103685                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103685                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103685                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103685                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103685                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3573781596                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3573781596                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3573781596                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3573781596                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3573781596                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3573781596                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10690490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10690490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7144992                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7144992                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17116                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17116                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17835482                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17835482                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17835482                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17835482                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009699                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009699                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005813                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005813                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005813                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005813                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34467.681883                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34467.681883                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34467.681883                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34467.681883                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34467.681883                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34467.681883                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9974                       # number of writebacks
system.cpu2.dcache.writebacks::total             9974                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64299                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64299                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64299                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64299                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64299                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64299                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39386                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39386                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39386                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39386                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39386                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39386                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    674869147                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    674869147                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    674869147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    674869147                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    674869147                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    674869147                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17134.747042                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17134.747042                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17134.747042                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17134.747042                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17134.747042                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17134.747042                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996895                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020052779                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056558.022177                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996895                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16829358                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16829358                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16829358                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16829358                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16829358                       # number of overall hits
system.cpu3.icache.overall_hits::total       16829358                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       719892                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       719892                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       719892                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       719892                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       719892                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       719892                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16829374                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16829374                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16829374                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16829374                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16829374                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16829374                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 44993.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44993.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 44993.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44993.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 44993.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44993.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       571045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       571045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       571045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       571045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       571045                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       571045                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43926.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43926.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43926.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43926.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43926.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43926.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52347                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174166176                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52603                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3310.955193                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.224660                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.775340                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911034                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088966                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10459746                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10459746                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7202917                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7202917                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17642                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17642                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16710                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17662663                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17662663                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17662663                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17662663                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134192                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134192                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2967                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2967                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137159                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137159                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137159                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137159                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4761370329                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4761370329                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    171292714                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    171292714                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4932663043                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4932663043                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4932663043                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4932663043                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10593938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10593938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7205884                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7205884                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17799822                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17799822                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17799822                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17799822                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012667                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000412                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007706                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007706                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007706                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007706                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35481.774838                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35481.774838                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57732.630266                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57732.630266                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35963.101532                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35963.101532                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35963.101532                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35963.101532                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       455640                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 41421.818182                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24117                       # number of writebacks
system.cpu3.dcache.writebacks::total            24117                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81849                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81849                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2963                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2963                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84812                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84812                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84812                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84812                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52343                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52343                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52347                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52347                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52347                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52347                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    968376824                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    968376824                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       221667                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       221667                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    968598491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    968598491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    968598491                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    968598491                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18500.598437                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18500.598437                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 55416.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 55416.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18503.419317                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18503.419317                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18503.419317                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18503.419317                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
