## Version 0.0.6

- Added supporf for System Verilog header (.svh) files
- Added support for missing System Verilog variable types
- Added support for ifndef and endif
- Added support for System Verilog macro keyword
- Added clog2 keyword

## Version 0.0.4

- Fixed an [issue](https://github.com/tsalvo/Verilog-Nova-Extension/issues/2) where `x` and `z` variable names would highlight incorrectly as values

## Version 0.0.3

- Added some missing symbol names (`logic`, `always_comb`, `always_ff`) (thanks [DidierMalenfant](https://github.com/DidierMalenfant)) 
- Verilator linting: Only create issues for the current file. (thanks [DidierMalenfant](https://github.com/DidierMalenfant)) 

## Version 0.0.2

- Added System Verilog to the supported extensions. (thanks [DidierMalenfant](https://github.com/DidierMalenfant)) 
- Added basic linting support using verilator. (thanks [DidierMalenfant](https://github.com/DidierMalenfant))

## Version 0.0.1

- Initial release
