; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_add_mul_relu_threshold_backward_4(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %7 = shl i32 %6, 8, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 254, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = icmp slt i32 %11, 256, !dbg !14
  %13 = sdiv i32 %11, 16, !dbg !15
  %14 = sext i32 %11 to i64, !dbg !16
  %15 = getelementptr float, ptr addrspace(1) %0, i64 %14, !dbg !16
  %16 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %15, i1 %12) #1, !dbg !17
  %17 = extractvalue { i32, i32 } %16, 0, !dbg !17
  %18 = extractvalue { i32, i32 } %16, 1, !dbg !17
  %19 = sext i32 %13 to i64, !dbg !18
  %20 = getelementptr float, ptr addrspace(1) %1, i64 %19, !dbg !18
  %21 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %20, i1 %12) #1, !dbg !19
  %22 = bitcast i32 %21 to float, !dbg !19
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %20, i1 %12) #1, !dbg !19
  %24 = bitcast i32 %23 to float, !dbg !19
  %25 = fsub float 0.000000e+00, %22, !dbg !20
  %26 = fsub float 0.000000e+00, %24, !dbg !20
  %27 = fmul float %25, 0x3FF7154760000000, !dbg !24
  %28 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %27) #1, !dbg !24
  %29 = fmul float %26, 0x3FF7154760000000, !dbg !24
  %30 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %29) #1, !dbg !24
  %31 = fadd float %28, 1.000000e+00, !dbg !25
  %32 = fadd float %30, 1.000000e+00, !dbg !25
  %33 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %31) #1, !dbg !26
  %34 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %32) #1, !dbg !26
  %35 = getelementptr float, ptr addrspace(1) %2, i64 %14, !dbg !27
  %36 = getelementptr i1, ptr addrspace(1) %3, i64 %14, !dbg !28
  %37 = insertelement <2 x i32> poison, i32 %17, i64 0, !dbg !17
  %38 = insertelement <2 x i32> %37, i32 %18, i64 1, !dbg !17
  %39 = bitcast <2 x i32> %38 to <2 x float>, !dbg !17
  %40 = insertelement <2 x float> poison, float %33, i64 0, !dbg !29
  %41 = insertelement <2 x float> %40, float %34, i64 1, !dbg !29
  %42 = fmul <2 x float> %41, %39, !dbg !29
  %43 = fadd <2 x float> %42, %39, !dbg !30
  %44 = fcmp olt <2 x float> %43, zeroinitializer, !dbg !31
  %45 = select <2 x i1> %44, <2 x float> zeroinitializer, <2 x float> %43, !dbg !35
  %46 = fcmp ole <2 x float> %45, zeroinitializer, !dbg !36
  %bc = bitcast <2 x float> %45 to <2 x i32>, !dbg !37
  %47 = extractelement <2 x i32> %bc, i64 0, !dbg !37
  %bc1 = bitcast <2 x float> %45 to <2 x i32>, !dbg !37
  %48 = extractelement <2 x i32> %bc1, i64 1, !dbg !37
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %47, i32 %48, ptr addrspace(1) %35, i1 %12) #1, !dbg !37
  %49 = zext <2 x i1> %46 to <2 x i8>, !dbg !38
  %50 = bitcast <2 x i8> %49 to i16, !dbg !38
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %50, ptr addrspace(1) %36, i1 %12) #1, !dbg !38
  ret void, !dbg !39
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "chhd7fq54nowva4k33kzghypr3ely5ep6ourrm3o2o3rltci5hxm.py", directory: "inductor_cache/hh")
!4 = !{ptr @triton_poi_fused_add_mul_relu_threshold_backward_4, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_mul_relu_threshold_backward_4, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_mul_relu_threshold_backward_4", linkageName: "triton_poi_fused_add_mul_relu_threshold_backward_4", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 26, column: 30, scope: !7)
!17 = !DILocation(line: 26, column: 35, scope: !7)
!18 = !DILocation(line: 27, column: 30, scope: !7)
!19 = !DILocation(line: 27, column: 35, scope: !7)
!20 = !DILocation(line: 47, column: 30, scope: !21, inlinedAt: !23)
!21 = distinct !DILexicalBlockFile(scope: !7, file: !22, discriminator: 0)
!22 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!23 = !DILocation(line: 28, column: 22, scope: !7)
!24 = !DILocation(line: 47, column: 29, scope: !21, inlinedAt: !23)
!25 = !DILocation(line: 47, column: 20, scope: !21, inlinedAt: !23)
!26 = !DILocation(line: 47, column: 16, scope: !21, inlinedAt: !23)
!27 = !DILocation(line: 35, column: 25, scope: !7)
!28 = !DILocation(line: 36, column: 25, scope: !7)
!29 = !DILocation(line: 29, column: 18, scope: !7)
!30 = !DILocation(line: 30, column: 18, scope: !7)
!31 = !DILocation(line: 118, column: 15, scope: !32, inlinedAt: !34)
!32 = distinct !DILexicalBlockFile(scope: !7, file: !33, discriminator: 0)
!33 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!34 = !DILocation(line: 32, column: 40, scope: !7)
!35 = !DILocation(line: 121, column: 29, scope: !32, inlinedAt: !34)
!36 = !DILocation(line: 34, column: 19, scope: !7)
!37 = !DILocation(line: 35, column: 36, scope: !7)
!38 = !DILocation(line: 36, column: 36, scope: !7)
!39 = !DILocation(line: 36, column: 4, scope: !7)
